Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\17.0\TestQsys\nios_system.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\17.0\TestQsys\nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TestQsys/nios_system.qsys
Progress: Reading input file
Progress: Adding BLSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module BLSensor
Progress: Adding BRSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module BRSensor
Progress: Adding ChallengeSelect [altera_avalon_pio 17.0]
Progress: Parameterizing module ChallengeSelect
Progress: Adding FLSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module FLSensor
Progress: Adding FRSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module FRSensor
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding LSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module LSensor
Progress: Adding RSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module RSensor
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding driveSpeed [altera_avalon_pio 17.0]
Progress: Parameterizing module driveSpeed
Progress: Adding encoderInCM [altera_avalon_pio 17.0]
Progress: Parameterizing module encoderInCM
Progress: Adding encoderreset [altera_avalon_pio 17.0]
Progress: Parameterizing module encoderreset
Progress: Adding greenlight [altera_avalon_pio 17.0]
Progress: Parameterizing module greenlight
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_processor [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding redlight [altera_avalon_pio 17.0]
Progress: Parameterizing module redlight
Progress: Adding reverse [altera_avalon_pio 17.0]
Progress: Parameterizing module reverse
Progress: Adding switches [altera_avalon_pio 17.0]
Progress: Parameterizing module switches
Progress: Adding targetDirection [altera_avalon_pio 17.0]
Progress: Parameterizing module targetDirection
Progress: Adding yellowlight [altera_avalon_pio 17.0]
Progress: Parameterizing module yellowlight
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.BLSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.BRSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.ChallengeSelect: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.FLSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.FRSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.LSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.RSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.encoderInCM: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.greenlight: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.redlight: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.yellowlight: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\17.0\TestQsys\nios_system.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\17.0\TestQsys\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TestQsys/nios_system.qsys
Progress: Reading input file
Progress: Adding BLSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module BLSensor
Progress: Adding BRSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module BRSensor
Progress: Adding ChallengeSelect [altera_avalon_pio 17.0]
Progress: Parameterizing module ChallengeSelect
Progress: Adding FLSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module FLSensor
Progress: Adding FRSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module FRSensor
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding LSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module LSensor
Progress: Adding RSensor [altera_avalon_pio 17.0]
Progress: Parameterizing module RSensor
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding driveSpeed [altera_avalon_pio 17.0]
Progress: Parameterizing module driveSpeed
Progress: Adding encoderInCM [altera_avalon_pio 17.0]
Progress: Parameterizing module encoderInCM
Progress: Adding encoderreset [altera_avalon_pio 17.0]
Progress: Parameterizing module encoderreset
Progress: Adding greenlight [altera_avalon_pio 17.0]
Progress: Parameterizing module greenlight
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_processor [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding redlight [altera_avalon_pio 17.0]
Progress: Parameterizing module redlight
Progress: Adding reverse [altera_avalon_pio 17.0]
Progress: Parameterizing module reverse
Progress: Adding switches [altera_avalon_pio 17.0]
Progress: Parameterizing module switches
Progress: Adding targetDirection [altera_avalon_pio 17.0]
Progress: Parameterizing module targetDirection
Progress: Adding yellowlight [altera_avalon_pio 17.0]
Progress: Parameterizing module yellowlight
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.BLSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.BRSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.ChallengeSelect: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.FLSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.FRSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.LSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.RSensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.encoderInCM: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.greenlight: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.redlight: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.yellowlight: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: BLSensor: Starting RTL generation for module 'nios_system_BLSensor'
Info: BLSensor:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_BLSensor --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0002_BLSensor_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0002_BLSensor_gen//nios_system_BLSensor_component_configuration.pl  --do_build_sim=0  ]
Info: BLSensor: Done RTL generation for module 'nios_system_BLSensor'
Info: BLSensor: "nios_system" instantiated altera_avalon_pio "BLSensor"
Info: ChallengeSelect: Starting RTL generation for module 'nios_system_ChallengeSelect'
Info: ChallengeSelect:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_ChallengeSelect --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0003_ChallengeSelect_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0003_ChallengeSelect_gen//nios_system_ChallengeSelect_component_configuration.pl  --do_build_sim=0  ]
Info: ChallengeSelect: Done RTL generation for module 'nios_system_ChallengeSelect'
Info: ChallengeSelect: "nios_system" instantiated altera_avalon_pio "ChallengeSelect"
Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0004_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0004_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'nios_system_LEDs'
Info: LEDs: "nios_system" instantiated altera_avalon_pio "LEDs"
Info: driveSpeed: Starting RTL generation for module 'nios_system_driveSpeed'
Info: driveSpeed:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_driveSpeed --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0005_driveSpeed_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0005_driveSpeed_gen//nios_system_driveSpeed_component_configuration.pl  --do_build_sim=0  ]
Info: driveSpeed: Done RTL generation for module 'nios_system_driveSpeed'
Info: driveSpeed: "nios_system" instantiated altera_avalon_pio "driveSpeed"
Info: encoderInCM: Starting RTL generation for module 'nios_system_encoderInCM'
Info: encoderInCM:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_encoderInCM --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0006_encoderInCM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0006_encoderInCM_gen//nios_system_encoderInCM_component_configuration.pl  --do_build_sim=0  ]
Info: encoderInCM: Done RTL generation for module 'nios_system_encoderInCM'
Info: encoderInCM: "nios_system" instantiated altera_avalon_pio "encoderInCM"
Info: encoderreset: Starting RTL generation for module 'nios_system_encoderreset'
Info: encoderreset:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_encoderreset --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0007_encoderreset_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0007_encoderreset_gen//nios_system_encoderreset_component_configuration.pl  --do_build_sim=0  ]
Info: encoderreset: Done RTL generation for module 'nios_system_encoderreset'
Info: encoderreset: "nios_system" instantiated altera_avalon_pio "encoderreset"
Info: greenlight: Starting RTL generation for module 'nios_system_greenlight'
Info: greenlight:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_greenlight --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0008_greenlight_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0008_greenlight_gen//nios_system_greenlight_component_configuration.pl  --do_build_sim=0  ]
Info: greenlight: Done RTL generation for module 'nios_system_greenlight'
Info: greenlight: "nios_system" instantiated altera_avalon_pio "greenlight"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0009_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0009_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_processor: Starting RTL generation for module 'nios_system_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_processor --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0010_nios2_processor_gen/ --quartus_bindir=C:/intelfpga_lite/17.0/quartus/bin64 --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0010_nios2_processor_gen//nios_system_nios2_processor_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_processor: # 2018.05.18 13:31:45 (*) Starting Nios II generation
Info: nios2_processor: # 2018.05.18 13:31:45 (*)   Checking for plaintext license.
Info: nios2_processor: # 2018.05.18 13:31:46 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64
Info: nios2_processor: # 2018.05.18 13:31:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2018.05.18 13:31:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_processor: # 2018.05.18 13:31:46 (*)   Plaintext license not found.
Info: nios2_processor: # 2018.05.18 13:31:46 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_processor: # 2018.05.18 13:31:46 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2018.05.18 13:31:46 (*)   Creating all objects for CPU
Info: nios2_processor: # 2018.05.18 13:31:48 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2018.05.18 13:31:48 (*)   Creating plain-text RTL
Info: nios2_processor: # 2018.05.18 13:31:49 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'nios_system_nios2_processor'
Info: nios2_processor: "nios_system" instantiated altera_nios2_qsys "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0011_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0011_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0012_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0012_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: targetDirection: Starting RTL generation for module 'nios_system_targetDirection'
Info: targetDirection:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_targetDirection --dir=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0013_targetDirection_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/CHARTS~1/AppData/Local/Temp/alt7669_7945368422401897381.dir/0013_targetDirection_gen//nios_system_targetDirection_component_configuration.pl  --do_build_sim=0  ]
Info: targetDirection: Done RTL generation for module 'nios_system_targetDirection'
Info: targetDirection: "nios_system" instantiated altera_avalon_pio "targetDirection"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/intelFPGA_lite/17.0/TestQsys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/17.0/TestQsys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA_lite/17.0/TestQsys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 34 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
