// Seed: 1475207089
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri1 id_6
);
  parameter id_8 = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd12
) (
    output tri id_0,
    output tri1 id_1,
    output wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output supply0 id_7,
    input wand id_8,
    input uwire id_9,
    output supply0 id_10,
    input wire id_11,
    output tri0 id_12,
    input tri id_13,
    output wand id_14,
    output tri0 _id_15,
    input uwire id_16,
    input supply1 id_17,
    output tri1 id_18,
    output tri1 id_19,
    input tri id_20,
    input supply0 id_21
);
  logic id_23[id_15 : -1] = id_5 - 1;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_20,
      id_4,
      id_9,
      id_11,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
