$comment
	File created using the following command:
		vcd file comb_logic.msim.vcd -direction
$end
$date
	Tue Jul 18 23:19:50 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module comb_logic_vlg_vec_tst $end
$var reg 1 ! comp_ab $end
$var reg 1 " op0 $end
$var reg 1 # op1 $end
$var reg 1 $ op2 $end
$var reg 1 % op3 $end
$var reg 1 & rf_rp_zero $end
$var reg 1 ' s0 $end
$var reg 1 ( s1 $end
$var reg 1 ) s2 $end
$var reg 1 * s3 $end
$var wire 1 + alu_s0 $end
$var wire 1 , alu_s1 $end
$var wire 1 - d_rd $end
$var wire 1 . d_wr $end
$var wire 1 / i_rd $end
$var wire 1 0 ir_ld $end
$var wire 1 1 n0 $end
$var wire 1 2 n1 $end
$var wire 1 3 n2 $end
$var wire 1 4 n3 $end
$var wire 1 5 pc_clr $end
$var wire 1 6 pc_inc $end
$var wire 1 7 pc_ld $end
$var wire 1 8 rf_rp_rd $end
$var wire 1 9 rf_rq_rd $end
$var wire 1 : rf_s0 $end
$var wire 1 ; rf_s1 $end
$var wire 1 < rf_w_wr $end
$var wire 1 = sampler $end
$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var tri1 1 A devclrn $end
$var tri1 1 B devpor $end
$var tri1 1 C devoe $end
$var wire 1 D n0~2_combout $end
$var wire 1 E n1~0_combout $end
$var wire 1 F op3~combout $end
$var wire 1 G s3~combout $end
$var wire 1 H s0~combout $end
$var wire 1 I s2~combout $end
$var wire 1 J pc_ld~0_combout $end
$var wire 1 K s1~combout $end
$var wire 1 L pc_clr~0_combout $end
$var wire 1 M pc_inc~0_combout $end
$var wire 1 N comp_ab~combout $end
$var wire 1 O pc_inc~1_combout $end
$var wire 1 P rf_w_wr~0_combout $end
$var wire 1 Q rf_rp_rd~0_combout $end
$var wire 1 R rf_rq_rd~0_combout $end
$var wire 1 S rf_w_wr~1_combout $end
$var wire 1 T rf_w_wr~2_combout $end
$var wire 1 U rf_rp_rd~1_combout $end
$var wire 1 V rf_w_wr~3_combout $end
$var wire 1 W op0~combout $end
$var wire 1 X n0~0_combout $end
$var wire 1 Y n0~3_combout $end
$var wire 1 Z rf_rp_zero~combout $end
$var wire 1 [ n0~4_combout $end
$var wire 1 \ n0~5_combout $end
$var wire 1 ] n0~1_combout $end
$var wire 1 ^ n0~6_combout $end
$var wire 1 _ op1~combout $end
$var wire 1 ` n1~1_combout $end
$var wire 1 a n1~2_combout $end
$var wire 1 b op2~combout $end
$var wire 1 c n0~7_combout $end
$var wire 1 d n1~3_combout $end
$var wire 1 e n0~8_combout $end
$var wire 1 f n2~0_combout $end
$var wire 1 g n0~9_combout $end
$var wire 1 h n3~0_combout $end
$var wire 1 i n3~1_combout $end
$var wire 1 j n3~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
0%
1&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
14
05
06
07
18
09
0:
0;
0<
x=
0>
1?
x@
1A
1B
1C
0D
0E
0F
1G
0H
0I
0J
0K
1L
0M
0N
0O
0P
1Q
0R
0S
0T
1U
0V
0W
0X
0Y
1Z
1[
1\
0]
1^
1_
1`
0a
1b
0c
0d
0e
0f
1g
1h
0i
1j
$end
#1000000
