{
    "$comment": "The schema key below allows for auto complete in vgen files if you are using vscode",
    "$schema": "../../schemas/vscode.schema.json",
    "ip_name": "sync_done",
    "name": "sync_done",
    "parameters":{
        "CHANNEL_COUNT":null
    },
    "interfaces": [
        {
            "interface_name":"clock",
            "side":"sink",
            "type":"clock",
            "ports":{
                "clk":{
                    "name":"fpga_clk",
                    "unconnected":"forbidden"
                }
            }
        },
        {
            "interface_name":"reset",
            "side":"sink",
            "type":"reset",
            "ports":{
                "clk":{
                    "name":"reset",
                    "unconnected":"forbidden"
                }
            }
        },
        {
            "interface_name": "done_?_in",
            "side": "sink",
            "type": "conduit",
            "multi": [
                0,
                1,
                2,
                3,
                4,
                5,
                6,
                7,
                8,
                9,
                10,
                11,
                12,
                13,
                14,
                15
            ],
            "ports": {
                "valid":{
                    "name": "done_ch?",
                    "dir": "input"
                }
            }
        },
        {
            "interface_name": "synched_done_out",
            "side": "source",
            "type": "conduit",
            "ports": {
                "valid":{
                    "name": "done_all_channels",
                    "dir": "output"
                }
            }
        }
    ]
}