{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528741849336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528741849336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 15:30:49 2018 " "Processing started: Mon Jun 11 15:30:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528741849336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741849336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741849336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528741851125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528741851125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(377) " "Verilog HDL warning at Datapath_UNI.v(377): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 377 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1528741867456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(435) " "Verilog HDL warning at Datapath_UNI.v(435): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1528741867456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(470) " "Verilog HDL warning at Datapath_UNI.v(470): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 470 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1528741867456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_MULTI " "Found entity 1: Datapath_MULTI" {  } { { "CPU/Datapath_MULTI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_MULTI.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867472 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_PIPEM.v(478) " "Verilog HDL warning at Datapath_PIPEM.v(478): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_PIPEM.v" 478 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1528741867472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_PIPEM " "Found entity 1: Datapath_PIPEM" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_PIPEM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UNI " "Found entity 1: Control_UNI" {  } { { "CPU/Control_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Control_UNI.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_MULTI " "Found entity 1: Control_MULTI" {  } { { "CPU/Control_MULTI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Control_MULTI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_PIPEM " "Found entity 1: Control_PIPEM" {  } { { "CPU/Control_PIPEM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Control_PIPEM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALUControl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867519 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(59) " "Verilog HDL warning at Registers.v(59): extended using \"x\" or \"z\"" {  } { { "CPU/Registers.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Registers.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1528741867519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Registers.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnitM " "Found entity 1: HazardUnitM" {  } { { "CPU/HazardUnitM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/HazardUnitM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitM " "Found entity 1: ForwardUnitM" {  } { { "CPU/ForwardUnitM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ForwardUnitM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_PIPEM " "Found entity 1: Branch_PIPEM" {  } { { "CPU/Branch_PIPEM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Branch_PIPEM.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/ula_fp.v 1 1 " "Found 1 design units, including 1 entities, in source file cop1/ula_fp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_fp " "Found entity 1: ula_fp" {  } { { "Cop1/ula_fp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/ula_fp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPURegisters.v(45) " "Verilog HDL warning at FPURegisters.v(45): extended using \"x\" or \"z\"" {  } { { "Cop1/FPURegisters.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/FPURegisters.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1528741867565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/fpuregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file cop1/fpuregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPURegisters " "Found entity 1: FPURegisters" {  } { { "Cop1/FPURegisters.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/FPURegisters.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/fpalucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cop1/fpalucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALUControl " "Found entity 1: FPALUControl" {  } { { "Cop1/FPALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/FPALUControl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/sqrt_s.v 3 3 " "Found 3 design units, including 3 entities, in source file cop1/sqrt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s_alt_sqrt_block_ocb " "Found entity 1: sqrt_s_alt_sqrt_block_ocb" {  } { { "Cop1/sqrt_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/sqrt_s.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867628 ""} { "Info" "ISGN_ENTITY_NAME" "2 sqrt_s_altfp_sqrt_i9e " "Found entity 2: sqrt_s_altfp_sqrt_i9e" {  } { { "Cop1/sqrt_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/sqrt_s.v" 1081 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867628 ""} { "Info" "ISGN_ENTITY_NAME" "3 sqrt_s " "Found entity 3: sqrt_s" {  } { { "Cop1/sqrt_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/sqrt_s.v" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/mul_s.v 2 2 " "Found 2 design units, including 2 entities, in source file cop1/mul_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_s_altfp_mult_maq " "Found entity 1: mul_s_altfp_mult_maq" {  } { { "Cop1/mul_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/mul_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867690 ""} { "Info" "ISGN_ENTITY_NAME" "2 mul_s " "Found entity 2: mul_s" {  } { { "Cop1/mul_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/mul_s.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FlagBank.v(26) " "Verilog HDL warning at FlagBank.v(26): extended using \"x\" or \"z\"" {  } { { "Cop1/FlagBank.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/FlagBank.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1528741867690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/flagbank.v 1 1 " "Found 1 design units, including 1 entities, in source file cop1/flagbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlagBank " "Found entity 1: FlagBank" {  } { { "Cop1/FlagBank.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/FlagBank.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/div_s.v 3 3 " "Found 3 design units, including 3 entities, in source file cop1/div_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_s_altfp_div_pst_b2h " "Found entity 1: div_s_altfp_div_pst_b2h" {  } { { "Cop1/div_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/div_s.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867753 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_s_altfp_div_3rj " "Found entity 2: div_s_altfp_div_3rj" {  } { { "Cop1/div_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/div_s.v" 1025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867753 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_s " "Found entity 3: div_s" {  } { { "Cop1/div_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/div_s.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/cvt_w_s.v 3 3 " "Found 3 design units, including 3 entities, in source file cop1/cvt_w_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s_altbarrel_shift_kof " "Found entity 1: cvt_w_s_altbarrel_shift_kof" {  } { { "Cop1/cvt_w_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_w_s.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867800 ""} { "Info" "ISGN_ENTITY_NAME" "2 cvt_w_s_altfp_convert_e1p " "Found entity 2: cvt_w_s_altfp_convert_e1p" {  } { { "Cop1/cvt_w_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_w_s.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867800 ""} { "Info" "ISGN_ENTITY_NAME" "3 cvt_w_s " "Found entity 3: cvt_w_s" {  } { { "Cop1/cvt_w_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_w_s.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/cvt_s_w.v 12 12 " "Found 12 design units, including 12 entities, in source file cop1/cvt_s_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w_altbarrel_shift_fof " "Found entity 1: cvt_s_w_altbarrel_shift_fof" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "2 cvt_s_w_altpriority_encoder_3e8 " "Found entity 2: cvt_s_w_altpriority_encoder_3e8" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "3 cvt_s_w_altpriority_encoder_6e8 " "Found entity 3: cvt_s_w_altpriority_encoder_6e8" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "4 cvt_s_w_altpriority_encoder_be8 " "Found entity 4: cvt_s_w_altpriority_encoder_be8" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "5 cvt_s_w_altpriority_encoder_rf8 " "Found entity 5: cvt_s_w_altpriority_encoder_rf8" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "6 cvt_s_w_altpriority_encoder_3v7 " "Found entity 6: cvt_s_w_altpriority_encoder_3v7" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "7 cvt_s_w_altpriority_encoder_6v7 " "Found entity 7: cvt_s_w_altpriority_encoder_6v7" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "8 cvt_s_w_altpriority_encoder_bv7 " "Found entity 8: cvt_s_w_altpriority_encoder_bv7" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "9 cvt_s_w_altpriority_encoder_r08 " "Found entity 9: cvt_s_w_altpriority_encoder_r08" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "10 cvt_s_w_altpriority_encoder_qb6 " "Found entity 10: cvt_s_w_altpriority_encoder_qb6" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "11 cvt_s_w_altfp_convert_7qm " "Found entity 11: cvt_s_w_altfp_convert_7qm" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""} { "Info" "ISGN_ENTITY_NAME" "12 cvt_s_w " "Found entity 12: cvt_s_w" {  } { { "Cop1/cvt_s_w.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/cvt_s_w.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/c_comp.v 2 2 " "Found 2 design units, including 2 entities, in source file cop1/c_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 c_comp_altfp_compare_mob " "Found entity 1: c_comp_altfp_compare_mob" {  } { { "Cop1/c_comp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/c_comp.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867941 ""} { "Info" "ISGN_ENTITY_NAME" "2 c_comp " "Found entity 2: c_comp" {  } { { "Cop1/c_comp.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/c_comp.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741867941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741867941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/add_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file cop1/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_altbarrel_shift_ltd " "Found entity 1: add_sub_altbarrel_shift_ltd" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_altbarrel_shift_aeb " "Found entity 2: add_sub_altbarrel_shift_aeb" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_sub_altpriority_encoder_3e8 " "Found entity 3: add_sub_altpriority_encoder_3e8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_sub_altpriority_encoder_6e8 " "Found entity 4: add_sub_altpriority_encoder_6e8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "5 add_sub_altpriority_encoder_be8 " "Found entity 5: add_sub_altpriority_encoder_be8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "6 add_sub_altpriority_encoder_3v7 " "Found entity 6: add_sub_altpriority_encoder_3v7" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_sub_altpriority_encoder_6v7 " "Found entity 7: add_sub_altpriority_encoder_6v7" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "8 add_sub_altpriority_encoder_bv7 " "Found entity 8: add_sub_altpriority_encoder_bv7" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "9 add_sub_altpriority_encoder_r08 " "Found entity 9: add_sub_altpriority_encoder_r08" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "10 add_sub_altpriority_encoder_rf8 " "Found entity 10: add_sub_altpriority_encoder_rf8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "11 add_sub_altpriority_encoder_qb6 " "Found entity 11: add_sub_altpriority_encoder_qb6" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "12 add_sub_altpriority_encoder_nh8 " "Found entity 12: add_sub_altpriority_encoder_nh8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "13 add_sub_altpriority_encoder_qh8 " "Found entity 13: add_sub_altpriority_encoder_qh8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "14 add_sub_altpriority_encoder_vh8 " "Found entity 14: add_sub_altpriority_encoder_vh8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "15 add_sub_altpriority_encoder_fj8 " "Found entity 15: add_sub_altpriority_encoder_fj8" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "16 add_sub_altpriority_encoder_n28 " "Found entity 16: add_sub_altpriority_encoder_n28" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "17 add_sub_altpriority_encoder_q28 " "Found entity 17: add_sub_altpriority_encoder_q28" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "18 add_sub_altpriority_encoder_v28 " "Found entity 18: add_sub_altpriority_encoder_v28" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "19 add_sub_altpriority_encoder_f48 " "Found entity 19: add_sub_altpriority_encoder_f48" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "20 add_sub_altpriority_encoder_e48 " "Found entity 20: add_sub_altpriority_encoder_e48" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "21 add_sub_altfp_add_sub_dsm " "Found entity 21: add_sub_altfp_add_sub_dsm" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""} { "Info" "ISGN_ENTITY_NAME" "22 add_sub " "Found entity 22: add_sub" {  } { { "Cop1/add_sub.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/add_sub.v" 2724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop1/abs_s.v 2 2 " "Found 2 design units, including 2 entities, in source file cop1/abs_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs_s_altfp_abs_lcg " "Found entity 1: abs_s_altfp_abs_lcg" {  } { { "Cop1/abs_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/abs_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868112 ""} { "Info" "ISGN_ENTITY_NAME" "2 abs_s " "Found entity 2: abs_s" {  } { { "Cop1/abs_s.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop1/abs_s.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop0/cop0registersuni.v 1 1 " "Found 1 design units, including 1 entities, in source file cop0/cop0registersuni.v" { { "Info" "ISGN_ENTITY_NAME" "1 COP0RegistersUNI " "Found entity 1: COP0RegistersUNI" {  } { { "Cop0/COP0RegistersUNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop0/COP0RegistersUNI.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cop0/cop0registersmulti.v 1 1 " "Found 1 design units, including 1 entities, in source file cop0/cop0registersmulti.v" { { "Info" "ISGN_ENTITY_NAME" "1 COP0RegistersMULTI " "Found entity 1: COP0RegistersMULTI" {  } { { "Cop0/COP0RegistersMULTI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Cop0/COP0RegistersMULTI.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/clock_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/clock_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(30) " "Verilog HDL warning at Break_Interface.v(30): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/Break_Interface.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1528741868144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(32) " "Verilog HDL warning at Break_Interface.v(32): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/Break_Interface.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1528741868144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/break_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Break_Interface " "Found entity 1: Break_Interface" {  } { { "Tempo/Break_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/Break_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/breaker.v 2 2 " "Found 2 design units, including 2 entities, in source file tempo/breaker.v" { { "Info" "ISGN_ENTITY_NAME" "1 breaker_lpm_constant_kva " "Found entity 1: breaker_lpm_constant_kva" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/breaker.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868190 ""} { "Info" "ISGN_ENTITY_NAME" "2 breaker " "Found entity 2: breaker" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/breaker.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/codememory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory_Interface " "Found entity 1: CodeMemory_Interface" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_Interface " "Found entity 1: DataMemory_Interface" {  } { { "Memoria/DataMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/DataMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Interface " "Found entity 1: Memory_Interface" {  } { { "Memoria/Memory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/Memory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/syscodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/syscodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysCodeBlock " "Found entity 1: SysCodeBlock" {  } { { "Memoria/SysCodeBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/SysCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/sysdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/sysdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysDataBlock " "Found entity 1: SysDataBlock" {  } { { "Memoria/SysDataBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/SysDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memstore.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStore " "Found entity 1: MemStore" {  } { { "Memoria/MemStore.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/MemStore.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memload.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memload.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLoad " "Found entity 1: MemLoad" {  } { { "Memoria/MemLoad.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/MemLoad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/bootblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/bootblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 BootBlock " "Found entity 1: BootBlock" {  } { { "Memoria/BootBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/BootBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Interface " "Found entity 1: STOPWATCH_Interface" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/stopwatch/STOPWATCH_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_divider_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch_divider_clk " "Found entity 1: Stopwatch_divider_clk" {  } { { "stopwatch/Stopwatch_divider_clk.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/stopwatch/Stopwatch_divider_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/syscallsynthcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868347 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinecalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528741868394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/notetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/notetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/note.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868425 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868425 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1528741868440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868456 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouseps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_interface " "Found entity 1: LFSR_interface" {  } { { "lfsr/lfsr_interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/lfsr/lfsr_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_word " "Found entity 1: LFSR_word" {  } { { "lfsr/LFSR_word.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/lfsr/LFSR_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_Interface.v(46) " "Verilog HDL information at IrDA_Interface.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528741868565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_transmitter.v(73) " "Verilog HDL information at IrDA_transmitter.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_transmitter.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528741868565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_receiver.v(160) " "Verilog HDL information at IrDA_receiver.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_receiver.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528741868581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file irda/irda_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_decoder.v(101) " "Verilog HDL information at IrDA_decoder.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_decoder.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528741868597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/display7_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/display7_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiocodec_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiovideo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioVideo_PLL " "Found entity 1: AudioVideo_PLL" {  } { { "AudioCODEC/AudioVideo_PLL.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioVideo_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgaadapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgaadapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/regdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/regdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexfont.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741868769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741868769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528741869378 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR TopDE.v(228) " "Output port \"DRAM_ADDR\" at TopDE.v(228) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA TopDE.v(229) " "Output port \"DRAM_BA\" at TopDE.v(229) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN TopDE.v(203) " "Output port \"ADC_DIN\" at TopDE.v(203) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK TopDE.v(205) " "Output port \"ADC_SCLK\" at TopDE.v(205) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N TopDE.v(230) " "Output port \"DRAM_CAS_N\" at TopDE.v(230) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE TopDE.v(231) " "Output port \"DRAM_CKE\" at TopDE.v(231) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK TopDE.v(232) " "Output port \"DRAM_CLK\" at TopDE.v(232) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N TopDE.v(233) " "Output port \"DRAM_CS_N\" at TopDE.v(233) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM TopDE.v(235) " "Output port \"DRAM_LDQM\" at TopDE.v(235) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N TopDE.v(236) " "Output port \"DRAM_RAS_N\" at TopDE.v(236) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM TopDE.v(237) " "Output port \"DRAM_UDQM\" at TopDE.v(237) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N TopDE.v(238) " "Output port \"DRAM_WE_N\" at TopDE.v(238) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL TopDE.v(241) " "Output port \"FAN_CTRL\" at TopDE.v(241) has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869394 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_Interface CLOCK_Interface:CLOCK0 " "Elaborating entity \"CLOCK_Interface\" for hierarchy \"CLOCK_Interface:CLOCK0\"" {  } { { "TopDE.v" "CLOCK0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741869487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Main CLOCK_Interface:CLOCK0\|PLL_Main:PLL1 " "Elaborating entity \"PLL_Main\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\"" {  } { { "Tempo/CLOCK_Interface.v" "PLL1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/CLOCK_Interface.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741869550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Main_0002 CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst " "Elaborating entity \"PLL_Main_0002\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\"" {  } { { "Tempo/PLL_Main.v" "pll_main_inst" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741869628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "altera_pll_i" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741869753 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528741869800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741869862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 6 " "Parameter \"number_of_clocks\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 150.000000 MHz " "Parameter \"output_clock_frequency2\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 200.000000 MHz " "Parameter \"output_clock_frequency3\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 18.461538 MHz " "Parameter \"output_clock_frequency4\" = \"18.461538 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 27.272727 MHz " "Parameter \"output_clock_frequency5\" = \"27.272727 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741869862 ""}  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741869862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mono CLOCK_Interface:CLOCK0\|mono:Timer10 " "Elaborating entity \"mono\" for hierarchy \"CLOCK_Interface:CLOCK0\|mono:Timer10\"" {  } { { "Tempo/CLOCK_Interface.v" "Timer10" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/CLOCK_Interface.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741869878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU0\"" {  } { { "TopDE.v" "CPU0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741869909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_UNI CPU:CPU0\|Datapath_UNI:Processor " "Elaborating entity \"Datapath_UNI\" for hierarchy \"CPU:CPU0\|Datapath_UNI:Processor\"" {  } { { "CPU/CPU.v" "Processor" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/CPU.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741869972 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRegDstFPU Datapath_UNI.v(96) " "Verilog HDL or VHDL warning at Datapath_UNI.v(96): object \"wRegDstFPU\" assigned a value but never read" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528741869972 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wFlagSelector Datapath_UNI.v(97) " "Verilog HDL or VHDL warning at Datapath_UNI.v(97): object \"wFlagSelector\" assigned a value but never read" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528741869972 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wDataRegFPU Datapath_UNI.v(99) " "Verilog HDL or VHDL warning at Datapath_UNI.v(99): object \"wDataRegFPU\" assigned a value but never read" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528741869972 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wFPALUresult Datapath_UNI.v(100) " "Verilog HDL warning at Datapath_UNI.v(100): object wFPALUresult used but never assigned" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 100 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528741869972 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wRead1FPU Datapath_UNI.v(101) " "Verilog HDL warning at Datapath_UNI.v(101): object wRead1FPU used but never assigned" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 101 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528741869972 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wRead2FPU Datapath_UNI.v(101) " "Verilog HDL warning at Datapath_UNI.v(101): object wRead2FPU used but never assigned" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 101 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528741869972 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wFPUFlagBank 0 Datapath_UNI.v(22) " "Net \"wFPUFlagBank\" at Datapath_UNI.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528741869987 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wRead1FPU 0 Datapath_UNI.v(101) " "Net \"wRead1FPU\" at Datapath_UNI.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528741869987 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wRead2FPU 0 Datapath_UNI.v(101) " "Net \"wRead2FPU\" at Datapath_UNI.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1528741869987 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wRegDispFPU Datapath_UNI.v(23) " "Output port \"wRegDispFPU\" at Datapath_UNI.v(23) has no driver" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869987 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wVGAReadFPU Datapath_UNI.v(25) " "Output port \"wVGAReadFPU\" at Datapath_UNI.v(25) has no driver" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1528741869987 "|TopDE|CPU:CPU0|Datapath_UNI:Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers CPU:CPU0\|Datapath_UNI:Processor\|Registers:RegsUNI " "Elaborating entity \"Registers\" for hierarchy \"CPU:CPU0\|Datapath_UNI:Processor\|Registers:RegsUNI\"" {  } { { "CPU/Datapath_UNI.v" "RegsUNI" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741870074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit " "Elaborating entity \"ALUControl\" for hierarchy \"CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\"" {  } { { "CPU/Datapath_UNI.v" "ALUControlunit" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741870293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit " "Elaborating entity \"ALU\" for hierarchy \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\"" {  } { { "CPU/Datapath_UNI.v" "ALUunit" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741870324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStore CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0 " "Elaborating entity \"MemStore\" for hierarchy \"CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\"" {  } { { "CPU/Datapath_UNI.v" "MemStore0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741870418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemLoad CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0 " "Elaborating entity \"MemLoad\" for hierarchy \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\"" {  } { { "CPU/Datapath_UNI.v" "MemLoad0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741870465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_UNI CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI " "Elaborating entity \"Control_UNI\" for hierarchy \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\"" {  } { { "CPU/Datapath_UNI.v" "CtrUNI" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741870543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COP0RegistersUNI CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg " "Elaborating entity \"COP0RegistersUNI\" for hierarchy \"CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\"" {  } { { "CPU/Datapath_UNI.v" "cop0reg" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741870621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory_Interface DataMemory_Interface:MEMDATA " "Elaborating entity \"DataMemory_Interface\" for hierarchy \"DataMemory_Interface:MEMDATA\"" {  } { { "TopDE.v" "MEMDATA" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741870746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserDataBlock DataMemory_Interface:MEMDATA\|UserDataBlock:MB0 " "Elaborating entity \"UserDataBlock\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\"" {  } { { "Memoria/DataMemory_Interface.v" "MB0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/DataMemory_Interface.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741870793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock.v" "altsyncram_component" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/UserDataBlock.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741870957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/UserDataBlock.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741871129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741871129 ""}  } { { "Memoria/UserDataBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/UserDataBlock.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741871129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ns1 " "Found entity 1: altsyncram_2ns1" {  } { { "db/altsyncram_2ns1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_2ns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741871223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741871223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ns1 DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated " "Elaborating entity \"altsyncram_2ns1\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741871239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e1j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1j2 " "Found entity 1: altsyncram_e1j2" {  } { { "db/altsyncram_e1j2.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_e1j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741871457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741871457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1j2 DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|altsyncram_e1j2:altsyncram1 " "Elaborating entity \"altsyncram_e1j2\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|altsyncram_e1j2:altsyncram1\"" {  } { { "db/altsyncram_2ns1.tdf" "altsyncram1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_2ns1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741871457 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1024 2048 0 1 1 " "1024 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1024 2047 " "Addresses ranging from 1024 to 2047 are not initialized" {  } { { "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_data.mif" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1528741871473 ""}  } { { "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_data.mif" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1528741871473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2ns1.tdf" "mgl_prim2" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_2ns1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741872489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2ns1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_2ns1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741872535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741872535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741872535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741872535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741872535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741872535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741872535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741872535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741872535 ""}  } { { "db/altsyncram_2ns1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_2ns1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741872535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741872739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"DataMemory_Interface:MEMDATA\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_2ns1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SysDataBlock DataMemory_Interface:MEMDATA\|SysDataBlock:MB1 " "Elaborating entity \"SysDataBlock\" for hierarchy \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\"" {  } { { "Memoria/DataMemory_Interface.v" "MB1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/DataMemory_Interface.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\"" {  } { { "Memoria/SysDataBlock.v" "altsyncram_component" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/SysDataBlock.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\"" {  } { { "Memoria/SysDataBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/SysDataBlock.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_kdata.mif " "Parameter \"init_file\" = \"de1_kdata.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KDAT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KDAT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873457 ""}  } { { "Memoria/SysDataBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/SysDataBlock.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741873457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqs1 " "Found entity 1: altsyncram_fqs1" {  } { { "db/altsyncram_fqs1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_fqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741873520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741873520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqs1 DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated " "Elaborating entity \"altsyncram_fqs1\" for hierarchy \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_94j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_94j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_94j2 " "Found entity 1: altsyncram_94j2" {  } { { "db/altsyncram_94j2.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_94j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741873645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741873645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_94j2 DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|altsyncram_94j2:altsyncram1 " "Elaborating entity \"altsyncram_94j2\" for hierarchy \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|altsyncram_94j2:altsyncram1\"" {  } { { "db/altsyncram_fqs1.tdf" "altsyncram1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_fqs1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873660 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1024 1024 0 1 1 " "1024 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 1023 " "Addresses ranging from 0 to 1023 are not initialized" {  } { { "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_kdata.mif" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_kdata.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1528741873660 ""}  } { { "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_kdata.mif" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_kdata.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1528741873660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fqs1.tdf" "mgl_prim2" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_fqs1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fqs1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_fqs1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DataMemory_Interface:MEMDATA\|SysDataBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_fqs1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1262764372 " "Parameter \"NODE_NAME\" = \"1262764372\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741873830 ""}  } { { "db/altsyncram_fqs1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_fqs1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741873830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeMemory_Interface CodeMemory_Interface:MEMCODE " "Elaborating entity \"CodeMemory_Interface\" for hierarchy \"CodeMemory_Interface:MEMCODE\"" {  } { { "TopDE.v" "MEMCODE" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BootBlock CodeMemory_Interface:MEMCODE\|BootBlock:BB0 " "Elaborating entity \"BootBlock\" for hierarchy \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\"" {  } { { "Memoria/CodeMemory_Interface.v" "BB0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741873942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/BootBlock.v" "altsyncram_component" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/BootBlock.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741874005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/BootBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/BootBlock.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741874052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bootloader.mif " "Parameter \"init_file\" = \"bootloader.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BOOT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BOOT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874052 ""}  } { { "Memoria/BootBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/BootBlock.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741874052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oki1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oki1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oki1 " "Found entity 1: altsyncram_oki1" {  } { { "db/altsyncram_oki1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_oki1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741874130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741874130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oki1 CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated " "Elaborating entity \"altsyncram_oki1\" for hierarchy \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741874146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q2k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2k2 " "Found entity 1: altsyncram_q2k2" {  } { { "db/altsyncram_q2k2.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_q2k2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741874264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741874264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q2k2 CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|altsyncram_q2k2:altsyncram1 " "Elaborating entity \"altsyncram_q2k2\" for hierarchy \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|altsyncram_q2k2:altsyncram1\"" {  } { { "db/altsyncram_oki1.tdf" "altsyncram1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_oki1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741874279 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "59 128 0 1 1 " "59 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "69 127 " "Addresses ranging from 69 to 127 are not initialized" {  } { { "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/bootloader.mif" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/bootloader.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1528741874279 ""}  } { { "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/bootloader.mif" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/bootloader.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1528741874279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oki1.tdf" "mgl_prim2" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_oki1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741874561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oki1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_oki1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741874608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|BootBlock:BB0\|altsyncram:altsyncram_component\|altsyncram_oki1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112493908 " "Parameter \"NODE_NAME\" = \"1112493908\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874608 ""}  } { { "db/altsyncram_oki1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_oki1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741874608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserCodeBlock CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0 " "Elaborating entity \"UserCodeBlock\" for hierarchy \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\"" {  } { { "Memoria/CodeMemory_Interface.v" "MB0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741874686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserCodeBlock.v" "altsyncram_component" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/UserCodeBlock.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741874748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/UserCodeBlock.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741874795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741874795 ""}  } { { "Memoria/UserCodeBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/UserCodeBlock.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741874795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ups1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ups1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ups1 " "Found entity 1: altsyncram_ups1" {  } { { "db/altsyncram_ups1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_ups1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741874904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741874904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ups1 CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated " "Elaborating entity \"altsyncram_ups1\" for hierarchy \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741874904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53j2 " "Found entity 1: altsyncram_53j2" {  } { { "db/altsyncram_53j2.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_53j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741875029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741875029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53j2 CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|altsyncram_53j2:altsyncram1 " "Elaborating entity \"altsyncram_53j2\" for hierarchy \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|altsyncram_53j2:altsyncram1\"" {  } { { "db/altsyncram_ups1.tdf" "altsyncram1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_ups1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875045 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4066 4096 0 1 1 " "4066 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "30 4095 " "Addresses ranging from 30 to 4095 are not initialized" {  } { { "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_text.mif" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1528741875045 ""}  } { { "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_text.mif" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1528741875045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ups1.tdf" "mgl_prim2" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_ups1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ups1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_ups1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_ups1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1413830740 " "Parameter \"NODE_NAME\" = \"1413830740\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875218 ""}  } { { "db/altsyncram_ups1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_ups1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741875218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SysCodeBlock CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1 " "Elaborating entity \"SysCodeBlock\" for hierarchy \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\"" {  } { { "Memoria/CodeMemory_Interface.v" "MB1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\"" {  } { { "Memoria/SysCodeBlock.v" "altsyncram_component" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/SysCodeBlock.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\"" {  } { { "Memoria/SysCodeBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/SysCodeBlock.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_ktext.mif " "Parameter \"init_file\" = \"de1_ktext.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KTEX " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=KTEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875421 ""}  } { { "Memoria/SysCodeBlock.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/SysCodeBlock.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741875421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qss1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qss1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qss1 " "Found entity 1: altsyncram_qss1" {  } { { "db/altsyncram_qss1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_qss1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741875561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741875561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qss1 CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated " "Elaborating entity \"altsyncram_qss1\" for hierarchy \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46j2 " "Found entity 1: altsyncram_46j2" {  } { { "db/altsyncram_46j2.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_46j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741875715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741875715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46j2 CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|altsyncram_46j2:altsyncram1 " "Elaborating entity \"altsyncram_46j2\" for hierarchy \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|altsyncram_46j2:altsyncram1\"" {  } { { "db/altsyncram_qss1.tdf" "altsyncram1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_qss1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875715 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2048 2048 0 1 1 " "2048 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 2047 " "Addresses ranging from 0 to 2047 are not initialized" {  } { { "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_ktext.mif" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_ktext.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1528741875731 ""}  } { { "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_ktext.mif" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/de1_ktext.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1528741875731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_qss1.tdf" "mgl_prim2" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_qss1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_qss1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_qss1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CodeMemory_Interface:MEMCODE\|SysCodeBlock:MB1\|altsyncram:altsyncram_component\|altsyncram_qss1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1263813976 " "Parameter \"NODE_NAME\" = \"1263813976\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741875856 ""}  } { { "db/altsyncram_qss1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_qss1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741875856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STOPWATCH_Interface STOPWATCH_Interface:stopwatch0 " "Elaborating entity \"STOPWATCH_Interface\" for hierarchy \"STOPWATCH_Interface:stopwatch0\"" {  } { { "TopDE.v" "stopwatch0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stopwatch_divider_clk STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider " "Elaborating entity \"Stopwatch_divider_clk\" for hierarchy \"STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "divider" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/stopwatch/STOPWATCH_Interface.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_interface LFSR_interface:lfsr0 " "Elaborating entity \"LFSR_interface\" for hierarchy \"LFSR_interface:lfsr0\"" {  } { { "TopDE.v" "lfsr0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741875997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_word LFSR_interface:lfsr0\|LFSR_word:lfsr " "Elaborating entity \"LFSR_word\" for hierarchy \"LFSR_interface:lfsr0\|LFSR_word:lfsr\"" {  } { { "lfsr/lfsr_interface.v" "lfsr" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/lfsr/lfsr_interface.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7_Interface Display7_Interface:Display70 " "Elaborating entity \"Display7_Interface\" for hierarchy \"Display7_Interface:Display70\"" {  } { { "TopDE.v" "Display70" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7 Display7_Interface:Display70\|Decoder7:Dec0 " "Elaborating entity \"Decoder7\" for hierarchy \"Display7_Interface:Display70\|Decoder7:Dec0\"" {  } { { "Display7/Display7_Interface.v" "Dec0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Display7/Display7_Interface.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Break_Interface Break_Interface:break0 " "Elaborating entity \"Break_Interface\" for hierarchy \"Break_Interface:break0\"" {  } { { "TopDE.v" "break0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breaker Break_Interface:break0\|breaker:brk0 " "Elaborating entity \"breaker\" for hierarchy \"Break_Interface:break0\|breaker:brk0\"" {  } { { "Tempo/Break_Interface.v" "brk0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/Break_Interface.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breaker_lpm_constant_kva Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component " "Elaborating entity \"breaker_lpm_constant_kva\" for hierarchy \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\"" {  } { { "Tempo/breaker.v" "breaker_lpm_constant_kva_component" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/breaker.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "Tempo/breaker.v" "mgl_prim1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/breaker.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "Tempo/breaker.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/breaker.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "cvalue 00000000000000000000000000000000 " "Parameter \"cvalue\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741876762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "is_data_in_ram 0 " "Parameter \"is_data_in_ram\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741876762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "is_readable 0 " "Parameter \"is_readable\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741876762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "node_name 1112689456 " "Parameter \"node_name\" = \"1112689456\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741876762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords 1 " "Parameter \"numwords\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741876762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_count_bits 6 " "Parameter \"shift_count_bits\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741876762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_word 32 " "Parameter \"width_word\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741876762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 1 " "Parameter \"widthad\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741876762 ""}  } { { "Tempo/breaker.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/breaker.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741876762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Interface VGA_Interface:VGA0 " "Elaborating entity \"VGA_Interface\" for hierarchy \"VGA_Interface:VGA0\"" {  } { { "TopDE.v" "VGA0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaAdapter VGA_Interface:VGA0\|VgaAdapter:VGA0 " "Elaborating entity \"VgaAdapter\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\"" {  } { { "VGA/VGA_Interface.v" "VGA0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VGA_Interface.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaPll VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx " "Elaborating entity \"VgaPll\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\"" {  } { { "VGA/VgaAdapter.v" "xx" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaAdapter.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741876956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaPll_0002 VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst " "Elaborating entity \"VgaPll_0002\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\"" {  } { { "VGA/VgaPll.v" "vgapll_inst" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaPll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741877065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VgaPll/VgaPll_0002.v" "altera_pll_i" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741877112 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528741877128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741877175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877175 ""}  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741877175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryVGA VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA " "Elaborating entity \"MemoryVGA\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\"" {  } { { "VGA/VgaAdapter.v" "memVGA" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaAdapter.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741877190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA.v" "altsyncram_component" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741877253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741877284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA/gba.mif " "Parameter \"init_file\" = \"./VGA/gba.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741877284 ""}  } { { "VGA/MemoryVGA.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741877284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_noo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_noo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_noo2 " "Found entity 1: altsyncram_noo2" {  } { { "db/altsyncram_noo2.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_noo2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741877409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741877409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_noo2 VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated " "Elaborating entity \"altsyncram_noo2\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741877409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741878251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741878251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_noo2.tdf" "decode2" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_noo2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741878266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741878407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741878407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|decode_01a:rden_decode_a " "Elaborating entity \"decode_01a\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|decode_01a:rden_decode_a\"" {  } { { "db/altsyncram_noo2.tdf" "rden_decode_a" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_noo2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741878407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741878516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741878516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|mux_4hb:mux4 " "Elaborating entity \"mux_4hb\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA\|altsyncram:altsyncram_component\|altsyncram_noo2:auto_generated\|mux_4hb:mux4\"" {  } { { "db/altsyncram_noo2.tdf" "mux4" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_noo2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741878516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDisplay VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0 " "Elaborating entity \"RegDisplay\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\"" {  } { { "VGA/VgaAdapter.v" "RegDisp0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaAdapter.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741878790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexFont VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\|HexFont:HexF0 " "Elaborating entity \"HexFont\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\|HexFont:HexF0\"" {  } { { "VGA/RegDisplay.v" "HexF0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/RegDisplay.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741878837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioCODEC_Interface AudioCODEC_Interface:Audio0 " "Elaborating entity \"AudioCODEC_Interface\" for hierarchy \"AudioCODEC_Interface:Audio0\"" {  } { { "TopDE.v" "Audio0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741878868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay AudioCODEC_Interface:Audio0\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"AudioCODEC_Interface:Audio0\|Reset_Delay:r0\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "r0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u3" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "AudioCODEC/I2C_AV_Config.v" "u0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock AudioCODEC_Interface:Audio0\|audio_clock:u4 " "Elaborating entity \"audio_clock\" for hierarchy \"AudioCODEC_Interface:Audio0\|audio_clock:u4\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u4" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_converter AudioCODEC_Interface:Audio0\|audio_converter:u5 " "Elaborating entity \"audio_converter\" for hierarchy \"AudioCODEC_Interface:Audio0\|audio_converter:u5\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u5" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TecladoPS2_Interface TecladoPS2_Interface:TecladoPS20 " "Elaborating entity \"TecladoPS2_Interface\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\"" {  } { { "TopDE.v" "TecladoPS20" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot TecladoPS2_Interface:TecladoPS20\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|oneshot:pulser\"" {  } { { "PS2/TecladoPS2_Interface.v" "pulser" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard TecladoPS2_Interface:TecladoPS20\|keyboard:kbd " "Elaborating entity \"keyboard\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\"" {  } { { "PS2/TecladoPS2_Interface.v" "kbd" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan2ascii TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a " "Elaborating entity \"scan2ascii\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\"" {  } { { "PS2/TecladoPS2_Interface.v" "s2a" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyscan TecladoPS2_Interface:TecladoPS20\|keyscan:keys1 " "Elaborating entity \"keyscan\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|keyscan:keys1\"" {  } { { "PS2/TecladoPS2_Interface.v" "keys1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sintetizador_Interface Sintetizador_Interface:Sintetizador0 " "Elaborating entity \"Sintetizador_Interface\" for hierarchy \"Sintetizador_Interface:Sintetizador0\"" {  } { { "TopDE.v" "Sintetizador0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sintetizador Sintetizador_Interface:Sintetizador0\|Sintetizador:S1 " "Elaborating entity \"Sintetizador\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\"" {  } { { "Sintetizador/Sintetizador_Interface.v" "S1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741879957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PolyphonicSynthesizer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth " "Elaborating entity \"PolyphonicSynthesizer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\"" {  } { { "Sintetizador/Sintetizador.v" "synth" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChannelBank Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank " "Elaborating entity \"ChannelBank\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\"" {  } { { "Sintetizador/Synthesizer.sv" "channelBank" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteController Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteController:noteController " "Elaborating entity \"NoteController\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteController:noteController\"" {  } { { "Sintetizador/Synthesizer.sv" "noteController" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteInfoDatabase Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase " "Elaborating entity \"NoteInfoDatabase\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\"" {  } { { "Sintetizador/Synthesizer.sv" "noteInfoDatabase" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteTable Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable " "Elaborating entity \"NoteTable\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\"" {  } { { "Sintetizador/Note.sv" "noteTable" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Note.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/NoteTable.v" "altsyncram_component" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Sintetizador/notes.mif " "Parameter \"init_file\" = \"./Sintetizador/notes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741880414 ""}  } { { "Sintetizador/NoteTable.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741880414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehf1 " "Found entity 1: altsyncram_ehf1" {  } { { "db/altsyncram_ehf1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_ehf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741880524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741880524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehf1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\|altsyncram_ehf1:auto_generated " "Elaborating entity \"altsyncram_ehf1\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\|altsyncram_ehf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SampleSynthesizer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer " "Elaborating entity \"SampleSynthesizer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\"" {  } { { "Sintetizador/Synthesizer.sv" "sampleSynthesizer" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscillator Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Oscillator:oscillator " "Elaborating entity \"Oscillator\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Oscillator:oscillator\"" {  } { { "Sintetizador/Synthesizer.sv" "oscillator" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalFilter Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|DigitalFilter:digitalFilter " "Elaborating entity \"DigitalFilter\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|DigitalFilter:digitalFilter\"" {  } { { "Sintetizador/Synthesizer.sv" "digitalFilter" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741880930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Envelope Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope " "Elaborating entity \"Envelope\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope\"" {  } { { "Sintetizador/Synthesizer.sv" "envelope" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineCalculator Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator " "Elaborating entity \"SineCalculator\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\"" {  } { { "Sintetizador/Synthesizer.sv" "sineCalculator" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineTable Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable " "Elaborating entity \"SineTable\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\"" {  } { { "Sintetizador/SineCalculator.sv" "sineTable" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/SineCalculator.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/SineTable.v" "altsyncram_component" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Sintetizador/sine.mif " "Parameter \"init_file\" = \"./Sintetizador/sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741881289 ""}  } { { "Sintetizador/SineTable.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741881289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agf1 " "Found entity 1: altsyncram_agf1" {  } { { "db/altsyncram_agf1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_agf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741881383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741881383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agf1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated " "Elaborating entity \"altsyncram_agf1\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mixer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer " "Elaborating entity \"Mixer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\"" {  } { { "Sintetizador/Synthesizer.sv" "mixer" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyscallSynthControl Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1 " "Elaborating entity \"SyscallSynthControl\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\"" {  } { { "Sintetizador/Sintetizador_Interface.v" "SSC1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MousePS2_Interface MousePS2_Interface:Mouse0 " "Elaborating entity \"MousePS2_Interface\" for hierarchy \"MousePS2_Interface:Mouse0\"" {  } { { "TopDE.v" "Mouse0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse_hugo MousePS2_Interface:Mouse0\|mouse_hugo:mouse1 " "Elaborating entity \"mouse_hugo\" for hierarchy \"MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\"" {  } { { "PS2/MousePS2_Interface.v" "mouse1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/MousePS2_Interface.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1 " "Elaborating entity \"PS2_Controller\" for hierarchy \"MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\"" {  } { { "PS2/mouse_hugo.v" "CONT_1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/mouse_hugo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2/PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741881945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"MousePS2_Interface:Mouse0\|mouse_hugo:mouse1\|PS2_Controller:CONT_1\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2/PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741882008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IrDA_Interface IrDA_Interface:IrDA0 " "Elaborating entity \"IrDA_Interface\" for hierarchy \"IrDA_Interface:IrDA0\"" {  } { { "TopDE.v" "IrDA0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741882055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IrDA_receiver IrDA_Interface:IrDA0\|IrDA_receiver:IrDArx " "Elaborating entity \"IrDA_receiver\" for hierarchy \"IrDA_Interface:IrDA0\|IrDA_receiver:IrDArx\"" {  } { { "IrDA/IrDA_Interface.v" "IrDArx" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741882117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IrDA_decoder IrDA_decoder:IrDA_decoder0 " "Elaborating entity \"IrDA_decoder\" for hierarchy \"IrDA_decoder:IrDA_decoder0\"" {  } { { "TopDE.v" "IrDA_decoder0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741882211 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1528741883629 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.11.15:31:31 Progress: Loading slded44f018/alt_sld_fab_wrapper_hw.tcl " "2018.06.11.15:31:31 Progress: Loading slded44f018/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741891265 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741895379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741895785 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741899519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741899722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741899972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741900222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741900237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741900253 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1528741901020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded44f018/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded44f018/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slded44f018/alt_sld_fab.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/ip/slded44f018/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741901348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741901348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741901551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741901551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741901567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741901567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741901676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741901676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741901832 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741901832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741901832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/ip/slded44f018/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741901957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741901957 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\|q_a\[0\] " "Synthesized away node \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_agf1.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_agf1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Sintetizador/SineTable.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/SineTable.v" 81 0 0 } } { "Sintetizador/SineCalculator.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/SineCalculator.sv" 26 0 0 } } { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 68 0 0 } } { "Sintetizador/Synthesizer.sv" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Synthesizer.sv" 121 0 0 } } { "Sintetizador/Sintetizador.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador.v" 76 0 0 } } { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 43 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 784 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741905007 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1528741905007 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "VGA/VgaPll/VgaPll_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } } { "VGA/VgaPll.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaPll.v" 22 0 0 } } { "VGA/VgaAdapter.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VgaAdapter.v" 72 0 0 } } { "VGA/VGA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/VGA/VGA_Interface.v" 51 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 702 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741905007 "|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 479 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741905007 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 479 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741905007 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[3].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 479 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741905007 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[5].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1528741905007 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1528741905007 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|CLK " "Found clock multiplexer CLOCK_Interface:CLOCK0\|CLK" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/CLOCK_Interface.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1528741905459 "|TopDE|CLOCK_Interface:CLOCK0|CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|CLK~0 " "Found clock multiplexer CLOCK_Interface:CLOCK0\|CLK~0" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/CLOCK_Interface.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1528741905459 "|TopDE|CLOCK_Interface:CLOCK0|CLK~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|oCLK_50 " "Found clock multiplexer CLOCK_Interface:CLOCK0\|oCLK_50" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Tempo/CLOCK_Interface.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1528741905459 "|TopDE|CLOCK_Interface:CLOCK0|oCLK_50"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1528741905459 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741907817 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|Ram0 " "RAM logic \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "AudioCODEC/I2C_AV_Config.v" "Ram0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/I2C_AV_Config.v" 117 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1528741907957 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1528741907957 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[5\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[5\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[4\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[4\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[3\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[3\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[2\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[2\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[1\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[1\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[0\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[0\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[6\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[6\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[7\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[7\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[8\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[8\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[9\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[9\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[10\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[10\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[11\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[11\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[12\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[12\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[13\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[13\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[14\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[14\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[15\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[15\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[16\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[16\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[17\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[17\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[18\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[18\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[19\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[19\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[20\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[20\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[21\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[21\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[22\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[22\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[23\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[23\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[24\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[24\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[25\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[25\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[26\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[26\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[27\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[27\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[28\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[28\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[29\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[29\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[30\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[30\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[31\] " "Converted tri-state buffer \"IrDA_decoder:IrDA_decoder0\|IrDA_Interface:irda\|wReadData\[31\]\" feeding internal logic into a wire" {  } { { "IrDA/IrDA_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_Interface.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1528741908067 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1528741908067 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux8_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIPS.TopDE0.rtl.mif " "Parameter INIT_FILE set to MIPS.TopDE0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIPS.TopDE1.rtl.mif " "Parameter INIT_FILE set to MIPS.TopDE1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIPS.TopDE2.rtl.mif " "Parameter INIT_FILE set to MIPS.TopDE2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIPS.TopDE3.rtl.mif " "Parameter INIT_FILE set to MIPS.TopDE3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux12_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux12_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIPS.TopDE4.rtl.mif " "Parameter INIT_FILE set to MIPS.TopDE4.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux13_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux13_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIPS.TopDE5.rtl.mif " "Parameter INIT_FILE set to MIPS.TopDE5.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux14_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux14_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIPS.TopDE6.rtl.mif " "Parameter INIT_FILE set to MIPS.TopDE6.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux15_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIPS.TopDE7.rtl.mif " "Parameter INIT_FILE set to MIPS.TopDE7.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1528741920926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528741920926 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|Div0\"" {  } { { "CPU/ALU.v" "Div0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|Div1\"" {  } { { "CPU/ALU.v" "Div1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|Mod0\"" {  } { { "CPU/ALU.v" "Mod0" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|Mod1\"" {  } { { "CPU/ALU.v" "Mod1" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741920926 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1528741920926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741921129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIPS.TopDE0.rtl.mif " "Parameter \"INIT_FILE\" = \"MIPS.TopDE0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921129 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741921129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1361 " "Found entity 1: altsyncram_1361" {  } { { "db/altsyncram_1361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_1361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741921254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741921254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741921426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIPS.TopDE1.rtl.mif " "Parameter \"INIT_FILE\" = \"MIPS.TopDE1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921426 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741921426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2361 " "Found entity 1: altsyncram_2361" {  } { { "db/altsyncram_2361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_2361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741921551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741921551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741921676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIPS.TopDE2.rtl.mif " "Parameter \"INIT_FILE\" = \"MIPS.TopDE2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921676 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741921676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3361 " "Found entity 1: altsyncram_3361" {  } { { "db/altsyncram_3361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_3361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741921801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741921801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741921910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIPS.TopDE3.rtl.mif " "Parameter \"INIT_FILE\" = \"MIPS.TopDE3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741921910 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741921910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4361 " "Found entity 1: altsyncram_4361" {  } { { "db/altsyncram_4361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_4361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741922004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741922004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741922113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIPS.TopDE4.rtl.mif " "Parameter \"INIT_FILE\" = \"MIPS.TopDE4.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741922113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5361 " "Found entity 1: altsyncram_5361" {  } { { "db/altsyncram_5361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_5361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741922191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741922191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741922285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIPS.TopDE5.rtl.mif " "Parameter \"INIT_FILE\" = \"MIPS.TopDE5.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922285 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741922285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6361 " "Found entity 1: altsyncram_6361" {  } { { "db/altsyncram_6361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_6361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741922379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741922379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741922472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIPS.TopDE6.rtl.mif " "Parameter \"INIT_FILE\" = \"MIPS.TopDE6.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922472 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741922472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7361 " "Found entity 1: altsyncram_7361" {  } { { "db/altsyncram_7361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_7361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741922550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741922550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741922675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIPS.TopDE7.rtl.mif " "Parameter \"INIT_FILE\" = \"MIPS.TopDE7.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922675 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741922675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8361 " "Found entity 1: altsyncram_8361" {  } { { "db/altsyncram_8361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_8361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741922753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741922753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Div0\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741922925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Div0 " "Instantiated megafunction \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741922925 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741922925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741923003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741923003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741923097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741923097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741923271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741923271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741923552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741923552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Div1\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741923662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Div1 " "Instantiated megafunction \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741923662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741923662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741923662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741923662 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741923662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741923724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741923724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741923787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741923787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Mod0\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741923943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Mod0 " "Instantiated megafunction \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741923943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741923943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741923943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741923943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741923943 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741923943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741924021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741924021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Mod1\"" {  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741924193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Mod1 " "Instantiated megafunction \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741924193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741924193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741924193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528741924193 ""}  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/ALU.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528741924193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528741924271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741924271 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1528741927631 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 209 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 210 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 212 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1528741928018 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1528741928018 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 202 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 338 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 340 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1528741928018 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1528741928018 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[0\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[0\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[1\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[1\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[29\] CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\|iWriteType " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[29\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\|iWriteType\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[31\] CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\|iWriteType " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[31\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\|iWriteType\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[26\] CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\|iWriteType " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[26\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\|iWriteType\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[27\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Selector23 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[27\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Selector23\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[28\] CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\|iWriteType " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[28\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\|iWriteType\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[30\] CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\|iWriteType " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[30\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemStore:MemStore0\|iWriteType\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[2\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[2\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[3\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[3\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[4\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[4\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[5\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[5\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Equal1\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[6\] CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|ShiftLeft0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[6\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|ShiftLeft0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[7\] CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|ShiftLeft0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[7\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|ShiftLeft0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[8\] CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|ShiftLeft0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[8\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|ShiftLeft0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[9\] CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|ShiftLeft0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[9\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|ShiftLeft0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[10\] CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[10\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|ALU:ALUunit\|ShiftRight0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[11\] CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\|Equal0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[11\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\|Equal0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[12\] CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\|Equal0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[12\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\|Equal0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[13\] CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\|Add0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[13\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\|Add0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[14\] CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\|Equal0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[14\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\|Equal0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[15\] CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\|Equal0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[15\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|COP0RegistersUNI:cop0reg\|Equal0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[16\] CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\|Equal0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[16\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\|Equal0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[17\] CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\|Equal0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[17\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\|Equal0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[18\] CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\|Equal0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[18\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\|Equal0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[19\] CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\|Equal0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[19\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\|Equal0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[20\] CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\|Equal0 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[20\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|ALUControl:ALUControlunit\|Equal0\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[21\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Selector18 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[21\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Selector18\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[22\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Selector18 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[22\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Selector18\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[23\] CPU:CPU0\|Datapath_UNI:Processor\|Registers:RegsUNI\|Mux26 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[23\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Registers:RegsUNI\|Mux26\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[24\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Selector18 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[24\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Selector18\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CodeMemory_Interface:MEMCODE\|wReadData\[25\] CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Decoder2 " "Converted the fan-out from the tri-state buffer \"CodeMemory_Interface:MEMCODE\|wReadData\[25\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Control_UNI:CtrUNI\|Decoder2\" into an OR gate" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Memoria/CodeMemory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928112 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1528741928112 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IrDA_decoder:IrDA_decoder0\|oCode\[0\] CPU:CPU0\|Datapath_UNI:Processor\|Mux100 " "Converted the fan-out from the tri-state buffer \"IrDA_decoder:IrDA_decoder0\|oCode\[0\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux100\" into an OR gate" {  } { { "IrDA/IrDA_decoder.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/IrDA/IrDA_decoder.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[8\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[0\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[8\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[0\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[24\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[0\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[24\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[0\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[16\] CPU:CPU0\|Datapath_UNI:Processor\|Mux100 " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[16\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux100\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[1\] CPU:CPU0\|Datapath_UNI:Processor\|Mux99 " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[1\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux99\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[9\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[1\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[9\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[1\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[25\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[1\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[25\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[1\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[17\] CPU:CPU0\|Datapath_UNI:Processor\|Mux99 " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[17\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux99\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[2\] CPU:CPU0\|Datapath_UNI:Processor\|Mux98 " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[2\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux98\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[10\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[2\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[10\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[2\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[26\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[2\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[26\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[2\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[18\] CPU:CPU0\|Datapath_UNI:Processor\|Mux98 " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[18\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux98\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[3\] CPU:CPU0\|Datapath_UNI:Processor\|Mux97 " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[3\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux97\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[11\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[3\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[11\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[3\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[27\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[3\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[27\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[3\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[19\] CPU:CPU0\|Datapath_UNI:Processor\|Mux97 " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[19\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux97\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[4\] CPU:CPU0\|Datapath_UNI:Processor\|Mux96 " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[4\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux96\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[12\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[4\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[12\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[4\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[28\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[4\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[28\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[4\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[20\] CPU:CPU0\|Datapath_UNI:Processor\|Mux96 " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[20\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux96\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[5\] CPU:CPU0\|Datapath_UNI:Processor\|Mux95 " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[5\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux95\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[13\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[5\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[13\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[5\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[29\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[5\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[29\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[5\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[21\] CPU:CPU0\|Datapath_UNI:Processor\|Mux95 " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[21\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux95\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[6\] CPU:CPU0\|Datapath_UNI:Processor\|Mux94 " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[6\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux94\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[14\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[6\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[14\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[6\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[30\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[6\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[30\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[6\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[22\] CPU:CPU0\|Datapath_UNI:Processor\|Mux94 " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[22\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|Mux94\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[15\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Mux8 " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[15\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Mux8\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[31\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[7\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[31\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[7\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[7\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Mux32 " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[7\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Mux32\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[23\] CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[7\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[23\]\" to the node \"CPU:CPU0\|Datapath_UNI:Processor\|MemLoad:MemLoad0\|Halfword\[7\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1528741928177 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1528741928177 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_BCLK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_BCLK\" is moved to its source" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 210 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1528741928193 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 212 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1528741928193 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1528741928193 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:CPU0\|Datapath_UNI:Processor\|PC\[22\] CPU:CPU0\|Datapath_UNI:Processor\|PC\[22\]~_emulated CPU:CPU0\|Datapath_UNI:Processor\|PC\[22\]~1 " "Register \"CPU:CPU0\|Datapath_UNI:Processor\|PC\[22\]\" is converted into an equivalent circuit using register \"CPU:CPU0\|Datapath_UNI:Processor\|PC\[22\]~_emulated\" and latch \"CPU:CPU0\|Datapath_UNI:Processor\|PC\[22\]~1\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 484 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528741928333 "|TopDE|CPU:CPU0|Datapath_UNI:Processor|PC[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:CPU0\|Datapath_UNI:Processor\|PCgambs\[22\] CPU:CPU0\|Datapath_UNI:Processor\|PCgambs\[22\]~_emulated CPU:CPU0\|Datapath_UNI:Processor\|PC\[22\]~1 " "Register \"CPU:CPU0\|Datapath_UNI:Processor\|PCgambs\[22\]\" is converted into an equivalent circuit using register \"CPU:CPU0\|Datapath_UNI:Processor\|PCgambs\[22\]~_emulated\" and latch \"CPU:CPU0\|Datapath_UNI:Processor\|PC\[22\]~1\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/CPU/Datapath_UNI.v" 484 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528741928333 "|TopDE|CPU:CPU0|Datapath_UNI:Processor|PCgambs[22]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1528741928333 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 209 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741946175 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 210 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741946175 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 212 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741946175 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528741946175 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[0\] GND " "Pin \"RegDispFPU\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[1\] VCC " "Pin \"RegDispFPU\[1\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[2\] GND " "Pin \"RegDispFPU\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[3\] VCC " "Pin \"RegDispFPU\[3\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[4\] VCC " "Pin \"RegDispFPU\[4\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[5\] GND " "Pin \"RegDispFPU\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[6\] VCC " "Pin \"RegDispFPU\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[7\] VCC " "Pin \"RegDispFPU\[7\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[8\] GND " "Pin \"RegDispFPU\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[9\] GND " "Pin \"RegDispFPU\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[10\] GND " "Pin \"RegDispFPU\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[11\] GND " "Pin \"RegDispFPU\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[12\] VCC " "Pin \"RegDispFPU\[12\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[13\] VCC " "Pin \"RegDispFPU\[13\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[14\] VCC " "Pin \"RegDispFPU\[14\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[15\] VCC " "Pin \"RegDispFPU\[15\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[16\] GND " "Pin \"RegDispFPU\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[17\] VCC " "Pin \"RegDispFPU\[17\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[18\] VCC " "Pin \"RegDispFPU\[18\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[19\] VCC " "Pin \"RegDispFPU\[19\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[20\] GND " "Pin \"RegDispFPU\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[21\] GND " "Pin \"RegDispFPU\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[22\] VCC " "Pin \"RegDispFPU\[22\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[23\] VCC " "Pin \"RegDispFPU\[23\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[24\] GND " "Pin \"RegDispFPU\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[25\] VCC " "Pin \"RegDispFPU\[25\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[26\] GND " "Pin \"RegDispFPU\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[27\] VCC " "Pin \"RegDispFPU\[27\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[28\] GND " "Pin \"RegDispFPU\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[29\] GND " "Pin \"RegDispFPU\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[30\] GND " "Pin \"RegDispFPU\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegDispFPU\[31\] GND " "Pin \"RegDispFPU\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|RegDispFPU[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagsFPU\[0\] VCC " "Pin \"FlagsFPU\[0\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|FlagsFPU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagsFPU\[1\] VCC " "Pin \"FlagsFPU\[1\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|FlagsFPU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagsFPU\[2\] VCC " "Pin \"FlagsFPU\[2\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|FlagsFPU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagsFPU\[3\] VCC " "Pin \"FlagsFPU\[3\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|FlagsFPU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagsFPU\[4\] VCC " "Pin \"FlagsFPU\[4\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|FlagsFPU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagsFPU\[5\] VCC " "Pin \"FlagsFPU\[5\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|FlagsFPU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagsFPU\[6\] VCC " "Pin \"FlagsFPU\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|FlagsFPU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FlagsFPU\[7\] VCC " "Pin \"FlagsFPU\[7\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|FlagsFPU[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[0\] GND " "Pin \"Estado\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Estado[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[1\] GND " "Pin \"Estado\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Estado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[2\] GND " "Pin \"Estado\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Estado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[3\] GND " "Pin \"Estado\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Estado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[4\] GND " "Pin \"Estado\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Estado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[5\] GND " "Pin \"Estado\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Estado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Estado\[6\] GND " "Pin \"Estado\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Estado[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[0\] GND " "Pin \"Debug\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[1\] GND " "Pin \"Debug\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[2\] GND " "Pin \"Debug\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[3\] GND " "Pin \"Debug\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[4\] VCC " "Pin \"Debug\[4\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[5\] GND " "Pin \"Debug\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[6\] VCC " "Pin \"Debug\[6\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[7\] VCC " "Pin \"Debug\[7\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[8\] GND " "Pin \"Debug\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[9\] VCC " "Pin \"Debug\[9\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[10\] GND " "Pin \"Debug\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[11\] VCC " "Pin \"Debug\[11\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[12\] VCC " "Pin \"Debug\[12\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[13\] VCC " "Pin \"Debug\[13\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[14\] GND " "Pin \"Debug\[14\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[15\] VCC " "Pin \"Debug\[15\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[16\] GND " "Pin \"Debug\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[17\] VCC " "Pin \"Debug\[17\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[18\] VCC " "Pin \"Debug\[18\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[19\] VCC " "Pin \"Debug\[19\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[20\] VCC " "Pin \"Debug\[20\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[21\] VCC " "Pin \"Debug\[21\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[22\] GND " "Pin \"Debug\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[23\] VCC " "Pin \"Debug\[23\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[24\] GND " "Pin \"Debug\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[25\] GND " "Pin \"Debug\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[26\] GND " "Pin \"Debug\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[27\] GND " "Pin \"Debug\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[28\] GND " "Pin \"Debug\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[29\] GND " "Pin \"Debug\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[30\] GND " "Pin \"Debug\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[31\] GND " "Pin \"Debug\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528741946190 "|TopDE|Debug[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528741946190 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528741984878 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\|altsyncram_8361:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\|altsyncram_8361:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_8361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_8361.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 758 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741984956 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\|altsyncram_7361:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\|altsyncram_7361:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_7361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_7361.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 758 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741984956 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\|altsyncram_6361:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\|altsyncram_6361:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_6361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_6361.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 758 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741984956 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\|altsyncram_5361:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\|altsyncram_5361:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_5361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_5361.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 758 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741984956 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\|altsyncram_4361:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\|altsyncram_4361:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_4361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_4361.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 758 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741984956 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\|altsyncram_3361:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\|altsyncram_3361:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_3361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_3361.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 758 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741984956 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\|altsyncram_2361:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\|altsyncram_2361:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_2361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_2361.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 758 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741984956 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\|altsyncram_1361:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\|altsyncram_1361:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1361.tdf" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/db/altsyncram_1361.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 758 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741984956 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/output_files/TopDE.map.smsg " "Generated suppressed messages file C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741986011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528741990071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528741990071 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1528741990750 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1528741990750 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1528741990781 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1528741990781 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "347 " "Design contains 347 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MClock " "Pin \"MClock\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 365 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[0\] " "Pin \"PC\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[1\] " "Pin \"PC\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[2\] " "Pin \"PC\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[3\] " "Pin \"PC\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[4\] " "Pin \"PC\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[5\] " "Pin \"PC\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[6\] " "Pin \"PC\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[7\] " "Pin \"PC\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[8\] " "Pin \"PC\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[9\] " "Pin \"PC\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[10\] " "Pin \"PC\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[11\] " "Pin \"PC\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[12\] " "Pin \"PC\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[13\] " "Pin \"PC\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[14\] " "Pin \"PC\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[15\] " "Pin \"PC\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[16\] " "Pin \"PC\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[17\] " "Pin \"PC\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[18\] " "Pin \"PC\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[19\] " "Pin \"PC\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[20\] " "Pin \"PC\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[21\] " "Pin \"PC\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[22\] " "Pin \"PC\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[23\] " "Pin \"PC\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[24\] " "Pin \"PC\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[25\] " "Pin \"PC\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[26\] " "Pin \"PC\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[27\] " "Pin \"PC\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[28\] " "Pin \"PC\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[29\] " "Pin \"PC\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[30\] " "Pin \"PC\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[31\] " "Pin \"PC\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 366 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[0\] " "Pin \"BR_Leitura1\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[1\] " "Pin \"BR_Leitura1\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[2\] " "Pin \"BR_Leitura1\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[3\] " "Pin \"BR_Leitura1\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[4\] " "Pin \"BR_Leitura1\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[5\] " "Pin \"BR_Leitura1\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[6\] " "Pin \"BR_Leitura1\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[7\] " "Pin \"BR_Leitura1\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[8\] " "Pin \"BR_Leitura1\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[9\] " "Pin \"BR_Leitura1\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[10\] " "Pin \"BR_Leitura1\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[11\] " "Pin \"BR_Leitura1\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[12\] " "Pin \"BR_Leitura1\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[13\] " "Pin \"BR_Leitura1\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[14\] " "Pin \"BR_Leitura1\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[15\] " "Pin \"BR_Leitura1\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[16\] " "Pin \"BR_Leitura1\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[17\] " "Pin \"BR_Leitura1\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[18\] " "Pin \"BR_Leitura1\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[19\] " "Pin \"BR_Leitura1\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[20\] " "Pin \"BR_Leitura1\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[21\] " "Pin \"BR_Leitura1\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[22\] " "Pin \"BR_Leitura1\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[23\] " "Pin \"BR_Leitura1\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[24\] " "Pin \"BR_Leitura1\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[25\] " "Pin \"BR_Leitura1\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[26\] " "Pin \"BR_Leitura1\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[27\] " "Pin \"BR_Leitura1\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[28\] " "Pin \"BR_Leitura1\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[29\] " "Pin \"BR_Leitura1\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[30\] " "Pin \"BR_Leitura1\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[31\] " "Pin \"BR_Leitura1\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 368 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[0\] " "Pin \"BR_Leitura2\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[1\] " "Pin \"BR_Leitura2\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[2\] " "Pin \"BR_Leitura2\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[3\] " "Pin \"BR_Leitura2\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[4\] " "Pin \"BR_Leitura2\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[5\] " "Pin \"BR_Leitura2\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[6\] " "Pin \"BR_Leitura2\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[7\] " "Pin \"BR_Leitura2\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[8\] " "Pin \"BR_Leitura2\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[9\] " "Pin \"BR_Leitura2\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[10\] " "Pin \"BR_Leitura2\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[11\] " "Pin \"BR_Leitura2\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[12\] " "Pin \"BR_Leitura2\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[13\] " "Pin \"BR_Leitura2\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[14\] " "Pin \"BR_Leitura2\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[15\] " "Pin \"BR_Leitura2\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[16\] " "Pin \"BR_Leitura2\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[17\] " "Pin \"BR_Leitura2\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[18\] " "Pin \"BR_Leitura2\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[19\] " "Pin \"BR_Leitura2\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[20\] " "Pin \"BR_Leitura2\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[21\] " "Pin \"BR_Leitura2\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[22\] " "Pin \"BR_Leitura2\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[23\] " "Pin \"BR_Leitura2\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[24\] " "Pin \"BR_Leitura2\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[25\] " "Pin \"BR_Leitura2\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[26\] " "Pin \"BR_Leitura2\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[27\] " "Pin \"BR_Leitura2\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[28\] " "Pin \"BR_Leitura2\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[29\] " "Pin \"BR_Leitura2\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[30\] " "Pin \"BR_Leitura2\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[31\] " "Pin \"BR_Leitura2\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 369 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[0\] " "Pin \"BR_Escrita\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[1\] " "Pin \"BR_Escrita\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[2\] " "Pin \"BR_Escrita\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[3\] " "Pin \"BR_Escrita\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[4\] " "Pin \"BR_Escrita\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[5\] " "Pin \"BR_Escrita\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[6\] " "Pin \"BR_Escrita\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[7\] " "Pin \"BR_Escrita\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[8\] " "Pin \"BR_Escrita\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[9\] " "Pin \"BR_Escrita\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[10\] " "Pin \"BR_Escrita\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[11\] " "Pin \"BR_Escrita\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[12\] " "Pin \"BR_Escrita\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[13\] " "Pin \"BR_Escrita\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[14\] " "Pin \"BR_Escrita\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[15\] " "Pin \"BR_Escrita\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[16\] " "Pin \"BR_Escrita\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[17\] " "Pin \"BR_Escrita\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[18\] " "Pin \"BR_Escrita\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[19\] " "Pin \"BR_Escrita\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[20\] " "Pin \"BR_Escrita\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[21\] " "Pin \"BR_Escrita\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[22\] " "Pin \"BR_Escrita\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[23\] " "Pin \"BR_Escrita\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[24\] " "Pin \"BR_Escrita\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[25\] " "Pin \"BR_Escrita\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[26\] " "Pin \"BR_Escrita\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[27\] " "Pin \"BR_Escrita\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[28\] " "Pin \"BR_Escrita\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[29\] " "Pin \"BR_Escrita\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[30\] " "Pin \"BR_Escrita\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[31\] " "Pin \"BR_Escrita\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 370 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[0\] " "Pin \"Saida_ULA\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[1\] " "Pin \"Saida_ULA\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[2\] " "Pin \"Saida_ULA\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[3\] " "Pin \"Saida_ULA\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[4\] " "Pin \"Saida_ULA\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[5\] " "Pin \"Saida_ULA\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[6\] " "Pin \"Saida_ULA\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[7\] " "Pin \"Saida_ULA\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[8\] " "Pin \"Saida_ULA\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[9\] " "Pin \"Saida_ULA\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[10\] " "Pin \"Saida_ULA\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[11\] " "Pin \"Saida_ULA\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[12\] " "Pin \"Saida_ULA\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[13\] " "Pin \"Saida_ULA\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[14\] " "Pin \"Saida_ULA\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[15\] " "Pin \"Saida_ULA\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[16\] " "Pin \"Saida_ULA\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[17\] " "Pin \"Saida_ULA\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[18\] " "Pin \"Saida_ULA\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[19\] " "Pin \"Saida_ULA\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[20\] " "Pin \"Saida_ULA\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[21\] " "Pin \"Saida_ULA\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[22\] " "Pin \"Saida_ULA\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[23\] " "Pin \"Saida_ULA\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[24\] " "Pin \"Saida_ULA\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[25\] " "Pin \"Saida_ULA\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[26\] " "Pin \"Saida_ULA\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[27\] " "Pin \"Saida_ULA\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[28\] " "Pin \"Saida_ULA\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[29\] " "Pin \"Saida_ULA\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[30\] " "Pin \"Saida_ULA\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[31\] " "Pin \"Saida_ULA\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 371 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[0\] " "Pin \"RegDisp\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[1\] " "Pin \"RegDisp\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[2\] " "Pin \"RegDisp\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[3\] " "Pin \"RegDisp\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[4\] " "Pin \"RegDisp\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[5\] " "Pin \"RegDisp\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[6\] " "Pin \"RegDisp\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[7\] " "Pin \"RegDisp\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[8\] " "Pin \"RegDisp\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[9\] " "Pin \"RegDisp\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[10\] " "Pin \"RegDisp\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[11\] " "Pin \"RegDisp\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[12\] " "Pin \"RegDisp\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[13\] " "Pin \"RegDisp\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[14\] " "Pin \"RegDisp\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[15\] " "Pin \"RegDisp\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[16\] " "Pin \"RegDisp\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[17\] " "Pin \"RegDisp\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[18\] " "Pin \"RegDisp\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[19\] " "Pin \"RegDisp\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[20\] " "Pin \"RegDisp\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[21\] " "Pin \"RegDisp\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[22\] " "Pin \"RegDisp\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[23\] " "Pin \"RegDisp\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[24\] " "Pin \"RegDisp\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[25\] " "Pin \"RegDisp\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[26\] " "Pin \"RegDisp\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[27\] " "Pin \"RegDisp\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[28\] " "Pin \"RegDisp\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[29\] " "Pin \"RegDisp\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[30\] " "Pin \"RegDisp\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[31\] " "Pin \"RegDisp\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 373 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[0\] " "Pin \"RegDispFPU\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[1\] " "Pin \"RegDispFPU\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[2\] " "Pin \"RegDispFPU\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[3\] " "Pin \"RegDispFPU\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[4\] " "Pin \"RegDispFPU\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[5\] " "Pin \"RegDispFPU\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[6\] " "Pin \"RegDispFPU\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[7\] " "Pin \"RegDispFPU\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[8\] " "Pin \"RegDispFPU\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[9\] " "Pin \"RegDispFPU\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[10\] " "Pin \"RegDispFPU\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[11\] " "Pin \"RegDispFPU\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[12\] " "Pin \"RegDispFPU\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[13\] " "Pin \"RegDispFPU\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[14\] " "Pin \"RegDispFPU\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[15\] " "Pin \"RegDispFPU\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[16\] " "Pin \"RegDispFPU\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[17\] " "Pin \"RegDispFPU\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[18\] " "Pin \"RegDispFPU\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[19\] " "Pin \"RegDispFPU\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[20\] " "Pin \"RegDispFPU\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[21\] " "Pin \"RegDispFPU\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[22\] " "Pin \"RegDispFPU\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[23\] " "Pin \"RegDispFPU\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[24\] " "Pin \"RegDispFPU\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[25\] " "Pin \"RegDispFPU\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[26\] " "Pin \"RegDispFPU\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[27\] " "Pin \"RegDispFPU\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[28\] " "Pin \"RegDispFPU\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[29\] " "Pin \"RegDispFPU\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[30\] " "Pin \"RegDispFPU\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDispFPU\[31\] " "Pin \"RegDispFPU\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 374 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FlagsFPU\[0\] " "Pin \"FlagsFPU\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FlagsFPU\[1\] " "Pin \"FlagsFPU\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FlagsFPU\[2\] " "Pin \"FlagsFPU\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FlagsFPU\[3\] " "Pin \"FlagsFPU\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FlagsFPU\[4\] " "Pin \"FlagsFPU\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FlagsFPU\[5\] " "Pin \"FlagsFPU\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FlagsFPU\[6\] " "Pin \"FlagsFPU\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FlagsFPU\[7\] " "Pin \"FlagsFPU\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 375 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "LeMem " "Pin \"LeMem\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 376 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "EscreveMem " "Pin \"EscreveMem\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 377 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[0\] " "Pin \"MemD_Endereco\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[1\] " "Pin \"MemD_Endereco\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[2\] " "Pin \"MemD_Endereco\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[3\] " "Pin \"MemD_Endereco\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[4\] " "Pin \"MemD_Endereco\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[5\] " "Pin \"MemD_Endereco\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[6\] " "Pin \"MemD_Endereco\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[7\] " "Pin \"MemD_Endereco\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[8\] " "Pin \"MemD_Endereco\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[9\] " "Pin \"MemD_Endereco\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[10\] " "Pin \"MemD_Endereco\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[11\] " "Pin \"MemD_Endereco\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[12\] " "Pin \"MemD_Endereco\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[13\] " "Pin \"MemD_Endereco\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[14\] " "Pin \"MemD_Endereco\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[15\] " "Pin \"MemD_Endereco\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[16\] " "Pin \"MemD_Endereco\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[17\] " "Pin \"MemD_Endereco\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[18\] " "Pin \"MemD_Endereco\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[19\] " "Pin \"MemD_Endereco\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[20\] " "Pin \"MemD_Endereco\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[21\] " "Pin \"MemD_Endereco\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[22\] " "Pin \"MemD_Endereco\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[23\] " "Pin \"MemD_Endereco\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[24\] " "Pin \"MemD_Endereco\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[25\] " "Pin \"MemD_Endereco\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[26\] " "Pin \"MemD_Endereco\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[27\] " "Pin \"MemD_Endereco\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[28\] " "Pin \"MemD_Endereco\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[29\] " "Pin \"MemD_Endereco\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[30\] " "Pin \"MemD_Endereco\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[31\] " "Pin \"MemD_Endereco\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 378 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[0\] " "Pin \"MemD_DadoEscrita\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[1\] " "Pin \"MemD_DadoEscrita\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[2\] " "Pin \"MemD_DadoEscrita\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[3\] " "Pin \"MemD_DadoEscrita\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[4\] " "Pin \"MemD_DadoEscrita\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[5\] " "Pin \"MemD_DadoEscrita\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[6\] " "Pin \"MemD_DadoEscrita\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[7\] " "Pin \"MemD_DadoEscrita\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[8\] " "Pin \"MemD_DadoEscrita\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[9\] " "Pin \"MemD_DadoEscrita\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[10\] " "Pin \"MemD_DadoEscrita\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[11\] " "Pin \"MemD_DadoEscrita\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[12\] " "Pin \"MemD_DadoEscrita\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[13\] " "Pin \"MemD_DadoEscrita\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[14\] " "Pin \"MemD_DadoEscrita\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[15\] " "Pin \"MemD_DadoEscrita\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[16\] " "Pin \"MemD_DadoEscrita\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[17\] " "Pin \"MemD_DadoEscrita\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[18\] " "Pin \"MemD_DadoEscrita\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[19\] " "Pin \"MemD_DadoEscrita\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[20\] " "Pin \"MemD_DadoEscrita\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[21\] " "Pin \"MemD_DadoEscrita\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[22\] " "Pin \"MemD_DadoEscrita\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[23\] " "Pin \"MemD_DadoEscrita\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[24\] " "Pin \"MemD_DadoEscrita\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[25\] " "Pin \"MemD_DadoEscrita\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[26\] " "Pin \"MemD_DadoEscrita\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[27\] " "Pin \"MemD_DadoEscrita\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[28\] " "Pin \"MemD_DadoEscrita\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[29\] " "Pin \"MemD_DadoEscrita\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[30\] " "Pin \"MemD_DadoEscrita\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[31\] " "Pin \"MemD_DadoEscrita\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 379 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[0\] " "Pin \"MemD_ByteEnable\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 381 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[1\] " "Pin \"MemD_ByteEnable\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 381 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[2\] " "Pin \"MemD_ByteEnable\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 381 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[3\] " "Pin \"MemD_ByteEnable\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 381 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[0\] " "Pin \"Estado\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[1\] " "Pin \"Estado\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[2\] " "Pin \"Estado\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[3\] " "Pin \"Estado\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[4\] " "Pin \"Estado\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[5\] " "Pin \"Estado\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[6\] " "Pin \"Estado\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 382 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[0\] " "Pin \"Debug\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[1\] " "Pin \"Debug\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[2\] " "Pin \"Debug\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[3\] " "Pin \"Debug\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[4\] " "Pin \"Debug\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[5\] " "Pin \"Debug\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[6\] " "Pin \"Debug\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[7\] " "Pin \"Debug\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[8\] " "Pin \"Debug\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[9\] " "Pin \"Debug\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[10\] " "Pin \"Debug\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[11\] " "Pin \"Debug\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[12\] " "Pin \"Debug\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[13\] " "Pin \"Debug\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[14\] " "Pin \"Debug\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[15\] " "Pin \"Debug\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[16\] " "Pin \"Debug\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[17\] " "Pin \"Debug\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[18\] " "Pin \"Debug\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[19\] " "Pin \"Debug\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[20\] " "Pin \"Debug\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[21\] " "Pin \"Debug\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[22\] " "Pin \"Debug\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[23\] " "Pin \"Debug\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[24\] " "Pin \"Debug\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[25\] " "Pin \"Debug\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[26\] " "Pin \"Debug\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[27\] " "Pin \"Debug\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[28\] " "Pin \"Debug\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[29\] " "Pin \"Debug\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[30\] " "Pin \"Debug\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[31\] " "Pin \"Debug\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 386 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[4\] " "Pin \"RegDispSelect\[4\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 372 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[2\] " "Pin \"RegDispSelect\[2\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 372 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[3\] " "Pin \"RegDispSelect\[3\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 372 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[0\] " "Pin \"RegDispSelect\[0\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 372 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1528741991005 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[1\] " "Pin \"RegDispSelect\[1\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 372 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1528741991005 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1528741991005 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "64 " "Ignored 64 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[0\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[0\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[1\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[1\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[2\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[2\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[3\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[3\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[4\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[4\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[5\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[5\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[6\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[6\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[7\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[7\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[8\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[8\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[9\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[9\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[10\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[10\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[11\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[11\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[12\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[12\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[13\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[13\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[14\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[14\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[15\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[15\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[16\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[16\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[17\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[17\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[18\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[18\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[19\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[19\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[20\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[20\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[21\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[21\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[22\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[22\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[23\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[23\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[24\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[24\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[25\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[25\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[26\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[26\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[27\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[27\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[28\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[28\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[29\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[29\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[30\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[30\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "Instrucao\[31\] " "Ignored Virtual Pin assignment on output enabled pin \"Instrucao\[31\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[0\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[0\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[1\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[1\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[2\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[2\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[3\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[3\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[4\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[4\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[5\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[5\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[6\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[6\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[7\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[7\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[8\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[8\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[9\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[9\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[10\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[10\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[11\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[11\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[12\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[12\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[13\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[13\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[14\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[14\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[15\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[15\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[16\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[16\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[17\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[17\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[18\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[18\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[19\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[19\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[20\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[20\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[21\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[21\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[22\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[22\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[23\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[23\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[24\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[24\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[25\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[25\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[26\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[26\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[27\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[27\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[28\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[28\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[29\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[29\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[30\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[30\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[31\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[31\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741991099 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1528741991099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 204 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 219 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 222 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 347 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 347 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 347 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 347 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 347 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 347 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 347 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 347 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab5/MIPSv1.3/Core/TopDE.v" 350 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528741992146 "|TopDE|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528741992146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15431 " "Implemented 15431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528741992224 ""} { "Info" "ICUT_CUT_TM_OPINS" "177 " "Implemented 177 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528741992224 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "97 " "Implemented 97 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1528741992224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14796 " "Implemented 14796 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528741992224 ""} { "Info" "ICUT_CUT_TM_RAMS" "303 " "Implemented 303 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528741992224 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1528741992224 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "18 " "Implemented 18 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1528741992224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528741992224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 448 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 448 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528741992396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 15:33:12 2018 " "Processing ended: Mon Jun 11 15:33:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528741992396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:23 " "Elapsed time: 00:02:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528741992396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:58 " "Total CPU time (on all processors): 00:02:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528741992396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528741992396 ""}
