

================================================================
== Vitis HLS Report for 'solve_3_s'
================================================================
* Date:           Tue Apr  4 19:45:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  32.143 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |       82|      170|  4.920 us|  10.200 us|   82|  170|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_solve_3_Pipeline_VITIS_LOOP_76_1_fu_32    |solve_3_Pipeline_VITIS_LOOP_76_1    |        5|        5|  0.300 us|  0.300 us|    5|    5|       no|
        |grp_solve_3_Pipeline_VITIS_LOOP_80_2_fu_38    |solve_3_Pipeline_VITIS_LOOP_80_2    |       67|      143|  4.020 us|  8.580 us|   67|  143|       no|
        |grp_solve_3_Pipeline_3_fu_49                  |solve_3_Pipeline_3                  |        5|        5|  0.300 us|  0.300 us|    5|    5|       no|
        |grp_solve_3_Pipeline_4_fu_54                  |solve_3_Pipeline_4                  |        5|        5|  0.300 us|  0.300 us|    5|    5|       no|
        |grp_solve_3_Pipeline_5_fu_59                  |solve_3_Pipeline_5                  |        5|        5|  0.300 us|  0.300 us|    5|    5|       no|
        |grp_solve_3_Pipeline_VITIS_LOOP_143_12_fu_64  |solve_3_Pipeline_VITIS_LOOP_143_12  |       17|       17|  1.020 us|  1.020 us|   17|   17|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     8|     1423|    4081|    -|
|Memory               |        0|     -|       96|      99|    0|
|Multiplexer          |        -|     -|        -|     380|    -|
|Register             |        -|     -|       14|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|     1533|    4562|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_solve_3_Pipeline_3_fu_49                  |solve_3_Pipeline_3                  |        0|   0|     4|    62|    0|
    |grp_solve_3_Pipeline_4_fu_54                  |solve_3_Pipeline_4                  |        0|   0|     4|    62|    0|
    |grp_solve_3_Pipeline_5_fu_59                  |solve_3_Pipeline_5                  |        0|   0|     4|    62|    0|
    |grp_solve_3_Pipeline_VITIS_LOOP_143_12_fu_64  |solve_3_Pipeline_VITIS_LOOP_143_12  |        0|   0|    69|   269|    0|
    |grp_solve_3_Pipeline_VITIS_LOOP_76_1_fu_32    |solve_3_Pipeline_VITIS_LOOP_76_1    |        0|   0|     4|    53|    0|
    |grp_solve_3_Pipeline_VITIS_LOOP_80_2_fu_38    |solve_3_Pipeline_VITIS_LOOP_80_2    |        0|   8|  1338|  3573|    0|
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                         |                                    |        0|   8|  1423|  4081|    0|
    +----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |               Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |indxc_U  |solve_3_s_indxc_RAM_AUTO_1R1W      |        0|  32|  33|    0|     3|   32|     1|           96|
    |indxr_U  |solve_3_s_indxc_RAM_AUTO_1R1W      |        0|  32|  33|    0|     3|   32|     1|           96|
    |ipiv_U   |solve_3_s_ipiv_RAM_1WNR_AUTO_1R1W  |        0|  32|  33|    0|     3|   32|     1|           96|
    +---------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                                   |        0|  96|  99|    0|     9|   96|     3|          288|
    +---------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |A_address0      |  14|          3|    4|         12|
    |A_address1      |  14|          3|    4|         12|
    |A_ce0           |  14|          3|    1|          3|
    |A_ce1           |  14|          3|    1|          3|
    |A_d0            |  14|          3|   32|         96|
    |A_d1            |  14|          3|   32|         96|
    |A_we0           |  14|          3|    1|          3|
    |A_we1           |  14|          3|    1|          3|
    |ap_NS_fsm       |  43|          8|    1|          8|
    |grp_fu_76_ce    |   9|          2|    1|          2|
    |indxc_address0  |  20|          4|    2|          8|
    |indxc_ce0       |  20|          4|    1|          4|
    |indxc_d0        |  14|          3|   32|         96|
    |indxc_we0       |  14|          3|    4|         12|
    |indxr_address0  |  20|          4|    2|          8|
    |indxr_ce0       |  20|          4|    1|          4|
    |indxr_d0        |  14|          3|   32|         96|
    |indxr_we0       |  14|          3|    4|         12|
    |ipiv_address0   |  20|          4|    2|          8|
    |ipiv_ce0        |  20|          4|    1|          4|
    |ipiv_d0         |  20|          4|   32|        128|
    |ipiv_we0        |  20|          4|    4|         16|
    +----------------+----+-----------+-----+-----------+
    |Total           | 380|         78|  195|        634|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  7|   0|    7|          0|
    |grp_solve_3_Pipeline_3_fu_49_ap_start_reg                  |  1|   0|    1|          0|
    |grp_solve_3_Pipeline_4_fu_54_ap_start_reg                  |  1|   0|    1|          0|
    |grp_solve_3_Pipeline_5_fu_59_ap_start_reg                  |  1|   0|    1|          0|
    |grp_solve_3_Pipeline_VITIS_LOOP_143_12_fu_64_ap_start_reg  |  1|   0|    1|          0|
    |grp_solve_3_Pipeline_VITIS_LOOP_76_1_fu_32_ap_start_reg    |  1|   0|    1|          0|
    |grp_solve_3_Pipeline_VITIS_LOOP_80_2_fu_38_ap_start_reg    |  1|   0|    1|          0|
    |targetBlock_reg_72                                         |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 14|   0|   14|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      solve<3>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      solve<3>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      solve<3>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      solve<3>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      solve<3>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      solve<3>|  return value|
|grp_fu_1165_p_din0   |  out|   32|  ap_ctrl_hs|      solve<3>|  return value|
|grp_fu_1165_p_din1   |  out|   32|  ap_ctrl_hs|      solve<3>|  return value|
|grp_fu_1165_p_dout0  |   in|   32|  ap_ctrl_hs|      solve<3>|  return value|
|grp_fu_1165_p_ce     |  out|    1|  ap_ctrl_hs|      solve<3>|  return value|
|B_address0           |  out|    4|   ap_memory|             B|         array|
|B_ce0                |  out|    1|   ap_memory|             B|         array|
|B_we0                |  out|    1|   ap_memory|             B|         array|
|B_d0                 |  out|   32|   ap_memory|             B|         array|
|B_q0                 |   in|   32|   ap_memory|             B|         array|
|B_address1           |  out|    4|   ap_memory|             B|         array|
|B_ce1                |  out|    1|   ap_memory|             B|         array|
|B_we1                |  out|    1|   ap_memory|             B|         array|
|B_d1                 |  out|   32|   ap_memory|             B|         array|
|B_q1                 |   in|   32|   ap_memory|             B|         array|
|A_address0           |  out|    4|   ap_memory|             A|         array|
|A_ce0                |  out|    1|   ap_memory|             A|         array|
|A_we0                |  out|    1|   ap_memory|             A|         array|
|A_d0                 |  out|   32|   ap_memory|             A|         array|
|A_q0                 |   in|   32|   ap_memory|             A|         array|
|A_address1           |  out|    4|   ap_memory|             A|         array|
|A_ce1                |  out|    1|   ap_memory|             A|         array|
|A_we1                |  out|    1|   ap_memory|             A|         array|
|A_d1                 |  out|   32|   ap_memory|             A|         array|
|A_q1                 |   in|   32|   ap_memory|             A|         array|
+---------------------+-----+-----+------------+--------------+--------------+

