/***********************************************************************************
*                                                                                  *
* Copyright 2013-2015 Altera Corporation. All Rights Reserved.                     *
*                                                                                  *
* Redistribution and use in source and binary forms, with or without               *
* modification, are permitted provided that the following conditions are met:      *
*                                                                                  *
* 1. Redistributions of source code must retain the above copyright notice,        *
*    this list of conditions and the following disclaimer.                         *
*                                                                                  *
* 2. Redistributions in binary form must reproduce the above copyright notice,     *
*    this list of conditions and the following disclaimer in the documentation     *
*    and/or other materials provided with the distribution.                        *
*                                                                                  *
* 3. Neither the name of the copyright holder nor the names of its contributors    *
*    may be used to endorse or promote products derived from this software without *
*    specific prior written permission.                                            *
*                                                                                  *
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"      *
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE        *
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE       *
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE        *
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR              *
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF             *
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS         *
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN          *
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)          *
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE       *
* POSSIBILITY OF SUCH DAMAGE.                                                      *
*                                                                                  *
***********************************************************************************/

/* Altera - hps */

#ifndef __ALT_SOCAL_HPS_H__
#define __ALT_SOCAL_HPS_H__

#ifndef __ASSEMBLY__
#ifdef __cplusplus
#include <cstdint>
extern "C"
{
#else   /* __cplusplus */
#include <stdint.h>
#endif  /* __cplusplus */
#endif  /* __ASSEMBLY__ */

/*
 * SoCAL subsystem version as a 32-bit value.
 * 
 * The 32-bit value is partitioned into major, minor, and build numbers per
 * the following bit field layout:
 * 
 *  Bits    | Description                          
 * :--------|:--------------------------------------
 *  [15:0]  | Build Number - range 0..65535
 *  [23:16] | Version Minor Number - range 0..255
 *  [31:24] | Version Major Number - range 0..255
 * 
 */
#define ALT_HPS_VERSION     0x04050004

/* Subsystem base address */
#define ALT_HPS_ADDR        0
/*
 * Address Space : HPS
 * 
 */
/*
 * Component Instance : sdram_0
 * 
 * Instance sdram_0 of component ALT_SDRAM.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_SDRAM_0 component. */
#define ALT_SDRAM_0_OFST        0x0
/* The start address of the ALT_SDRAM_0 component. */
#define ALT_SDRAM_0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDRAM_0_OFST))
/* The lower bound address range of the ALT_SDRAM_0 component. */
#define ALT_SDRAM_0_LB_ADDR     ALT_SDRAM_0_ADDR
/* The upper bound address range of the ALT_SDRAM_0 component. */
#define ALT_SDRAM_0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDRAM_0_ADDR) + 0x100000000) - 1))


/*
 * Component Instance : fpga_bridge_aa32_h2f_1G
 * 
 * Instance fpga_bridge_aa32_h2f_1G of component ALT_FPGA_BRIDGE_H2F_1G.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_FPGA_BRIDGE_AA32_H2F_1G component. */
#define ALT_FPGA_BRIDGE_AA32_H2F_1G_OFST        0x80000000
/* The start address of the ALT_FPGA_BRIDGE_AA32_H2F_1G component. */
#define ALT_FPGA_BRIDGE_AA32_H2F_1G_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_FPGA_BRIDGE_AA32_H2F_1G_OFST))
/* The lower bound address range of the ALT_FPGA_BRIDGE_AA32_H2F_1G component. */
#define ALT_FPGA_BRIDGE_AA32_H2F_1G_LB_ADDR     ALT_FPGA_BRIDGE_AA32_H2F_1G_ADDR
/* The upper bound address range of the ALT_FPGA_BRIDGE_AA32_H2F_1G component. */
#define ALT_FPGA_BRIDGE_AA32_H2F_1G_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_FPGA_BRIDGE_AA32_H2F_1G_ADDR) + 0x40000000) - 1))


/*
 * Component Instance : fpga_bridge_aa32_h2f_512M
 * 
 * Instance fpga_bridge_aa32_h2f_512M of component ALT_FPGA_BRIDGE_H2F_512M.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_FPGA_BRIDGE_AA32_H2F_512M component. */
#define ALT_FPGA_BRIDGE_AA32_H2F_512M_OFST        0xc0000000
/* The start address of the ALT_FPGA_BRIDGE_AA32_H2F_512M component. */
#define ALT_FPGA_BRIDGE_AA32_H2F_512M_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_FPGA_BRIDGE_AA32_H2F_512M_OFST))
/* The lower bound address range of the ALT_FPGA_BRIDGE_AA32_H2F_512M component. */
#define ALT_FPGA_BRIDGE_AA32_H2F_512M_LB_ADDR     ALT_FPGA_BRIDGE_AA32_H2F_512M_ADDR
/* The upper bound address range of the ALT_FPGA_BRIDGE_AA32_H2F_512M component. */
#define ALT_FPGA_BRIDGE_AA32_H2F_512M_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_FPGA_BRIDGE_AA32_H2F_512M_ADDR) + 0x20000000) - 1))


/*
 * Component Instance : ccu_noc
 * 
 * Instance ccu_noc of component ALT_CCU_NOC.
 * 
 * 
 */
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_NOCVER_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_NOCVER_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_NOCVER_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_M_16_66_AM_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_GIC_SPRT_GICSPACE_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_GIC_SPRT_GICSPACE_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_GIC_SPRT_GICSPACE_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_GIC_SPRT_GICSPACE_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_GIC_SPRT_GICSPACE_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_GIC_SPRT_GICSPACE_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RBM_S_REGSPACE_RD_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RBM_S_REGSPACE_RD_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RBM_S_REGSPACE_RD_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RBM_S_REGSPACE_RD_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RBM_S_REGSPACE_RD_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RBM_S_REGSPACE_RD_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RBM_S_REGSPACE_WR_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RBM_S_REGSPACE_WR_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADBASE_MEM_RBM_S_REGSPACE_WR_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RBM_S_REGSPACE_WR_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RBM_S_REGSPACE_WR_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ADMASK_MEM_RBM_S_REGSPACE_WR_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_AM_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_SYSCOREQ_REG register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_SYSCOREQ_REG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_SYSCOREQ_REG_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_SYSCOACK_REG register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_SYSCOACK_REG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CPU0_MPRT_0_37_SYSCOACK_REG_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DDRREG_SPRT_8_118_AS_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_AM_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_SYSCOREQ_REG register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_SYSCOREQ_REG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_SYSCOREQ_REG_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_SYSCOACK_REG register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_SYSCOACK_REG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA0ACE_MPRT_1_118_SYSCOACK_REG_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_IOS_SPRT_IOSPACE2C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_IOS_SPRT_IOSPACE2C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_FPGA1ACEL_MPRT_4_118_AM_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_GIC_SPRT_10_100_AS_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_DDRREG_SPRT_DDRREGSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_DDRREG_SPRT_DDRREGSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_GIC_SPRT_GICSPACE_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_GIC_SPRT_GICSPACE_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_GIC_SPRT_GICSPACE_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_GIC_SPRT_GICSPACE_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_GIC_SPRT_GICSPACE_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_GIC_SPRT_GICSPACE_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RBM_S_REGSPACE_RD_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RBM_S_REGSPACE_RD_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RBM_S_REGSPACE_RD_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RBM_S_REGSPACE_RD_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RBM_S_REGSPACE_RD_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RBM_S_REGSPACE_RD_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RBM_S_REGSPACE_WR_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RBM_S_REGSPACE_WR_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADBASE_MEM_RBM_S_REGSPACE_WR_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RBM_S_REGSPACE_WR_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RBM_S_REGSPACE_WR_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ADMASK_MEM_RBM_S_REGSPACE_WR_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOM_MPRT_5_63_AM_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOS_SPRT_12_63_AS_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_MEM0_SPRT_13_118_AS_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RAM_SPRT_14_80_AS_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_RBM_S_15_66_AS_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_AM_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_SYSCOREQ_REG register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_SYSCOREQ_REG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_SYSCOREQ_REG_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_SYSCOACK_REG register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_SYSCOACK_REG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_TCU_MPRT_3_70_SYSCOACK_REG_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_0_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_1_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_2_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_SPEC_FETCH_3_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_ACTIVE_VECTOR_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_ACTIVE_VECTOR_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_ACTIVE_VECTOR_0_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_ECC_DISABLE register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_ECC_DISABLE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_ECC_DISABLE_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_HASH_BYPASS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_HASH_BYPASS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_HASH_BYPASS_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_AGENT_DISABLE_STATUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_AGENT_DISABLE_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_AGENT_DISABLE_STATUS_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_LLC_CONTROL register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_LLC_CONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_LLC_CONTROL_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_DIRECTORY_INV register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_DIRECTORY_INV_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_DIRECTORY_INV_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_ACCESS_TRIG register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_ACCESS_TRIG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_ACCESS_TRIG_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_0_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_1_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_2_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_3_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_4_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_5_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_6_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INDIRECT_RAM_CONT_7_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_EVENT_COUNTER_MASK register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_EVENT_COUNTER_MASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_EVENT_COUNTER_MASK_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_EVENT_COUNTER_VALUE register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_EVENT_COUNTER_VALUE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_EVENT_COUNTER_VALUE_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_0_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_1_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_2_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_3_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_4_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_5_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_6_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_CRT_STATUS_7_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_ECC_INFO register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_ECC_INFO_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_ECC_INFO_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INTERRUPT_MASK register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INTERRUPT_MASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INTERRUPT_MASK_OFST))
/* The address of the ALT_CCU_NOC_AGENT_CCC0_CCC_INTERRUPT_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_CCC0_CCC_INTERRUPT_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_CCC0_CCC_INTERRUPT_ERR_OFST))
/* The address of the ALT_CCU_NOC_AGENT_DVM0_DVM_ACTIVE_VECTOR_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_DVM0_DVM_ACTIVE_VECTOR_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_DVM0_DVM_ACTIVE_VECTOR_0_OFST))
/* The address of the ALT_CCU_NOC_AGENT_DVM0_DVM_FAULT_LOG_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_DVM0_DVM_FAULT_LOG_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_DVM0_DVM_FAULT_LOG_0_OFST))
/* The address of the ALT_CCU_NOC_AGENT_DVM0_DVM_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_DVM0_DVM_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_DVM0_DVM_STS_OFST))
/* The address of the ALT_CCU_NOC_AGENT_DVM0_DVM_AGENT_DISABLE_STATUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_AGENT_DVM0_DVM_AGENT_DISABLE_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_AGENT_DVM0_DVM_AGENT_DISABLE_STATUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_MPRT_6_81_AM_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_CCC0_SPRT_7_82_AS_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_DVM0_SPRT_9_70_AS_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE0B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1F_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_IOS_SPRT_IOSPACE1G_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1A_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1B_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1C_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1D_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_MEM0_SPRT_MEMSPACE1E_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE0_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE1_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE2_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE3_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE4_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADBASE_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ADMASK_MEM_RAM_SPRT_RAMSPACE5_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_AM_INTM_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_SYSCOACK_REG register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_SYSCOACK_REG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_MPRT_2_82_SYSCOACK_REG_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_P_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTUS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTUS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTUS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTUS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTUS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTUS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_TXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_TXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_TXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BTRL_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_0 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_0_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_1 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_1_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_2 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_2_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_3 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_3_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_4 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_4_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_5 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_5_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_6 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_6_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_7 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_7_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_8 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_8_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_9 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_9_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_10 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_10_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_11 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_11_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_12 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_12_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_13 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_13_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_14 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_14_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_15 register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRS_15_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRUS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_BRUS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_RXID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_RXID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_RXID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_STS register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_STS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_STS_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_BRIDGE_ID register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_BRIDGE_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_BRIDGE_ID_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_ERR register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_ERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_ERR_OFST))
/* The address of the ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_INTM register for the ALT_CCU_NOC instance. */
#define ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_INTM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CCU_NOC_ADDR) + ALT_CCU_NOC_BRIDGE_IOCB0_SPRT_11_67_AS_INTM_OFST))
/* The base address byte offset for the start of the ALT_CCU_NOC component. */
#define ALT_CCU_NOC_OFST        0xf7000000
/* The start address of the ALT_CCU_NOC component. */
#define ALT_CCU_NOC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_CCU_NOC_OFST))
/* The lower bound address range of the ALT_CCU_NOC component. */
#define ALT_CCU_NOC_LB_ADDR     ALT_CCU_NOC_ADDR
/* The upper bound address range of the ALT_CCU_NOC component. */
#define ALT_CCU_NOC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_CCU_NOC_ADDR) + 0x49e60) - 1))


/*
 * Component Instance : mpfe_ddr_main_prb
 * 
 * Instance mpfe_ddr_main_prb of component ALT_MPFE_DDR_MAIN_PRB.
 * 
 * 
 */
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_ID_COREID register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_ID_COREID_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_ID_REVISIONID register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_MAINCTL register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_MAINCTL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_MAINCTL_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_CFGCTL register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_CFGCTL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_CFGCTL_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERLUT register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERLUT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERLUT_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_TRACEALARMEN register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_TRACEALARMEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_TRACEALARMEN_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_TRACEALARMSTATUS register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_TRACEALARMSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_TRACEALARMSTATUS_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_TRACEALARMCLR register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_TRACEALARMCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_TRACEALARMCLR_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATPERIOD register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATPERIOD_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATPERIOD_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATGO register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATGO_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATGO_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMMIN register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMMIN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMMIN_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMMAX register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMMAX_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMMAX_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMSTATUS register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMSTATUS_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMCLR register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMCLR_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMEN register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_STATALARMEN_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ROUTEIDBASE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ROUTEIDBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ROUTEIDBASE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ROUTEIDMASK register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ROUTEIDMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ROUTEIDMASK_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_WINDOWSIZE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_WINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_WINDOWSIZE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_SECURITYBASE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_SECURITYBASE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_SECURITYMASK register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_SECURITYMASK_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_OPCODE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_OPCODE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_STATUS register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_STATUS_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_LENGTH register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_LENGTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_LENGTH_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_URGENCY register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_URGENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_0_URGENCY_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ROUTEIDBASE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ROUTEIDBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ROUTEIDBASE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ROUTEIDMASK register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ROUTEIDMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ROUTEIDMASK_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_WINDOWSIZE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_WINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_WINDOWSIZE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_SECURITYBASE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_SECURITYBASE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_SECURITYMASK register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_SECURITYMASK_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_OPCODE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_OPCODE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_STATUS register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_STATUS_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_LENGTH register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_LENGTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_LENGTH_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_URGENCY register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_URGENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_1_URGENCY_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ROUTEIDBASE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ROUTEIDBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ROUTEIDBASE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ROUTEIDMASK register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ROUTEIDMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ROUTEIDMASK_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ADDRBASE_LOW register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ADDRBASE_LOW_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ADDRBASE_HIGH register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_ADDRBASE_HIGH_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_WINDOWSIZE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_WINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_WINDOWSIZE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_SECURITYBASE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_SECURITYBASE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_SECURITYMASK register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_SECURITYMASK_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_OPCODE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_OPCODE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_STATUS register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_STATUS_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_LENGTH register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_LENGTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_LENGTH_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_URGENCY register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_URGENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_2_URGENCY_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ROUTEIDBASE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ROUTEIDBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ROUTEIDBASE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ROUTEIDMASK register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ROUTEIDMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ROUTEIDMASK_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ADDRBASE_LOW register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ADDRBASE_LOW_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ADDRBASE_HIGH register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_ADDRBASE_HIGH_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_WINDOWSIZE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_WINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_WINDOWSIZE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_SECURITYBASE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_SECURITYBASE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_SECURITYMASK register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_SECURITYMASK_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_OPCODE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_OPCODE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_STATUS register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_STATUS_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_LENGTH register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_LENGTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_LENGTH_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_URGENCY register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_URGENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_FILTERS_3_URGENCY_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_0_SRC register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_0_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_0_SRC_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_0_ALARMMODE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_0_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_0_ALARMMODE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_0_VAL register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_0_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_0_VAL_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_1_SRC register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_1_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_1_SRC_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_1_ALARMMODE register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_1_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_1_ALARMMODE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_1_VAL register for the ALT_MPFE_DDR_MAIN_PRB instance. */
#define ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_1_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + ALT_MPFE_DDR_MAIN_PRB_DDR_T_MAIN_PROBE_COUNTERS_1_VAL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_DDR_MAIN_PRB component. */
#define ALT_MPFE_DDR_MAIN_PRB_OFST        0xf8000000
/* The start address of the ALT_MPFE_DDR_MAIN_PRB component. */
#define ALT_MPFE_DDR_MAIN_PRB_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_DDR_MAIN_PRB_OFST))
/* The lower bound address range of the ALT_MPFE_DDR_MAIN_PRB component. */
#define ALT_MPFE_DDR_MAIN_PRB_LB_ADDR     ALT_MPFE_DDR_MAIN_PRB_ADDR
/* The upper bound address range of the ALT_MPFE_DDR_MAIN_PRB component. */
#define ALT_MPFE_DDR_MAIN_PRB_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_DDR_MAIN_PRB_ADDR) + 0x400) - 1))


/*
 * Component Instance : mpfe_ddr_main_sched
 * 
 * Instance mpfe_ddr_main_sched of component ALT_MPFE_DDR_MAIN_SCHED.
 * 
 * 
 */
/* The address of the ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_ID_COREID register for the ALT_MPFE_DDR_MAIN_SCHED instance. */
#define ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_SCHED_ADDR) + ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_ID_COREID_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_ID_REVISIONID register for the ALT_MPFE_DDR_MAIN_SCHED instance. */
#define ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_SCHED_ADDR) + ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDRCONF register for the ALT_MPFE_DDR_MAIN_SCHED instance. */
#define ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDRCONF_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_SCHED_ADDR) + ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDRCONF_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDRTIMING register for the ALT_MPFE_DDR_MAIN_SCHED instance. */
#define ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDRTIMING_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_SCHED_ADDR) + ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDRTIMING_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDRMODE register for the ALT_MPFE_DDR_MAIN_SCHED instance. */
#define ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDRMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_SCHED_ADDR) + ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDRMODE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_READLATENCY register for the ALT_MPFE_DDR_MAIN_SCHED instance. */
#define ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_READLATENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_SCHED_ADDR) + ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_READLATENCY_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_ACTIVATE register for the ALT_MPFE_DDR_MAIN_SCHED instance. */
#define ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_ACTIVATE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_SCHED_ADDR) + ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_ACTIVATE_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DEVTODEV register for the ALT_MPFE_DDR_MAIN_SCHED instance. */
#define ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DEVTODEV_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_SCHED_ADDR) + ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DEVTODEV_OFST))
/* The address of the ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDR4TIMING register for the ALT_MPFE_DDR_MAIN_SCHED instance. */
#define ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDR4TIMING_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_DDR_MAIN_SCHED_ADDR) + ALT_MPFE_DDR_MAIN_SCHED_DDR_T_MAIN_SCHEDULER_DDR4TIMING_OFST))
/* The base address byte offset for the start of the ALT_MPFE_DDR_MAIN_SCHED component. */
#define ALT_MPFE_DDR_MAIN_SCHED_OFST        0xf8000400
/* The start address of the ALT_MPFE_DDR_MAIN_SCHED component. */
#define ALT_MPFE_DDR_MAIN_SCHED_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_DDR_MAIN_SCHED_OFST))
/* The lower bound address range of the ALT_MPFE_DDR_MAIN_SCHED component. */
#define ALT_MPFE_DDR_MAIN_SCHED_LB_ADDR     ALT_MPFE_DDR_MAIN_SCHED_ADDR
/* The upper bound address range of the ALT_MPFE_DDR_MAIN_SCHED component. */
#define ALT_MPFE_DDR_MAIN_SCHED_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_DDR_MAIN_SCHED_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_iohmc
 * 
 * Instance mpfe_iohmc of component ALT_MPFE_IOHMC.
 * 
 * 
 */
/* The address of the ALT_MPFE_IOHMC_REG_DBGCFG0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGCFG0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGCFG0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DBGCFG1 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGCFG1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGCFG1_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DBGCFG2 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGCFG2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGCFG2_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DBGCFG3 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGCFG3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGCFG3_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DBGCFG4 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGCFG4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGCFG4_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DBGCFG5 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGCFG5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGCFG5_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DBGCFG6 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGCFG6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGCFG6_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_RESERVE0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_RESERVE0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_RESERVE0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_RESERVE1 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_RESERVE1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_RESERVE1_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_RESERVE2 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_RESERVE2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_RESERVE2_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CTRLCFG0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CTRLCFG0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CTRLCFG0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CTRLCFG1 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CTRLCFG1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CTRLCFG1_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CTRLCFG2 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CTRLCFG2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CTRLCFG2_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CTRLCFG3 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CTRLCFG3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CTRLCFG3_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CTRLCFG4 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CTRLCFG4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CTRLCFG4_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CTRLCFG5 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CTRLCFG5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CTRLCFG5_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CTRLCFG6 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CTRLCFG6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CTRLCFG6_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CTRLCFG7 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CTRLCFG7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CTRLCFG7_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CTRLCFG8 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CTRLCFG8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CTRLCFG8_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CTRLCFG9 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CTRLCFG9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CTRLCFG9_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DRAMTIMING0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DRAMTIMING0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DRAMTIMING0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DRAMODT0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DRAMODT0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DRAMODT0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DRAMODT1 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DRAMODT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DRAMODT1_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SBCFG0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SBCFG0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SBCFG0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SBCFG1 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SBCFG1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SBCFG1_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SBCFG2 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SBCFG2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SBCFG2_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SBCFG3 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SBCFG3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SBCFG3_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SBCFG4 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SBCFG4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SBCFG4_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SBCFG5 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SBCFG5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SBCFG5_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SBCFG6 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SBCFG6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SBCFG6_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SBCFG7 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SBCFG7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SBCFG7_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING1 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING1_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING2 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING2_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING3 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING3_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING4 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING4_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING5 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING5_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING6 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING6_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING7 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING7_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING8 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING8_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING9 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING9_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_CALTIMING10 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_CALTIMING10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_CALTIMING10_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DRAMADDRW register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DRAMADDRW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DRAMADDRW_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND1 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND1_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND2 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND2_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND3 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND3_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND4 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND4_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND5 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND5_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND6 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND6_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND7 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND7_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND8 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND8_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND9 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND9_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND10 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND10_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND11 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND11_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND12 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND12_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND13 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND13_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND14 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND14_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND15 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND15_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DRAMSTS register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DRAMSTS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DRAMSTS_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DBGDONE register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGDONE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGDONE_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DBGSIGNALS register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGSIGNALS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGSIGNALS_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DBGRESET register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGRESET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGRESET_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_DBGMATCH register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_DBGMATCH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_DBGMATCH_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_COUNTER0MASK register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_COUNTER0MASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_COUNTER0MASK_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_COUNTER1MASK register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_COUNTER1MASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_COUNTER1MASK_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_COUNTER0MATCH register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_COUNTER0MATCH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_COUNTER0MATCH_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_COUNTER1MATCH register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_COUNTER1MATCH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_COUNTER1MATCH_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_NIOSRESERVE0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_NIOSRESERVE0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_NIOSRESERVE0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_NIOSRESERVE1 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_NIOSRESERVE1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_NIOSRESERVE1_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_NIOSRESERVE2 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_NIOSRESERVE2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_NIOSRESERVE2_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SBCFG8 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SBCFG8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SBCFG8_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SBCFG9 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SBCFG9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SBCFG9_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_3DS0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_3DS0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_3DS0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_3DS1 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_3DS1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_3DS1_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_3DS2 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_3DS2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_3DS2_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_PIPELINE0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_PIPELINE0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_PIPELINE0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_MEMCLOCKGATING0 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_MEMCLOCKGATING0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_MEMCLOCKGATING0_OFST))
/* The address of the ALT_MPFE_IOHMC_REG_SIDEBAND16 register for the ALT_MPFE_IOHMC instance. */
#define ALT_MPFE_IOHMC_REG_SIDEBAND16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + ALT_MPFE_IOHMC_REG_SIDEBAND16_OFST))
/* The base address byte offset for the start of the ALT_MPFE_IOHMC component. */
#define ALT_MPFE_IOHMC_OFST        0xf8010000
/* The start address of the ALT_MPFE_IOHMC component. */
#define ALT_MPFE_IOHMC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_IOHMC_OFST))
/* The lower bound address range of the ALT_MPFE_IOHMC component. */
#define ALT_MPFE_IOHMC_LB_ADDR     ALT_MPFE_IOHMC_ADDR
/* The upper bound address range of the ALT_MPFE_IOHMC component. */
#define ALT_MPFE_IOHMC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_IOHMC_ADDR) + 0x190) - 1))


/*
 * Component Instance : mpfe_hmc_adp
 * 
 * Instance mpfe_hmc_adp of component ALT_MPFE_HMC_ADP.
 * 
 * 
 */
/* The address of the ALT_MPFE_HMC_ADP_IP_REV_ID register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_IP_REV_ID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_IP_REV_ID_OFST))
/* The address of the ALT_MPFE_HMC_ADP_DDRIOCTRL register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_DDRIOCTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_DDRIOCTRL_OFST))
/* The address of the ALT_MPFE_HMC_ADP_DDRCALSTAT register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_DDRCALSTAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_DDRCALSTAT_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_0BEAT1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_0BEAT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_0BEAT1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_1BEAT1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_1BEAT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_1BEAT1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_2BEAT1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_2BEAT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_2BEAT1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_3BEAT1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_3BEAT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_3BEAT1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_4BEAT1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_4BEAT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_4BEAT1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_5BEAT1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_5BEAT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_5BEAT1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_6BEAT1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_6BEAT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_6BEAT1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_7BEAT1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_7BEAT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_7BEAT1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_8BEAT1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_8BEAT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_8BEAT1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_0BEAT2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_0BEAT2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_0BEAT2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_1BEAT2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_1BEAT2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_1BEAT2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_2BEAT2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_2BEAT2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_2BEAT2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_3BEAT2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_3BEAT2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_3BEAT2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_4BEAT2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_4BEAT2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_4BEAT2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_5BEAT2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_5BEAT2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_5BEAT2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_6BEAT2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_6BEAT2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_6BEAT2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_7BEAT2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_7BEAT2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_7BEAT2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MPR_8BEAT2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MPR_8BEAT2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MPR_8BEAT2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_AUTO_PRECHARGE register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_AUTO_PRECHARGE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_AUTO_PRECHARGE_OFST))
/* The address of the ALT_MPFE_HMC_ADP_DRAMADDRWIDTH register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_DRAMADDRWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_DRAMADDRWIDTH_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECCCTRL1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECCCTRL1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECCCTRL1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECCCTRL2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECCCTRL2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECCCTRL2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ERRINTEN register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ERRINTEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ERRINTEN_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ERRINTENS register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ERRINTENS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ERRINTENS_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ERRINTENR register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ERRINTENR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ERRINTENR_OFST))
/* The address of the ALT_MPFE_HMC_ADP_INTMODE register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_INTMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_INTMODE_OFST))
/* The address of the ALT_MPFE_HMC_ADP_INTSTAT register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_INTSTAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_INTSTAT_OFST))
/* The address of the ALT_MPFE_HMC_ADP_DIAGINTTEST register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_DIAGINTTEST_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_DIAGINTTEST_OFST))
/* The address of the ALT_MPFE_HMC_ADP_MODSTAT register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_MODSTAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_MODSTAT_OFST))
/* The address of the ALT_MPFE_HMC_ADP_DERRADDRA register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_DERRADDRA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_DERRADDRA_OFST))
/* The address of the ALT_MPFE_HMC_ADP_SERRADDRA register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_SERRADDRA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_SERRADDRA_OFST))
/* The address of the ALT_MPFE_HMC_ADP_AUTOWB_CORRADDR register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_AUTOWB_CORRADDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_AUTOWB_CORRADDR_OFST))
/* The address of the ALT_MPFE_HMC_ADP_SERRCNTREG register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_SERRCNTREG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_SERRCNTREG_OFST))
/* The address of the ALT_MPFE_HMC_ADP_AUTOWB_DROP_CNTREG register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_AUTOWB_DROP_CNTREG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_AUTOWB_DROP_CNTREG_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_REG2WRECCDATABUS register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_REG2WRECCDATABUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_REG2WRECCDATABUS_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_RDECCDATA2REGBUS register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_RDECCDATA2REGBUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_RDECCDATA2REGBUS_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_REG2RDECCDATABUS register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_REG2RDECCDATABUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_REG2RDECCDATABUS_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_DIAGON register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_DIAGON_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_DIAGON_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_DECSTAT register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_DECSTAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_DECSTAT_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_0 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_0_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_3 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_ERRGENADDR_3_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT0 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT0_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT3 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_REG2RDDATABUS_BEAT3_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_0 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_0_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_1 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_1_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_2 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_2_OFST))
/* The address of the ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_3 register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_ECC_ERRGENHADDR_3_OFST))
/* The address of the ALT_MPFE_HMC_ADP_DERRHADDR register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_DERRHADDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_DERRHADDR_OFST))
/* The address of the ALT_MPFE_HMC_ADP_SERRHADDR register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_SERRHADDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_SERRHADDR_OFST))
/* The address of the ALT_MPFE_HMC_ADP_AUTOWB_CORRHADDR register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_AUTOWB_CORRHADDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_AUTOWB_CORRHADDR_OFST))
/* The address of the ALT_MPFE_HMC_ADP_HPSINTFCSEL register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_HPSINTFCSEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_HPSINTFCSEL_OFST))
/* The address of the ALT_MPFE_HMC_ADP_RSTHANDSHAKECTRL register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_RSTHANDSHAKECTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_RSTHANDSHAKECTRL_OFST))
/* The address of the ALT_MPFE_HMC_ADP_RSTHANDSHAKESTAT register for the ALT_MPFE_HMC_ADP instance. */
#define ALT_MPFE_HMC_ADP_RSTHANDSHAKESTAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + ALT_MPFE_HMC_ADP_RSTHANDSHAKESTAT_OFST))
/* The base address byte offset for the start of the ALT_MPFE_HMC_ADP component. */
#define ALT_MPFE_HMC_ADP_OFST        0xf8011000
/* The start address of the ALT_MPFE_HMC_ADP component. */
#define ALT_MPFE_HMC_ADP_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_HMC_ADP_OFST))
/* The lower bound address range of the ALT_MPFE_HMC_ADP component. */
#define ALT_MPFE_HMC_ADP_LB_ADDR     ALT_MPFE_HMC_ADP_ADDR
/* The upper bound address range of the ALT_MPFE_HMC_ADP component. */
#define ALT_MPFE_HMC_ADP_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_HMC_ADP_ADDR) + 0x500) - 1))


/*
 * Component Instance : mpfe_fw
 * 
 * Instance mpfe_fw of component ALT_MPFE_FW.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_MPFE_FW component. */
#define ALT_MPFE_FW_OFST        0xf8020000
/* The start address of the ALT_MPFE_FW component. */
#define ALT_MPFE_FW_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_FW_OFST))
/* The lower bound address range of the ALT_MPFE_FW component. */
#define ALT_MPFE_FW_LB_ADDR     ALT_MPFE_FW_ADDR
/* The upper bound address range of the ALT_MPFE_FW component. */
#define ALT_MPFE_FW_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_FW_ADDR) + 0x100) - 1))


/*
 * Component Instance : soc_noc_fw_mpfe_csr
 * 
 * Instance soc_noc_fw_mpfe_csr of component ALT_SOC_NOC_FW_MPFE_CSR.
 * 
 * 
 */
/* The address of the ALT_SOC_NOC_FW_MPFE_CSR_HMC_REGISTER register for the ALT_SOC_NOC_FW_MPFE_CSR instance. */
#define ALT_SOC_NOC_FW_MPFE_CSR_HMC_REGISTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_MPFE_CSR_ADDR) + ALT_SOC_NOC_FW_MPFE_CSR_HMC_REGISTER_OFST))
/* The address of the ALT_SOC_NOC_FW_MPFE_CSR_HMC_ADAPTOR_REGISTER register for the ALT_SOC_NOC_FW_MPFE_CSR instance. */
#define ALT_SOC_NOC_FW_MPFE_CSR_HMC_ADAPTOR_REGISTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_MPFE_CSR_ADDR) + ALT_SOC_NOC_FW_MPFE_CSR_HMC_ADAPTOR_REGISTER_OFST))
/* The address of the ALT_SOC_NOC_FW_MPFE_CSR_NOC_SCHEDULER_CSR register for the ALT_SOC_NOC_FW_MPFE_CSR instance. */
#define ALT_SOC_NOC_FW_MPFE_CSR_NOC_SCHEDULER_CSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_MPFE_CSR_ADDR) + ALT_SOC_NOC_FW_MPFE_CSR_NOC_SCHEDULER_CSR_OFST))
/* The address of the ALT_SOC_NOC_FW_MPFE_CSR_NOC_QOS register for the ALT_SOC_NOC_FW_MPFE_CSR instance. */
#define ALT_SOC_NOC_FW_MPFE_CSR_NOC_QOS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_MPFE_CSR_ADDR) + ALT_SOC_NOC_FW_MPFE_CSR_NOC_QOS_OFST))
/* The address of the ALT_SOC_NOC_FW_MPFE_CSR_NOC_PROBES register for the ALT_SOC_NOC_FW_MPFE_CSR instance. */
#define ALT_SOC_NOC_FW_MPFE_CSR_NOC_PROBES_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_MPFE_CSR_ADDR) + ALT_SOC_NOC_FW_MPFE_CSR_NOC_PROBES_OFST))
/* The address of the ALT_SOC_NOC_FW_MPFE_CSR_FPGA2SDRAM_SIDEBANDMGR register for the ALT_SOC_NOC_FW_MPFE_CSR instance. */
#define ALT_SOC_NOC_FW_MPFE_CSR_FPGA2SDRAM_SIDEBANDMGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_MPFE_CSR_ADDR) + ALT_SOC_NOC_FW_MPFE_CSR_FPGA2SDRAM_SIDEBANDMGR_OFST))
/* The base address byte offset for the start of the ALT_SOC_NOC_FW_MPFE_CSR component. */
#define ALT_SOC_NOC_FW_MPFE_CSR_OFST        0xf8020000
/* The start address of the ALT_SOC_NOC_FW_MPFE_CSR component. */
#define ALT_SOC_NOC_FW_MPFE_CSR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SOC_NOC_FW_MPFE_CSR_OFST))
/* The lower bound address range of the ALT_SOC_NOC_FW_MPFE_CSR component. */
#define ALT_SOC_NOC_FW_MPFE_CSR_LB_ADDR     ALT_SOC_NOC_FW_MPFE_CSR_ADDR
/* The upper bound address range of the ALT_SOC_NOC_FW_MPFE_CSR component. */
#define ALT_SOC_NOC_FW_MPFE_CSR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SOC_NOC_FW_MPFE_CSR_ADDR) + 0x100) - 1))


/*
 * Component Instance : mpfe_ddr_fw
 * 
 * Instance mpfe_ddr_fw of component ALT_MPFE_FW.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_MPFE_DDR_FW component. */
#define ALT_MPFE_DDR_FW_OFST        0xf8020100
/* The start address of the ALT_MPFE_DDR_FW component. */
#define ALT_MPFE_DDR_FW_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_DDR_FW_OFST))
/* The lower bound address range of the ALT_MPFE_DDR_FW component. */
#define ALT_MPFE_DDR_FW_LB_ADDR     ALT_MPFE_DDR_FW_ADDR
/* The upper bound address range of the ALT_MPFE_DDR_FW component. */
#define ALT_MPFE_DDR_FW_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_DDR_FW_ADDR) + 0x100) - 1))


/*
 * Component Instance : soc_noc_fw_ddr_scr
 * 
 * Instance soc_noc_fw_ddr_scr of component ALT_SOC_NOC_FW_DDR_SCR.
 * 
 * 
 */
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_ENABLE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_ENABLE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_ENABLE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_ENABLE_SET register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_ENABLE_SET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_ENABLE_SET_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_ENABLE_CLEAR register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_ENABLE_CLEAR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_ENABLE_CLEAR_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION0ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION1ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION2ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION3ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION4ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION5ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION6ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_MPUREGION7ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION0ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION1ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION2ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION3ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION4ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION5ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION6ADDR_LIMITEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_BASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_BASE_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_BASEEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_BASEEXT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_LIMIT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_LIMIT_OFST))
/* The address of the ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_LIMITEXT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_NONMPUREGION7ADDR_LIMITEXT_OFST))
/* The base address byte offset for the start of the ALT_SOC_NOC_FW_DDR_SCR component. */
#define ALT_SOC_NOC_FW_DDR_SCR_OFST        0xf8020100
/* The start address of the ALT_SOC_NOC_FW_DDR_SCR component. */
#define ALT_SOC_NOC_FW_DDR_SCR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SOC_NOC_FW_DDR_SCR_OFST))
/* The lower bound address range of the ALT_SOC_NOC_FW_DDR_SCR component. */
#define ALT_SOC_NOC_FW_DDR_SCR_LB_ADDR     ALT_SOC_NOC_FW_DDR_SCR_ADDR
/* The upper bound address range of the ALT_SOC_NOC_FW_DDR_SCR component. */
#define ALT_SOC_NOC_FW_DDR_SCR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_SCR_ADDR) + 0x100) - 1))


/*
 * Component Instance : soc_noc_fw_ddr_f2sdr0_scr
 * 
 * Instance soc_noc_fw_ddr_f2sdr0_scr of component ALT_SOC_NOC_FW_DDR_F2SDR_SCR.
 * 
 * 
 */
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ENABLE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_SET register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ENABLE_SET_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_SET_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_CLEAR register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ENABLE_CLEAR_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_CLEAR_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION0ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION0ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION0ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION0ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION1ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION1ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION1ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION1ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION2ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION2ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION2ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION2ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION3ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION3ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION3ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_REGION3ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR)
/* The base address byte offset for the start of the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_OFST        0xf8020200
/* The start address of the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_OFST))
/* The lower bound address range of the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_LB_ADDR     ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR
/* The upper bound address range of the ALT_SOC_NOC_FW_DDR_F2SDR0_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_F2SDR0_SCR_ADDR) + 0x100) - 1))


/*
 * Component Instance : mpfe_f2sdr0_fw
 * 
 * Instance mpfe_f2sdr0_fw of component ALT_MPFE_FW.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_MPFE_F2SDR0_FW component. */
#define ALT_MPFE_F2SDR0_FW_OFST        0xf8020200
/* The start address of the ALT_MPFE_F2SDR0_FW component. */
#define ALT_MPFE_F2SDR0_FW_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR0_FW_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR0_FW component. */
#define ALT_MPFE_F2SDR0_FW_LB_ADDR     ALT_MPFE_F2SDR0_FW_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR0_FW component. */
#define ALT_MPFE_F2SDR0_FW_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR0_FW_ADDR) + 0x100) - 1))


/*
 * Component Instance : soc_noc_fw_ddr_f2sdr1_scr
 * 
 * Instance soc_noc_fw_ddr_f2sdr1_scr of component ALT_SOC_NOC_FW_DDR_F2SDR_SCR.
 * 
 * 
 */
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ENABLE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_SET register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ENABLE_SET_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_SET_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_CLEAR register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ENABLE_CLEAR_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_CLEAR_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION0ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION0ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION0ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION0ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION1ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION1ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION1ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION1ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION2ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION2ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION2ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION2ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION3ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION3ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION3ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_REGION3ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR)
/* The base address byte offset for the start of the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_OFST        0xf8020300
/* The start address of the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_OFST))
/* The lower bound address range of the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_LB_ADDR     ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR
/* The upper bound address range of the ALT_SOC_NOC_FW_DDR_F2SDR1_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_F2SDR1_SCR_ADDR) + 0x100) - 1))


/*
 * Component Instance : mpfe_f2sdr1_fw
 * 
 * Instance mpfe_f2sdr1_fw of component ALT_MPFE_FW.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_MPFE_F2SDR1_FW component. */
#define ALT_MPFE_F2SDR1_FW_OFST        0xf8020300
/* The start address of the ALT_MPFE_F2SDR1_FW component. */
#define ALT_MPFE_F2SDR1_FW_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR1_FW_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR1_FW component. */
#define ALT_MPFE_F2SDR1_FW_LB_ADDR     ALT_MPFE_F2SDR1_FW_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR1_FW component. */
#define ALT_MPFE_F2SDR1_FW_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR1_FW_ADDR) + 0x100) - 1))


/*
 * Component Instance : soc_noc_fw_ddr_f2sdr2_scr
 * 
 * Instance soc_noc_fw_ddr_f2sdr2_scr of component ALT_SOC_NOC_FW_DDR_F2SDR_SCR.
 * 
 * 
 */
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ENABLE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_SET register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ENABLE_SET_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_SET_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_CLEAR register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ENABLE_CLEAR_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_ENABLE_CLEAR_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION0ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION0ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION0ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION0ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION0ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION1ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION1ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION1ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION1ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION1ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION2ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION2ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION2ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION2ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION2ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASE register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION3ADDR_BASE_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASE_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASEEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION3ADDR_BASEEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_BASEEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMIT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION3ADDR_LIMIT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMIT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The address of the ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMITEXT register for the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR instance. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_REGION3ADDR_LIMITEXT_ADDR  ALT_SOC_NOC_FW_DDR_F2SDR_SCR_REGION3ADDR_LIMITEXT_ADDR(ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR)
/* The base address byte offset for the start of the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_OFST        0xf8020400
/* The start address of the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_OFST))
/* The lower bound address range of the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_LB_ADDR     ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR
/* The upper bound address range of the ALT_SOC_NOC_FW_DDR_F2SDR2_SCR component. */
#define ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SOC_NOC_FW_DDR_F2SDR2_SCR_ADDR) + 0x100) - 1))


/*
 * Component Instance : mpfe_f2sdr2_fw
 * 
 * Instance mpfe_f2sdr2_fw of component ALT_MPFE_FW.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_MPFE_F2SDR2_FW component. */
#define ALT_MPFE_F2SDR2_FW_OFST        0xf8020400
/* The start address of the ALT_MPFE_F2SDR2_FW component. */
#define ALT_MPFE_F2SDR2_FW_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR2_FW_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR2_FW component. */
#define ALT_MPFE_F2SDR2_FW_LB_ADDR     ALT_MPFE_F2SDR2_FW_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR2_FW component. */
#define ALT_MPFE_F2SDR2_FW_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR2_FW_ADDR) + 0x100) - 1))


/*
 * Component Instance : mpfe_cs_obs_at_main_atbendpt
 * 
 * Instance mpfe_cs_obs_at_main_atbendpt of component ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT.
 * 
 * 
 */
/* The address of the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_COREID register for the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT instance. */
#define ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_COREID_OFST))
/* The address of the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_REVISIONID register for the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT instance. */
#define ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBID register for the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT instance. */
#define ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBID_OFST))
/* The address of the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBEN register for the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT instance. */
#define ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBEN_OFST))
/* The address of the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_SYNCPERIOD register for the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT instance. */
#define ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_SYNCPERIOD_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_SYNCPERIOD_OFST))
/* The base address byte offset for the start of the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT component. */
#define ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_OFST        0xf8021000
/* The start address of the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT component. */
#define ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_OFST))
/* The lower bound address range of the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT component. */
#define ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_LB_ADDR     ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_ADDR
/* The upper bound address range of the ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT component. */
#define ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_ccu_mem0_qos
 * 
 * Instance mpfe_ccu_mem0_qos of component ALT_MPFE_CCU_MEM0_QOS.
 * 
 * 
 */
/* The address of the ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_MPFE_CCU_MEM0_QOS instance. */
#define ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CCU_MEM0_QOS_ADDR) + ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_MPFE_CCU_MEM0_QOS instance. */
#define ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CCU_MEM0_QOS_ADDR) + ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_MPFE_CCU_MEM0_QOS instance. */
#define ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CCU_MEM0_QOS_ADDR) + ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_MODE register for the ALT_MPFE_CCU_MEM0_QOS instance. */
#define ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CCU_MEM0_QOS_ADDR) + ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_MPFE_CCU_MEM0_QOS instance. */
#define ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CCU_MEM0_QOS_ADDR) + ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_MPFE_CCU_MEM0_QOS instance. */
#define ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CCU_MEM0_QOS_ADDR) + ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_MPFE_CCU_MEM0_QOS instance. */
#define ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_CCU_MEM0_QOS_ADDR) + ALT_MPFE_CCU_MEM0_QOS_CCU_MEM0_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_CCU_MEM0_QOS component. */
#define ALT_MPFE_CCU_MEM0_QOS_OFST        0xf8022080
/* The start address of the ALT_MPFE_CCU_MEM0_QOS component. */
#define ALT_MPFE_CCU_MEM0_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_CCU_MEM0_QOS_OFST))
/* The lower bound address range of the ALT_MPFE_CCU_MEM0_QOS component. */
#define ALT_MPFE_CCU_MEM0_QOS_LB_ADDR     ALT_MPFE_CCU_MEM0_QOS_ADDR
/* The upper bound address range of the ALT_MPFE_CCU_MEM0_QOS component. */
#define ALT_MPFE_CCU_MEM0_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_CCU_MEM0_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_f2sdr0_axi128_qos
 * 
 * Instance mpfe_f2sdr0_axi128_qos of component ALT_MPFE_F2SDR0_AXI128_QOS.
 * 
 * 
 */
/* The address of the ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_MPFE_F2SDR0_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_MPFE_F2SDR0_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_MPFE_F2SDR0_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_MODE register for the ALT_MPFE_F2SDR0_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_MPFE_F2SDR0_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_MPFE_F2SDR0_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_MPFE_F2SDR0_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI128_QOS_FPGA2SDRAM0_AXI128_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_F2SDR0_AXI128_QOS component. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_OFST        0xf8022100
/* The start address of the ALT_MPFE_F2SDR0_AXI128_QOS component. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR0_AXI128_QOS_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR0_AXI128_QOS component. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_LB_ADDR     ALT_MPFE_F2SDR0_AXI128_QOS_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR0_AXI128_QOS component. */
#define ALT_MPFE_F2SDR0_AXI128_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI128_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_f2sdr0_axi32_qos
 * 
 * Instance mpfe_f2sdr0_axi32_qos of component ALT_MPFE_F2SDR0_AXI32_QOS.
 * 
 * 
 */
/* The address of the ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_MPFE_F2SDR0_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_MPFE_F2SDR0_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_MPFE_F2SDR0_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_MODE register for the ALT_MPFE_F2SDR0_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_MPFE_F2SDR0_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_MPFE_F2SDR0_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_MPFE_F2SDR0_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI32_QOS_FPGA2SDRAM0_AXI32_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_F2SDR0_AXI32_QOS component. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_OFST        0xf8022180
/* The start address of the ALT_MPFE_F2SDR0_AXI32_QOS component. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR0_AXI32_QOS_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR0_AXI32_QOS component. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_LB_ADDR     ALT_MPFE_F2SDR0_AXI32_QOS_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR0_AXI32_QOS component. */
#define ALT_MPFE_F2SDR0_AXI32_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI32_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_f2sdr0_axi64_qos
 * 
 * Instance mpfe_f2sdr0_axi64_qos of component ALT_MPFE_F2SDR0_AXI64_QOS.
 * 
 * 
 */
/* The address of the ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_MPFE_F2SDR0_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_MPFE_F2SDR0_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_MPFE_F2SDR0_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_MODE register for the ALT_MPFE_F2SDR0_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_MPFE_F2SDR0_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_MPFE_F2SDR0_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_MPFE_F2SDR0_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR0_AXI64_QOS_FPGA2SDRAM0_AXI64_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_F2SDR0_AXI64_QOS component. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_OFST        0xf8022200
/* The start address of the ALT_MPFE_F2SDR0_AXI64_QOS component. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR0_AXI64_QOS_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR0_AXI64_QOS component. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_LB_ADDR     ALT_MPFE_F2SDR0_AXI64_QOS_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR0_AXI64_QOS component. */
#define ALT_MPFE_F2SDR0_AXI64_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR0_AXI64_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_f2sdr1_axi128_qos
 * 
 * Instance mpfe_f2sdr1_axi128_qos of component ALT_MPFE_F2SDR1_AXI128_QOS.
 * 
 * 
 */
/* The address of the ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_MPFE_F2SDR1_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_MPFE_F2SDR1_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_MPFE_F2SDR1_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_MODE register for the ALT_MPFE_F2SDR1_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_MPFE_F2SDR1_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_MPFE_F2SDR1_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_MPFE_F2SDR1_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI128_QOS_FPGA2SDRAM1_AXI128_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_F2SDR1_AXI128_QOS component. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_OFST        0xf8022280
/* The start address of the ALT_MPFE_F2SDR1_AXI128_QOS component. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR1_AXI128_QOS_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR1_AXI128_QOS component. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_LB_ADDR     ALT_MPFE_F2SDR1_AXI128_QOS_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR1_AXI128_QOS component. */
#define ALT_MPFE_F2SDR1_AXI128_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI128_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_f2sdr1_axi32_qos
 * 
 * Instance mpfe_f2sdr1_axi32_qos of component ALT_MPFE_F2SDR1_AXI32_QOS.
 * 
 * 
 */
/* The address of the ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_MPFE_F2SDR1_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_MPFE_F2SDR1_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_MPFE_F2SDR1_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_MODE register for the ALT_MPFE_F2SDR1_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_MPFE_F2SDR1_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_MPFE_F2SDR1_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_MPFE_F2SDR1_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI32_QOS_FPGA2SDRAM1_AXI32_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_F2SDR1_AXI32_QOS component. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_OFST        0xf8022300
/* The start address of the ALT_MPFE_F2SDR1_AXI32_QOS component. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR1_AXI32_QOS_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR1_AXI32_QOS component. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_LB_ADDR     ALT_MPFE_F2SDR1_AXI32_QOS_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR1_AXI32_QOS component. */
#define ALT_MPFE_F2SDR1_AXI32_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI32_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_f2sdr1_axi64_qos
 * 
 * Instance mpfe_f2sdr1_axi64_qos of component ALT_MPFE_F2SDR1_AXI64_QOS.
 * 
 * 
 */
/* The address of the ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_MPFE_F2SDR1_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_MPFE_F2SDR1_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_MPFE_F2SDR1_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_MODE register for the ALT_MPFE_F2SDR1_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_MPFE_F2SDR1_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_MPFE_F2SDR1_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_MPFE_F2SDR1_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR1_AXI64_QOS_FPGA2SDRAM1_AXI64_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_F2SDR1_AXI64_QOS component. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_OFST        0xf8022380
/* The start address of the ALT_MPFE_F2SDR1_AXI64_QOS component. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR1_AXI64_QOS_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR1_AXI64_QOS component. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_LB_ADDR     ALT_MPFE_F2SDR1_AXI64_QOS_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR1_AXI64_QOS component. */
#define ALT_MPFE_F2SDR1_AXI64_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR1_AXI64_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_f2sdr2_axi128_qos
 * 
 * Instance mpfe_f2sdr2_axi128_qos of component ALT_MPFE_F2SDR2_AXI128_QOS.
 * 
 * 
 */
/* The address of the ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_MPFE_F2SDR2_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_MPFE_F2SDR2_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_MPFE_F2SDR2_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_MODE register for the ALT_MPFE_F2SDR2_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_MPFE_F2SDR2_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_MPFE_F2SDR2_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_MPFE_F2SDR2_AXI128_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI128_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI128_QOS_FPGA2SDRAM2_AXI128_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_F2SDR2_AXI128_QOS component. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_OFST        0xf8022400
/* The start address of the ALT_MPFE_F2SDR2_AXI128_QOS component. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR2_AXI128_QOS_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR2_AXI128_QOS component. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_LB_ADDR     ALT_MPFE_F2SDR2_AXI128_QOS_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR2_AXI128_QOS component. */
#define ALT_MPFE_F2SDR2_AXI128_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI128_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_f2sdr2_axi32_qos
 * 
 * Instance mpfe_f2sdr2_axi32_qos of component ALT_MPFE_F2SDR2_AXI32_QOS.
 * 
 * 
 */
/* The address of the ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_MPFE_F2SDR2_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_MPFE_F2SDR2_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_MPFE_F2SDR2_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_MODE register for the ALT_MPFE_F2SDR2_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_MPFE_F2SDR2_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_MPFE_F2SDR2_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_MPFE_F2SDR2_AXI32_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI32_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI32_QOS_FPGA2SDRAM2_AXI32_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_F2SDR2_AXI32_QOS component. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_OFST        0xf8022480
/* The start address of the ALT_MPFE_F2SDR2_AXI32_QOS component. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR2_AXI32_QOS_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR2_AXI32_QOS component. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_LB_ADDR     ALT_MPFE_F2SDR2_AXI32_QOS_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR2_AXI32_QOS component. */
#define ALT_MPFE_F2SDR2_AXI32_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI32_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_f2sdr2_axi64_qos
 * 
 * Instance mpfe_f2sdr2_axi64_qos of component ALT_MPFE_F2SDR2_AXI64_QOS.
 * 
 * 
 */
/* The address of the ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_MPFE_F2SDR2_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_MPFE_F2SDR2_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_MPFE_F2SDR2_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_MODE register for the ALT_MPFE_F2SDR2_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_MPFE_F2SDR2_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_MPFE_F2SDR2_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_MPFE_F2SDR2_AXI64_QOS instance. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI64_QOS_ADDR) + ALT_MPFE_F2SDR2_AXI64_QOS_FPGA2SDRAM2_AXI64_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_MPFE_F2SDR2_AXI64_QOS component. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_OFST        0xf8022500
/* The start address of the ALT_MPFE_F2SDR2_AXI64_QOS component. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR2_AXI64_QOS_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR2_AXI64_QOS component. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_LB_ADDR     ALT_MPFE_F2SDR2_AXI64_QOS_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR2_AXI64_QOS component. */
#define ALT_MPFE_F2SDR2_AXI64_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR2_AXI64_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : mpfe_f2sdr_mgr_main_sbmgr
 * 
 * Instance mpfe_f2sdr_mgr_main_sbmgr of component ALT_MPFE_F2SDR_MGR_MAIN_SBMGR.
 * 
 * 
 */
/* The address of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_ID_COREID register for the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR instance. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR) + ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_ID_COREID_OFST))
/* The address of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_ID_REVISIONID register for the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR instance. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR) + ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_ID_REVISIONID_OFST))
/* The address of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FAULTEN register for the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR instance. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FAULTEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR) + ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FAULTEN_OFST))
/* The address of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FAULTSTATUS register for the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR instance. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FAULTSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR) + ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FAULTSTATUS_OFST))
/* The address of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGINEN0 register for the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR instance. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGINEN0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR) + ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGINEN0_OFST))
/* The address of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGINSTATUS0 register for the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR instance. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGINSTATUS0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR) + ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGINSTATUS0_OFST))
/* The address of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGOUTSET0 register for the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR instance. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGOUTSET0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR) + ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGOUTSET0_OFST))
/* The address of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGOUTCLR0 register for the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR instance. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGOUTCLR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR) + ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGOUTCLR0_OFST))
/* The address of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGOUTSTATUS0 register for the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR instance. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGOUTSTATUS0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR) + ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_FPGA2SDRAM_MANAGER_MAIN_SIDEBANDMANAGER_FLAGOUTSTATUS0_OFST))
/* The base address byte offset for the start of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR component. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_OFST        0xf8024000
/* The start address of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR component. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_OFST))
/* The lower bound address range of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR component. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_LB_ADDR     ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR
/* The upper bound address range of the ALT_MPFE_F2SDR_MGR_MAIN_SBMGR component. */
#define ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MPFE_F2SDR_MGR_MAIN_SBMGR_ADDR) + 0x100) - 1))


/*
 * Component Instance : fpga_bridge_lwh2f
 * 
 * Instance fpga_bridge_lwh2f of component ALT_FPGA_BRIDGE_LWH2F.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_FPGA_BRIDGE_LWH2F component. */
#define ALT_FPGA_BRIDGE_LWH2F_OFST        0xf9000000
/* The start address of the ALT_FPGA_BRIDGE_LWH2F component. */
#define ALT_FPGA_BRIDGE_LWH2F_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_FPGA_BRIDGE_LWH2F_OFST))
/* The lower bound address range of the ALT_FPGA_BRIDGE_LWH2F component. */
#define ALT_FPGA_BRIDGE_LWH2F_LB_ADDR     ALT_FPGA_BRIDGE_LWH2F_ADDR
/* The upper bound address range of the ALT_FPGA_BRIDGE_LWH2F component. */
#define ALT_FPGA_BRIDGE_LWH2F_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_FPGA_BRIDGE_LWH2F_ADDR) + 0x200000) - 1))


/*
 * Component Instance : noc_cache_clean
 * 
 * Instance noc_cache_clean of component ALT_NOC_CACHE_CLEAN.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_NOC_CACHE_CLEAN component. */
#define ALT_NOC_CACHE_CLEAN_OFST        0xf9c00000
/* The start address of the ALT_NOC_CACHE_CLEAN component. */
#define ALT_NOC_CACHE_CLEAN_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CACHE_CLEAN_OFST))
/* The lower bound address range of the ALT_NOC_CACHE_CLEAN component. */
#define ALT_NOC_CACHE_CLEAN_LB_ADDR     ALT_NOC_CACHE_CLEAN_ADDR
/* The upper bound address range of the ALT_NOC_CACHE_CLEAN component. */
#define ALT_NOC_CACHE_CLEAN_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CACHE_CLEAN_ADDR) + 0x400000) - 1))


/*
 * Component Instance : smmu_secure
 * 
 * Instance smmu_secure of component ALT_SMMU_SECURE.
 * 
 * 
 */
/* The address of the ALT_SMMU_SECURE_SMMU_SCR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SCR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SCR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SCR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SCR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SCR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SACR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SACR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SACR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SIDR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SIDR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SIDR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SIDR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SIDR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SIDR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SIDR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SIDR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SIDR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SIDR7 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SIDR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SIDR7_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SGFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SGFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SGFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SGFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SGFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SGFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SGFSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SGFSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SGFSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SGFSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SGFSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SGFSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SGFSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SGFSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SGFSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SGFSYNR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SGFSYNR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SGFSYNR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_STLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_STLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_STLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_TLBIVMID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_TLBIVMID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_TLBIVMID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_TLBIALLNSNH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_TLBIALLNSNH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_TLBIALLNSNH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_STLBGSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_STLBGSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_STLBGSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_STLBGSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_STLBGSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_STLBGSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_DBGRPTRTBU register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_DBGRPTRTBU_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_DBGRPTRTBU_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_DBGRDATATBU register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_DBGRDATATBU_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_DBGRDATATBU_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_DBGRPTRTCU register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_DBGRPTRTCU_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_DBGRPTRTCU_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_DBGRDATATCU register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_DBGRDATATCU_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_DBGRDATATCU_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_STLBIVALM_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_STLBIVALM_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_STLBIVALM_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_STLBIVALM_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_STLBIVALM_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_STLBIVALM_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_STLBIVAM_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_STLBIVAM_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_STLBIVAM_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_STLBIVAM_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_STLBIVAM_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_STLBIVAM_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_STLBIALLM register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_STLBIALLM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_STLBIALLM_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_NSCR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_NSCR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_NSCR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_NSACR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_NSACR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_NSACR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_NSGFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_NSGFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_NSGFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_NSGFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_NSGFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_NSGFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_NSGFSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_NSGFSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_NSGFSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_NSGFSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_NSGFSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_NSGFSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_NSGFSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_NSGFSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_NSGFSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_NSGFSYNDR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_NSGFSYNDR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_NSGFSYNDR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_NSTLBGSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_NSTLBGSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_NSTLBGSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_NSTLBGSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_NSTLBGSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_NSTLBGSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR4_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR5 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR5_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR6 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR6_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR7 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR7_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR8 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR8_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR9 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR9_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR10 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR10_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR11 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR11_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR12 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR12_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR13 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR13_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR14 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR14_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR15 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR15_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR16 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR16_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR17 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR17_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR18 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR18_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR19 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR19_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR20 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR20_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR20_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR21 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR21_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR21_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR22 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR22_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR22_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR23 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR23_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR23_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR24 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR24_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR24_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR25 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR25_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR25_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR26 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR26_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR26_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR27 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR27_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR27_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR28 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR28_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR28_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR29 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR29_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR29_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR30 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR30_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR30_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR31 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR31_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR31_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR32 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR32_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR32_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR33 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR33_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR33_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR34 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR34_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR34_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR35 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR35_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR35_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR36 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR36_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR36_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR37 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR37_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR37_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR38 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR38_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR38_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR39 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR39_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR39_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR40 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR40_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR40_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR41 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR41_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR41_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR42 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR42_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR42_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR43 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR43_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR43_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR44 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR44_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR44_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR45 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR45_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR45_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR46 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR46_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR46_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR47 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR47_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR47_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR48 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR48_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR48_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR49 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR49_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR49_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR50 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR50_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR50_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR51 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR51_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR51_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR52 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR52_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR52_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR53 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR53_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR53_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR54 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR54_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR54_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR55 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR55_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR55_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR56 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR56_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR56_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR57 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR57_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR57_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR58 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR58_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR58_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR59 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR59_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR59_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR60 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR60_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR60_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR61 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR61_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR61_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR62 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR62_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR62_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SMR63 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SMR63_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SMR63_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR4_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR5 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR5_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR6 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR6_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR7 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR7_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR8 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR8_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR9 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR9_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR10 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR10_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR11 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR11_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR12 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR12_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR13 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR13_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR14 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR14_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR15 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR15_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR16 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR16_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR17 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR17_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR18 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR18_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR19 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR19_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR20 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR20_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR20_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR21 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR21_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR21_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR22 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR22_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR22_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR23 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR23_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR23_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR24 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR24_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR24_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR25 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR25_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR25_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR26 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR26_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR26_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR27 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR27_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR27_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR28 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR28_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR28_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR29 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR29_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR29_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR30 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR30_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR30_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR31 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR31_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR31_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR32 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR32_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR32_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR33 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR33_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR33_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR34 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR34_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR34_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR35 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR35_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR35_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR36 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR36_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR36_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR37 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR37_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR37_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR38 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR38_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR38_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR39 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR39_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR39_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR40 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR40_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR40_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR41 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR41_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR41_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR42 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR42_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR42_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR43 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR43_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR43_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR44 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR44_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR44_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR45 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR45_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR45_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR46 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR46_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR46_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR47 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR47_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR47_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR48 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR48_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR48_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR49 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR49_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR49_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR50 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR50_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR50_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR51 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR51_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR51_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR52 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR52_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR52_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR53 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR53_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR53_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR54 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR54_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR54_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR55 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR55_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR55_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR56 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR56_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR56_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR57 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR57_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR57_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR58 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR58_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR58_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR59 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR59_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR59_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR60 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR60_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR60_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR61 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR61_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR61_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR62 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR62_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR62_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_S2CR63 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_S2CR63_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_S2CR63_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_PIDR4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_PIDR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_PIDR4_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_PIDR5 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_PIDR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_PIDR5_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_PIDR6 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_PIDR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_PIDR6_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_PIDR7 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_PIDR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_PIDR7_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_PIDR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_PIDR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_PIDR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_PIDR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_PIDR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_PIDR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_PIDR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_PIDR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_PIDR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_PIDR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_PIDR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_PIDR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CIDR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CIDR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CIDR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CIDR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CIDR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CIDR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CIDR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CIDR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CIDR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CIDR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CIDR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CIDR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR4_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR5 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR5_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR6 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR6_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR7 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR7_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR8 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR8_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR9 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR9_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR10 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR10_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR11 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR11_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR12 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR12_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR13 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR13_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR14 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR14_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR15 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR15_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR16 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR16_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR17 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR17_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR18 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR18_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR19 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR19_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR20 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR20_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR20_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR21 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR21_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR21_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR22 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR22_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR22_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR23 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR23_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR23_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR24 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR24_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR24_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR25 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR25_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR25_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR26 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR26_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR26_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR27 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR27_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR27_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR28 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR28_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR28_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR29 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR29_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR29_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR30 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR30_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR30_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBAR31 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBAR31_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBAR31_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA4_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA5 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA5_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA6 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA6_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA7 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA7_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA8 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA8_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA9 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA9_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA10 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA10_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA11 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA11_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA12 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA12_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA13 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA13_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA14 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA14_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA15 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA15_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA16 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA16_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA17 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA17_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA18 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA18_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA19 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA19_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA20 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA20_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA20_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA21 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA21_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA21_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA22 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA22_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA22_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA23 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA23_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA23_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA24 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA24_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA24_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA25 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA25_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA25_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA26 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA26_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA26_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA27 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA27_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA27_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA28 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA28_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA28_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA29 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA29_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA29_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA30 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA30_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA30_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBFRSYNRA31 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBFRSYNRA31_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBFRSYNRA31_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R4_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R5 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R5_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R6 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R6_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R7 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R7_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R8 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R8_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R9 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R9_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R10 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R10_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R11 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R11_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R12 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R12_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R13 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R13_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R14 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R14_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R15 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R15_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R16 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R16_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R17 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R17_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R18 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R18_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R19 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R19_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R20 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R20_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R20_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R21 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R21_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R21_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R22 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R22_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R22_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R23 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R23_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R23_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R24 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R24_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R24_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R25 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R25_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R25_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R26 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R26_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R26_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R27 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R27_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R27_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R28 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R28_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R28_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R29 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R29_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R29_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R30 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R30_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R30_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CBA2R31 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CBA2R31_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CBA2R31_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_ITCTRL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_ITCTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_ITCTRL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_ITIP register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_ITIP_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_ITIP_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_ITOP_GLBL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_ITOP_GLBL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_ITOP_GLBL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_ITOP_PERF_INDEX register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_ITOP_PERF_INDEX_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_ITOP_PERF_INDEX_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_ITOP_CXT0TO31_RAM0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_ITOP_CXT0TO31_RAM0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_ITOP_CXT0TO31_RAM0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_TBUQOS0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_TBUQOS0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_TBUQOS0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_PER register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_PER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_PER_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_TBU_PWR_STATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_TBU_PWR_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_TBU_PWR_STATUS_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR4_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR5 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR5_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR6 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR6_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR7 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR7_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR8 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR8_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR9 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR9_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR10 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR10_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR11 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR11_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR12 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR12_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR13 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR13_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR14 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR14_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR15 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR15_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR16 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR16_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR17 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR17_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR18 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR18_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVCNTR19 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVCNTR19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVCNTR19_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER4_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER5 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER5_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER6 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER6_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER7 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER7_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER8 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER8_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER9 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER9_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER10 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER10_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER11 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER11_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER12 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER12_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER13 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER13_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER14 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER14_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER15 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER15_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER16 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER16_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER17 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER17_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER18 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER18_OFST))
/* The address of the ALT_SMMU_SECURE_PMEVTYPER19 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMEVTYPER19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMEVTYPER19_OFST))
/* The address of the ALT_SMMU_SECURE_PMCGCR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCGCR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCGCR0_OFST))
/* The address of the ALT_SMMU_SECURE_PMCGCR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCGCR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCGCR1_OFST))
/* The address of the ALT_SMMU_SECURE_PMCGCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCGCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCGCR2_OFST))
/* The address of the ALT_SMMU_SECURE_PMCGCR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCGCR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCGCR3_OFST))
/* The address of the ALT_SMMU_SECURE_PMCGCR4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCGCR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCGCR4_OFST))
/* The address of the ALT_SMMU_SECURE_PMCGSMR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCGSMR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCGSMR0_OFST))
/* The address of the ALT_SMMU_SECURE_PMCGSMR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCGSMR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCGSMR1_OFST))
/* The address of the ALT_SMMU_SECURE_PMCGSMR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCGSMR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCGSMR2_OFST))
/* The address of the ALT_SMMU_SECURE_PMCGSMR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCGSMR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCGSMR3_OFST))
/* The address of the ALT_SMMU_SECURE_PMCGSMR4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCGSMR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCGSMR4_OFST))
/* The address of the ALT_SMMU_SECURE_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_PMINTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMINTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMINTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_PMCEID0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMCEID0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMCEID0_OFST))
/* The address of the ALT_SMMU_SECURE_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_PMDEVTYPE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_PMDEVTYPE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_PMDEVTYPE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_4 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_4_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_5 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_5_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_6 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_6_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_7 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_7_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_8 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_8_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_9 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_9_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_10 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_10_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_11 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_11_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_12 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_12_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_13 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_13_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_14 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_14_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_15 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_15_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_16 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_16_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_17 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_17_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_18 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_18_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_19 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_19_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_20 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_20_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_20_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_21 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_21_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_21_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_22 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_22_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_22_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_23 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_23_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_23_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_24 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_24_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_24_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_25 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_25_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_25_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_26 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_26_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_26_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_27 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_27_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_27_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_28 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_28_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_28_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_29 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_29_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_29_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_30 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_30_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_30_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_31 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_31_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_31_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_32 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_32_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_32_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_33 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_33_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_33_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_34 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_34_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_34_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_35 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_35_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_35_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_36 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_36_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_36_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_37 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_37_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_37_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_38 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_38_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_38_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_39 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_39_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_39_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_40 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_40_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_40_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_41 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_41_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_41_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_42 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_42_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_42_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_43 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_43_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_43_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_44 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_44_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_44_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_45 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_45_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_45_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_46 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_46_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_46_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_47 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_47_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_47_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_48 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_48_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_48_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_49 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_49_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_49_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_50 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_50_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_50_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_51 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_51_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_51_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_52 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_52_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_52_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_53 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_53_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_53_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_54 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_54_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_54_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_55 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_55_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_55_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_56 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_56_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_56_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_57 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_57_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_57_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_58 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_58_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_58_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_59 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_59_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_59_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_60 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_60_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_60_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_61 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_61_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_61_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_62 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_62_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_62_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_63 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_63_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_63_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_64 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_64_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_64_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_65 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_65_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_65_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_66 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_66_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_66_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_67 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_67_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_67_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_68 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_68_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_68_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_69 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_69_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_69_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_70 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_70_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_70_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_71 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_71_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_71_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_72 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_72_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_72_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_73 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_73_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_73_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_74 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_74_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_74_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_75 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_75_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_75_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_76 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_76_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_76_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_77 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_77_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_77_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_78 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_78_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_78_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_79 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_79_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_79_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_80 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_80_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_80_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_81 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_81_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_81_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_82 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_82_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_82_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_83 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_83_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_83_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_84 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_84_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_84_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_85 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_85_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_85_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_86 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_86_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_86_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_87 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_87_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_87_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_88 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_88_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_88_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_89 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_89_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_89_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_90 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_90_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_90_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_91 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_91_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_91_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_92 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_92_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_92_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_93 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_93_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_93_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_94 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_94_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_94_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_95 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_95_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_95_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_96 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_96_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_96_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_97 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_97_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_97_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_98 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_98_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_98_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_99 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_99_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_99_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_100 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_100_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_100_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_101 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_101_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_101_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_102 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_102_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_102_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_103 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_103_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_103_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_104 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_104_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_104_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_105 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_105_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_105_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_106 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_106_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_106_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_107 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_107_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_107_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_108 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_108_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_108_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_109 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_109_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_109_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_110 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_110_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_110_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_111 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_111_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_111_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_112 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_112_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_112_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_113 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_113_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_113_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_114 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_114_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_114_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_115 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_115_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_115_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_116 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_116_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_116_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_117 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_117_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_117_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_118 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_118_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_118_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_119 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_119_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_119_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_120 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_120_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_120_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_121 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_121_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_121_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_122 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_122_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_122_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_123 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_123_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_123_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_124 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_124_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_124_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_125 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_125_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_125_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_126 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_126_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_126_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_127 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_127_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_127_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_128 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_128_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_128_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_129 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_129_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_129_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_130 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_130_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_130_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_131 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_131_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_131_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_132 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_132_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_132_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_133 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_133_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_133_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_134 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_134_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_134_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_135 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_135_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_135_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_136 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_136_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_136_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_137 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_137_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_137_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_138 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_138_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_138_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_139 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_139_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_139_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_140 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_140_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_140_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_141 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_141_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_141_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_142 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_142_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_142_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_143 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_143_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_143_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_144 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_144_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_144_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_145 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_145_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_145_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_146 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_146_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_146_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_147 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_147_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_147_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_148 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_148_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_148_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_149 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_149_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_149_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_150 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_150_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_150_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_151 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_151_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_151_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_152 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_152_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_152_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_153 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_153_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_153_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_154 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_154_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_154_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_155 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_155_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_155_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_156 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_156_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_156_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_157 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_157_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_157_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_158 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_158_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_158_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_159 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_159_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_159_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_160 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_160_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_160_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_161 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_161_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_161_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_162 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_162_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_162_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_163 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_163_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_163_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_164 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_164_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_164_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_165 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_165_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_165_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_166 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_166_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_166_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_167 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_167_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_167_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_168 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_168_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_168_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_169 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_169_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_169_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_170 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_170_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_170_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_171 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_171_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_171_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_172 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_172_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_172_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_173 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_173_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_173_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_174 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_174_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_174_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_175 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_175_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_175_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_176 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_176_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_176_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_177 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_177_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_177_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_178 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_178_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_178_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_179 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_179_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_179_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_180 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_180_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_180_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_181 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_181_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_181_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_182 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_182_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_182_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_183 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_183_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_183_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_184 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_184_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_184_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_185 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_185_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_185_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_186 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_186_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_186_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_187 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_187_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_187_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_188 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_188_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_188_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_189 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_189_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_189_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_190 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_190_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_190_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_191 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_191_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_191_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_192 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_192_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_192_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_193 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_193_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_193_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_194 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_194_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_194_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_195 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_195_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_195_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_196 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_196_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_196_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_197 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_197_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_197_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_198 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_198_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_198_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_199 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_199_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_199_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_200 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_200_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_200_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_201 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_201_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_201_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_202 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_202_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_202_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_203 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_203_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_203_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_204 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_204_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_204_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_205 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_205_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_205_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_206 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_206_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_206_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_207 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_207_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_207_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_208 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_208_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_208_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_209 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_209_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_209_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_210 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_210_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_210_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_211 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_211_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_211_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_212 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_212_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_212_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_213 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_213_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_213_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_214 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_214_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_214_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_215 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_215_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_215_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_216 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_216_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_216_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_217 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_217_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_217_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_218 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_218_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_218_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_219 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_219_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_219_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_220 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_220_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_220_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_221 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_221_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_221_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_222 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_222_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_222_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_223 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_223_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_223_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_224 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_224_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_224_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_225 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_225_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_225_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_226 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_226_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_226_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_227 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_227_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_227_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_228 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_228_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_228_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_229 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_229_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_229_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_230 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_230_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_230_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_231 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_231_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_231_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_232 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_232_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_232_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_233 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_233_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_233_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_234 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_234_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_234_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_235 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_235_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_235_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_236 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_236_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_236_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_237 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_237_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_237_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_238 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_238_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_238_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_239 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_239_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_239_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_240 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_240_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_240_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_241 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_241_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_241_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_242 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_242_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_242_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_243 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_243_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_243_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_244 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_244_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_244_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_245 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_245_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_245_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_246 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_246_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_246_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_247 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_247_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_247_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_248 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_248_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_248_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_249 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_249_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_249_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_250 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_250_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_250_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_251 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_251_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_251_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_252 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_252_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_252_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_253 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_253_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_253_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_254 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_254_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_254_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_255 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_255_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_255_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_256 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_256_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_256_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_257 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_257_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_257_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_258 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_258_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_258_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_259 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_259_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_259_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_260 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_260_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_260_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_261 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_261_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_261_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_262 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_262_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_262_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_263 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_263_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_263_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_264 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_264_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_264_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_265 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_265_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_265_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_266 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_266_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_266_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_267 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_267_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_267_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_268 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_268_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_268_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_269 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_269_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_269_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_270 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_270_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_270_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_271 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_271_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_271_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_272 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_272_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_272_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_273 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_273_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_273_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_274 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_274_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_274_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_275 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_275_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_275_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_276 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_276_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_276_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_277 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_277_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_277_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_278 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_278_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_278_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_279 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_279_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_279_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_280 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_280_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_280_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_281 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_281_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_281_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_282 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_282_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_282_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_283 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_283_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_283_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_284 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_284_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_284_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_285 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_285_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_285_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_286 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_286_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_286_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_287 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_287_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_287_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_288 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_288_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_288_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_289 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_289_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_289_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_290 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_290_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_290_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_291 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_291_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_291_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_292 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_292_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_292_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_293 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_293_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_293_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_294 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_294_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_294_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_295 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_295_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_295_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_296 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_296_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_296_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_297 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_297_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_297_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_298 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_298_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_298_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_299 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_299_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_299_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_300 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_300_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_300_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_301 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_301_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_301_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_302 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_302_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_302_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_303 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_303_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_303_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_304 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_304_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_304_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_305 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_305_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_305_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_306 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_306_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_306_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_307 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_307_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_307_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_308 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_308_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_308_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_309 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_309_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_309_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_310 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_310_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_310_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_311 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_311_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_311_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_312 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_312_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_312_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_313 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_313_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_313_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_314 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_314_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_314_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_315 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_315_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_315_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_316 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_316_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_316_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_317 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_317_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_317_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_318 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_318_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_318_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_319 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_319_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_319_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_320 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_320_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_320_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_321 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_321_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_321_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_322 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_322_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_322_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_323 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_323_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_323_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_324 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_324_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_324_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_325 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_325_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_325_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_326 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_326_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_326_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_327 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_327_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_327_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_328 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_328_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_328_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_329 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_329_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_329_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_330 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_330_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_330_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_331 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_331_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_331_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_332 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_332_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_332_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_333 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_333_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_333_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_334 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_334_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_334_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_335 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_335_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_335_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_336 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_336_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_336_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_337 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_337_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_337_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_338 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_338_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_338_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_339 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_339_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_339_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_340 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_340_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_340_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_341 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_341_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_341_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_342 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_342_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_342_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_343 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_343_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_343_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_344 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_344_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_344_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_345 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_345_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_345_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_346 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_346_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_346_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_347 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_347_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_347_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_348 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_348_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_348_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_349 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_349_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_349_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_350 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_350_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_350_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_351 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_351_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_351_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_352 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_352_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_352_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_353 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_353_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_353_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_354 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_354_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_354_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_355 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_355_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_355_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_356 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_356_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_356_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_357 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_357_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_357_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_358 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_358_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_358_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_359 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_359_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_359_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_360 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_360_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_360_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_361 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_361_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_361_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_362 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_362_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_362_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_363 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_363_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_363_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_364 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_364_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_364_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_365 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_365_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_365_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_366 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_366_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_366_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_367 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_367_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_367_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_368 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_368_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_368_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_369 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_369_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_369_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_370 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_370_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_370_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_371 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_371_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_371_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_372 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_372_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_372_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_373 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_373_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_373_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_374 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_374_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_374_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_375 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_375_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_375_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_376 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_376_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_376_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_377 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_377_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_377_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_378 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_378_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_378_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_379 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_379_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_379_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_380 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_380_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_380_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_381 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_381_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_381_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_382 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_382_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_382_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_383 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_383_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_383_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_384 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_384_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_384_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_385 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_385_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_385_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_386 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_386_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_386_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_387 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_387_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_387_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_388 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_388_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_388_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_389 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_389_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_389_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_390 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_390_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_390_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_391 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_391_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_391_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_392 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_392_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_392_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_393 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_393_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_393_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_394 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_394_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_394_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_395 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_395_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_395_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_396 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_396_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_396_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_397 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_397_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_397_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_398 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_398_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_398_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_399 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_399_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_399_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_400 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_400_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_400_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_401 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_401_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_401_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_402 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_402_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_402_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_403 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_403_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_403_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_404 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_404_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_404_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_405 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_405_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_405_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_406 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_406_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_406_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_407 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_407_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_407_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_408 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_408_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_408_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_409 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_409_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_409_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_410 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_410_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_410_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_411 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_411_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_411_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_412 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_412_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_412_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_413 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_413_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_413_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_414 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_414_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_414_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_415 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_415_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_415_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_416 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_416_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_416_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_417 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_417_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_417_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_418 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_418_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_418_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_419 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_419_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_419_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_420 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_420_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_420_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_421 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_421_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_421_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_422 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_422_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_422_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_423 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_423_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_423_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_424 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_424_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_424_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_425 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_425_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_425_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_426 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_426_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_426_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_427 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_427_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_427_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_428 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_428_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_428_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_429 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_429_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_429_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_430 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_430_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_430_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_431 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_431_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_431_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_432 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_432_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_432_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_433 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_433_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_433_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_434 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_434_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_434_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_435 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_435_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_435_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_436 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_436_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_436_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_437 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_437_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_437_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_438 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_438_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_438_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_439 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_439_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_439_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_440 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_440_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_440_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_441 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_441_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_441_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_442 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_442_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_442_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_443 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_443_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_443_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_444 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_444_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_444_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_445 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_445_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_445_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_446 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_446_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_446_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_447 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_447_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_447_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_448 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_448_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_448_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_449 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_449_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_449_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_450 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_450_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_450_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_451 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_451_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_451_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_452 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_452_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_452_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_453 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_453_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_453_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_454 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_454_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_454_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_455 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_455_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_455_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_456 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_456_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_456_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_457 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_457_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_457_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_458 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_458_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_458_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_459 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_459_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_459_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_460 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_460_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_460_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_461 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_461_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_461_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_462 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_462_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_462_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_463 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_463_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_463_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_464 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_464_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_464_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_465 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_465_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_465_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_466 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_466_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_466_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_467 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_467_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_467_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_468 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_468_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_468_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_469 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_469_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_469_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_470 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_470_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_470_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_471 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_471_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_471_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_472 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_472_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_472_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_473 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_473_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_473_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_474 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_474_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_474_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_475 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_475_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_475_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_476 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_476_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_476_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_477 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_477_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_477_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_478 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_478_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_478_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_479 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_479_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_479_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_480 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_480_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_480_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_481 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_481_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_481_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_482 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_482_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_482_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_483 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_483_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_483_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_484 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_484_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_484_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_485 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_485_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_485_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_486 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_486_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_486_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_487 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_487_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_487_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_488 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_488_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_488_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_489 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_489_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_489_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_490 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_490_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_490_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_491 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_491_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_491_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_492 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_492_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_492_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_493 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_493_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_493_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_494 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_494_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_494_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_495 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_495_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_495_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_496 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_496_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_496_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_497 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_497_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_497_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_498 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_498_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_498_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_499 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_499_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_499_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_500 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_500_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_500_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_501 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_501_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_501_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_502 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_502_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_502_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_503 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_503_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_503_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_504 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_504_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_504_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_505 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_505_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_505_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_506 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_506_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_506_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_507 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_507_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_507_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_508 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_508_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_508_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_509 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_509_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_509_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_510 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_510_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_510_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_511 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_511_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_511_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_512 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_512_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_512_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_513 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_513_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_513_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_514 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_514_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_514_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_515 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_515_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_515_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_516 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_516_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_516_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_517 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_517_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_517_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_518 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_518_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_518_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_519 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_519_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_519_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_520 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_520_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_520_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_521 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_521_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_521_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_522 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_522_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_522_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_523 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_523_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_523_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_524 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_524_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_524_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_525 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_525_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_525_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_526 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_526_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_526_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_527 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_527_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_527_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_528 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_528_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_528_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_529 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_529_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_529_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_530 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_530_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_530_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_531 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_531_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_531_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_532 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_532_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_532_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_533 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_533_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_533_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_534 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_534_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_534_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_535 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_535_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_535_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_536 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_536_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_536_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_537 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_537_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_537_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_538 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_538_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_538_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_539 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_539_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_539_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_540 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_540_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_540_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_541 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_541_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_541_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_542 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_542_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_542_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_543 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_543_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_543_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_544 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_544_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_544_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_545 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_545_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_545_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_546 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_546_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_546_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_547 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_547_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_547_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_548 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_548_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_548_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_549 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_549_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_549_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_550 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_550_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_550_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_551 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_551_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_551_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_552 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_552_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_552_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_553 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_553_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_553_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_554 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_554_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_554_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_555 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_555_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_555_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_556 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_556_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_556_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_557 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_557_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_557_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_558 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_558_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_558_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_559 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_559_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_559_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_560 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_560_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_560_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_561 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_561_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_561_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_562 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_562_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_562_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_563 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_563_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_563_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_564 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_564_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_564_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_565 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_565_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_565_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_566 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_566_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_566_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_567 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_567_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_567_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_568 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_568_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_568_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_569 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_569_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_569_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_570 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_570_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_570_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_571 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_571_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_571_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_572 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_572_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_572_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_573 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_573_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_573_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_574 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_574_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_574_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_575 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_575_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_575_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_576 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_576_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_576_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_577 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_577_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_577_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_578 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_578_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_578_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_579 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_579_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_579_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_580 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_580_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_580_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_581 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_581_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_581_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_582 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_582_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_582_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_583 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_583_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_583_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_584 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_584_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_584_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_585 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_585_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_585_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_586 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_586_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_586_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_587 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_587_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_587_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_588 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_588_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_588_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_589 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_589_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_589_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_590 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_590_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_590_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_591 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_591_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_591_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_592 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_592_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_592_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_593 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_593_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_593_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_594 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_594_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_594_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_595 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_595_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_595_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_596 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_596_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_596_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_597 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_597_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_597_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_598 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_598_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_598_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_599 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_599_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_599_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_600 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_600_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_600_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_601 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_601_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_601_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_602 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_602_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_602_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_603 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_603_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_603_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_604 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_604_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_604_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_605 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_605_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_605_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_606 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_606_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_606_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_607 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_607_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_607_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_608 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_608_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_608_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_609 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_609_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_609_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_610 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_610_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_610_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_611 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_611_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_611_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_612 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_612_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_612_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_613 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_613_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_613_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_614 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_614_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_614_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_615 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_615_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_615_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_616 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_616_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_616_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_617 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_617_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_617_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_618 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_618_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_618_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_619 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_619_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_619_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_620 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_620_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_620_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_621 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_621_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_621_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_622 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_622_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_622_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_623 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_623_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_623_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_624 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_624_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_624_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_625 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_625_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_625_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_626 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_626_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_626_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_627 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_627_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_627_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_628 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_628_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_628_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_629 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_629_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_629_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_630 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_630_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_630_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_631 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_631_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_631_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_632 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_632_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_632_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_633 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_633_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_633_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_634 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_634_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_634_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_635 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_635_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_635_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_636 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_636_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_636_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_637 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_637_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_637_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_638 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_638_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_638_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_639 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_639_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_639_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_640 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_640_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_640_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_641 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_641_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_641_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_642 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_642_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_642_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_643 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_643_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_643_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_644 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_644_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_644_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_645 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_645_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_645_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_646 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_646_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_646_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_647 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_647_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_647_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_648 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_648_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_648_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_649 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_649_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_649_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_650 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_650_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_650_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_651 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_651_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_651_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_652 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_652_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_652_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_653 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_653_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_653_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_654 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_654_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_654_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_655 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_655_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_655_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_656 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_656_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_656_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_657 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_657_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_657_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_658 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_658_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_658_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_659 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_659_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_659_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_660 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_660_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_660_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_661 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_661_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_661_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_662 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_662_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_662_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_663 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_663_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_663_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_664 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_664_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_664_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_665 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_665_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_665_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_666 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_666_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_666_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_667 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_667_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_667_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_668 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_668_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_668_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_669 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_669_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_669_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_670 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_670_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_670_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_671 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_671_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_671_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_672 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_672_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_672_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_673 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_673_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_673_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_674 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_674_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_674_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_675 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_675_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_675_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_676 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_676_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_676_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_677 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_677_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_677_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_678 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_678_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_678_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_679 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_679_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_679_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_680 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_680_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_680_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_681 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_681_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_681_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_682 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_682_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_682_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_683 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_683_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_683_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_684 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_684_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_684_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_685 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_685_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_685_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_686 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_686_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_686_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_687 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_687_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_687_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_688 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_688_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_688_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_689 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_689_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_689_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_690 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_690_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_690_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_691 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_691_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_691_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_692 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_692_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_692_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_693 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_693_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_693_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_694 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_694_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_694_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_695 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_695_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_695_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_696 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_696_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_696_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_697 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_697_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_697_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_698 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_698_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_698_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_699 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_699_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_699_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_700 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_700_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_700_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_701 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_701_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_701_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_702 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_702_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_702_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_703 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_703_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_703_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_704 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_704_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_704_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_705 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_705_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_705_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_706 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_706_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_706_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_707 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_707_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_707_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_708 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_708_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_708_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_709 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_709_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_709_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_710 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_710_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_710_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_711 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_711_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_711_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_712 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_712_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_712_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_713 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_713_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_713_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_714 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_714_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_714_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_715 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_715_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_715_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_716 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_716_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_716_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_717 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_717_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_717_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_718 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_718_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_718_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_719 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_719_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_719_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_720 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_720_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_720_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_721 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_721_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_721_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_722 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_722_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_722_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_723 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_723_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_723_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_724 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_724_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_724_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_725 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_725_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_725_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_726 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_726_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_726_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_727 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_727_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_727_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_728 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_728_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_728_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_729 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_729_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_729_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_730 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_730_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_730_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_731 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_731_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_731_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_732 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_732_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_732_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_733 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_733_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_733_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_734 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_734_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_734_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_735 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_735_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_735_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_736 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_736_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_736_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_737 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_737_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_737_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_738 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_738_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_738_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_739 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_739_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_739_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_740 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_740_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_740_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_741 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_741_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_741_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_742 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_742_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_742_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_743 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_743_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_743_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_744 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_744_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_744_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_745 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_745_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_745_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_746 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_746_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_746_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_747 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_747_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_747_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_748 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_748_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_748_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_749 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_749_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_749_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_750 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_750_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_750_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_751 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_751_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_751_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_752 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_752_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_752_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_753 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_753_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_753_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_754 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_754_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_754_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_755 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_755_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_755_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_756 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_756_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_756_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_757 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_757_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_757_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_758 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_758_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_758_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_759 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_759_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_759_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_760 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_760_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_760_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_761 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_761_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_761_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_762 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_762_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_762_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_763 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_763_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_763_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_764 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_764_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_764_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_765 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_765_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_765_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_766 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_766_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_766_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_767 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_767_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_767_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_768 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_768_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_768_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_769 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_769_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_769_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_770 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_770_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_770_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_771 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_771_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_771_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_772 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_772_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_772_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_773 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_773_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_773_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_774 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_774_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_774_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_775 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_775_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_775_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_776 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_776_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_776_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_777 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_777_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_777_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_778 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_778_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_778_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_779 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_779_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_779_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_780 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_780_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_780_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_781 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_781_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_781_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_782 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_782_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_782_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_783 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_783_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_783_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_784 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_784_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_784_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_785 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_785_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_785_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_786 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_786_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_786_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_787 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_787_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_787_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_788 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_788_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_788_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_789 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_789_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_789_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_790 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_790_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_790_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_791 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_791_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_791_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_792 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_792_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_792_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_793 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_793_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_793_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_794 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_794_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_794_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_795 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_795_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_795_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_796 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_796_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_796_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_797 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_797_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_797_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_798 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_798_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_798_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_799 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_799_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_799_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_800 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_800_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_800_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_801 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_801_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_801_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_802 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_802_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_802_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_803 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_803_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_803_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_804 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_804_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_804_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_805 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_805_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_805_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_806 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_806_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_806_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_807 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_807_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_807_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_808 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_808_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_808_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_809 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_809_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_809_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_810 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_810_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_810_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_811 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_811_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_811_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_812 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_812_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_812_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_813 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_813_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_813_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_814 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_814_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_814_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_815 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_815_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_815_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_816 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_816_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_816_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_817 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_817_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_817_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_818 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_818_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_818_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_819 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_819_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_819_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_820 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_820_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_820_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_821 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_821_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_821_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_822 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_822_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_822_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_823 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_823_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_823_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_824 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_824_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_824_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_825 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_825_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_825_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_826 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_826_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_826_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_827 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_827_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_827_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_828 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_828_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_828_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_829 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_829_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_829_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_830 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_830_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_830_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_831 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_831_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_831_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_832 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_832_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_832_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_833 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_833_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_833_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_834 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_834_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_834_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_835 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_835_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_835_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_836 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_836_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_836_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_837 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_837_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_837_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_838 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_838_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_838_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_839 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_839_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_839_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_840 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_840_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_840_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_841 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_841_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_841_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_842 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_842_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_842_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_843 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_843_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_843_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_844 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_844_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_844_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_845 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_845_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_845_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_846 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_846_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_846_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_847 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_847_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_847_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_848 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_848_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_848_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_849 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_849_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_849_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_850 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_850_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_850_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_851 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_851_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_851_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_852 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_852_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_852_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_853 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_853_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_853_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_854 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_854_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_854_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_855 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_855_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_855_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_856 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_856_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_856_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_857 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_857_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_857_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_858 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_858_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_858_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_859 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_859_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_859_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_860 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_860_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_860_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_861 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_861_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_861_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_862 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_862_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_862_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_863 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_863_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_863_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_864 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_864_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_864_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_865 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_865_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_865_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_866 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_866_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_866_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_867 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_867_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_867_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_868 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_868_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_868_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_869 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_869_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_869_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_870 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_870_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_870_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_871 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_871_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_871_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_872 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_872_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_872_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_873 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_873_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_873_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_874 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_874_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_874_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_875 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_875_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_875_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_876 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_876_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_876_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_877 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_877_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_877_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_878 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_878_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_878_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_879 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_879_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_879_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_880 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_880_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_880_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_881 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_881_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_881_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_882 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_882_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_882_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_883 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_883_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_883_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_884 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_884_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_884_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_885 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_885_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_885_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_886 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_886_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_886_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_887 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_887_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_887_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_888 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_888_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_888_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_889 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_889_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_889_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_890 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_890_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_890_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_891 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_891_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_891_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_892 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_892_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_892_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_893 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_893_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_893_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_894 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_894_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_894_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_895 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_895_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_895_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_896 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_896_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_896_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_897 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_897_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_897_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_898 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_898_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_898_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_899 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_899_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_899_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_900 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_900_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_900_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_901 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_901_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_901_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_902 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_902_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_902_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_903 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_903_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_903_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_904 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_904_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_904_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_905 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_905_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_905_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_906 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_906_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_906_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_907 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_907_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_907_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_908 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_908_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_908_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_909 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_909_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_909_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_910 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_910_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_910_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_911 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_911_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_911_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_912 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_912_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_912_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_913 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_913_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_913_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_914 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_914_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_914_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_915 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_915_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_915_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_916 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_916_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_916_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_917 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_917_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_917_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_918 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_918_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_918_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_919 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_919_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_919_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_920 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_920_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_920_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_921 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_921_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_921_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_922 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_922_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_922_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_923 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_923_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_923_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_924 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_924_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_924_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_925 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_925_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_925_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_926 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_926_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_926_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_927 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_927_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_927_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_928 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_928_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_928_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_929 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_929_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_929_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_930 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_930_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_930_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_931 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_931_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_931_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_932 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_932_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_932_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_933 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_933_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_933_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_934 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_934_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_934_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_935 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_935_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_935_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_936 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_936_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_936_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_937 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_937_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_937_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_938 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_938_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_938_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_939 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_939_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_939_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_940 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_940_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_940_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_941 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_941_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_941_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_942 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_942_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_942_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_943 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_943_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_943_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_944 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_944_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_944_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_945 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_945_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_945_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_946 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_946_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_946_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_947 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_947_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_947_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_948 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_948_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_948_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_949 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_949_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_949_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_950 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_950_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_950_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_951 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_951_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_951_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_952 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_952_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_952_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_953 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_953_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_953_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_954 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_954_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_954_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_955 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_955_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_955_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_956 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_956_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_956_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_957 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_957_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_957_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_958 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_958_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_958_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_959 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_959_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_959_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_960 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_960_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_960_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_961 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_961_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_961_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_962 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_962_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_962_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_963 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_963_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_963_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_964 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_964_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_964_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_965 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_965_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_965_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_966 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_966_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_966_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_967 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_967_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_967_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_968 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_968_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_968_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_969 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_969_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_969_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_970 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_970_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_970_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_971 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_971_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_971_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_972 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_972_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_972_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_973 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_973_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_973_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_974 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_974_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_974_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_975 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_975_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_975_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_976 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_976_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_976_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_977 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_977_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_977_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_978 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_978_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_978_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_979 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_979_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_979_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_980 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_980_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_980_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_981 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_981_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_981_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_982 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_982_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_982_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_983 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_983_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_983_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_984 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_984_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_984_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_985 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_985_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_985_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_986 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_986_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_986_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_987 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_987_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_987_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_988 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_988_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_988_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_989 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_989_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_989_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_990 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_990_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_990_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_991 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_991_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_991_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_992 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_992_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_992_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_993 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_993_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_993_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_994 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_994_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_994_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_995 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_995_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_995_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_996 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_996_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_996_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_997 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_997_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_997_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_998 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_998_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_998_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_999 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_999_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_999_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1000 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1000_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1000_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1001 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1001_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1001_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1002 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1002_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1002_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1003 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1003_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1003_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1004 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1004_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1004_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1005 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1005_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1005_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1006 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1006_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1006_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1007 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1007_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1007_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1008 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1008_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1008_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1009 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1009_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1009_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1010 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1010_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1010_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1011 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1011_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1011_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1012 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1012_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1012_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1013 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1013_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1013_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1014 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1014_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1014_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1015 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1015_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1015_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1016 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1016_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1016_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1017 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1017_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1017_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1018 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1018_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1018_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1019 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1019_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1019_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1020 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1020_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1020_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1021 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1021_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1021_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1022 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1022_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1022_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_SSD_REG_1023 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_SSD_REG_1023_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_SSD_REG_1023_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB0_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB0_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB0_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB1_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB1_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB1_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB2_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB2_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB2_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB3_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB3_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB3_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB4_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB4_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB4_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB5_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB5_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB5_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB6_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB6_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB6_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB7_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB7_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB7_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB8_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB8_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB8_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB9_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB9_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB9_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB10_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB10_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB10_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB11_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB11_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB11_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB12_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB12_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB12_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB13_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB13_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB13_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB14_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB14_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB14_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB15_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB15_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB15_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB16_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB16_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB16_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB17_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB17_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB17_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB18_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB18_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB18_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB19_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB19_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB19_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB20_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB20_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB20_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB21_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB21_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB21_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB22_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB22_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB22_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB23_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB23_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB23_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB24_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB24_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB24_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB25_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB25_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB25_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB26_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB26_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB26_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB27_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB27_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB27_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB28_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB28_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB28_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB29_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB29_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB29_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB30_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB30_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB30_PMAUTHSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_SCTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_SCTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_SCTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_ACTLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_ACTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_ACTLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_RESUME register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_RESUME_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_RESUME_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TCR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TCR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TCR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TTBR0_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TTBR0_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TTBR0_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TTBR0_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TTBR0_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TTBR0_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TTBR1_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TTBR1_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TTBR1_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TTBR1_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TTBR1_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TTBR1_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TCR_LPAE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TCR_LPAE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TCR_LPAE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_CONTEXTIDR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_CONTEXTIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_CONTEXTIDR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PRRR_MAIR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PRRR_MAIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PRRR_MAIR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_NMRR_MAIR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_NMRR_MAIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_NMRR_MAIR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_FSR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_FSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_FSR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_FSRRESTORE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_FSRRESTORE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_FSRRESTORE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_FAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_FAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_FAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_FAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_FAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_FAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_FSYNR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_FSYNR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_FSYNR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_IPAFAR_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_IPAFAR_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_IPAFAR_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_IPAFAR_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_IPAFAR_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_IPAFAR_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIVA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIVA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIVA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIVA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIVA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIVA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIVAA_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIVAA_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIVAA_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIVAA_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIVAA_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIVAA_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIASID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIASID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIASID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIALL register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIALL_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIVAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIVAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIVAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIVAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIVAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIVAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIVAAL_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIVAAL_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIVAAL_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIVAAL_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIVAAL_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIVAAL_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2L_LOW register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2L_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2L_LOW_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2L_HIGH register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2L_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBIIPAS2L_HIGH_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBSYNC register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBSYNC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBSYNC_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_TLBSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_TLBSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_TLBSTATUS_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMEVCNTR3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER0 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER0_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER1 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER1_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER2 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER2_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER3 register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMEVTYPER3_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMCFGR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMCFGR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMCFGR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMCR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMCR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMCR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMCEID register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMCEID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMCEID_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMCNTENSE register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMCNTENSE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMCNTENSE_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMCNTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMCNTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMCNTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMCNTENSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMCNTENSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMCNTENSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMINTENCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMINTENCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMINTENCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMOVSCLR register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMOVSCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMOVSCLR_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMOVSSET register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMOVSSET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMOVSSET_OFST))
/* The address of the ALT_SMMU_SECURE_SMMU_CB31_PMAUTHSTATUS register for the ALT_SMMU_SECURE instance. */
#define ALT_SMMU_SECURE_SMMU_CB31_PMAUTHSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + ALT_SMMU_SECURE_SMMU_CB31_PMAUTHSTATUS_OFST))
/* The base address byte offset for the start of the ALT_SMMU_SECURE component. */
#define ALT_SMMU_SECURE_OFST        0xfa000000
/* The start address of the ALT_SMMU_SECURE component. */
#define ALT_SMMU_SECURE_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SMMU_SECURE_OFST))
/* The lower bound address range of the ALT_SMMU_SECURE component. */
#define ALT_SMMU_SECURE_LB_ADDR     ALT_SMMU_SECURE_ADDR
/* The upper bound address range of the ALT_SMMU_SECURE component. */
#define ALT_SMMU_SECURE_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SMMU_SECURE_ADDR) + 0x40000) - 1))


/*
 * Component Instance : cs_stm
 * 
 * Instance cs_stm of component ALT_CS_STM.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_CS_STM component. */
#define ALT_CS_STM_OFST        0xfc000000
/* The start address of the ALT_CS_STM component. */
#define ALT_CS_STM_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_CS_STM_OFST))
/* The lower bound address range of the ALT_CS_STM component. */
#define ALT_CS_STM_LB_ADDR     ALT_CS_STM_ADDR
/* The upper bound address range of the ALT_CS_STM component. */
#define ALT_CS_STM_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_CS_STM_ADDR) + 0x400000) - 1))


/*
 * Component Instance : cs_dap_sysdbg
 * 
 * Instance cs_dap_sysdbg of component ALT_CS_DAP_SYSDBG.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_CS_DAP_SYSDBG component. */
#define ALT_CS_DAP_SYSDBG_OFST        0xff000000
/* The start address of the ALT_CS_DAP_SYSDBG component. */
#define ALT_CS_DAP_SYSDBG_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_CS_DAP_SYSDBG_OFST))
/* The lower bound address range of the ALT_CS_DAP_SYSDBG component. */
#define ALT_CS_DAP_SYSDBG_LB_ADDR     ALT_CS_DAP_SYSDBG_ADDR
/* The upper bound address range of the ALT_CS_DAP_SYSDBG component. */
#define ALT_CS_DAP_SYSDBG_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_CS_DAP_SYSDBG_ADDR) + 0x200000) - 1))


/*
 * Component Instance : emac0
 * 
 * Instance emac0 of component ALT_EMAC.
 * 
 * 
 */
/* The address of the ALT_EMAC_GMACGRP_MAC_CONFIGURATION register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_CONFIGURATION_ADDR  ALT_EMAC_GMACGRP_MAC_CONFIGURATION_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_FRAME_FILTER register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_FRAME_FILTER_ADDR  ALT_EMAC_GMACGRP_MAC_FRAME_FILTER_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_GMII_ADDRESS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_GMII_ADDRESS_ADDR  ALT_EMAC_GMACGRP_GMII_ADDRESS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_GMII_DATA register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_GMII_DATA_ADDR  ALT_EMAC_GMACGRP_GMII_DATA_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_FLOW_CONTROL register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_FLOW_CONTROL_ADDR  ALT_EMAC_GMACGRP_FLOW_CONTROL_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VLAN_TAG register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_VLAN_TAG_ADDR  ALT_EMAC_GMACGRP_VLAN_TAG_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VERSION register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_VERSION_ADDR  ALT_EMAC_GMACGRP_VERSION_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_DEBUG register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_DEBUG_ADDR  ALT_EMAC_GMACGRP_DEBUG_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LPI_CONTROL_STATUS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LPI_CONTROL_STATUS_ADDR  ALT_EMAC_GMACGRP_LPI_CONTROL_STATUS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LPI_TIMERS_CONTROL register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LPI_TIMERS_CONTROL_ADDR  ALT_EMAC_GMACGRP_LPI_TIMERS_CONTROL_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_INTERRUPT_STATUS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_INTERRUPT_STATUS_ADDR  ALT_EMAC_GMACGRP_INTERRUPT_STATUS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_INTERRUPT_MASK register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_INTERRUPT_MASK_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS0_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS0_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS0_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS0_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS0_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS0_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS1_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS1_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS1_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS1_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS1_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS1_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS2_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS2_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS2_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS2_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS2_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS2_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS3_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS3_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS3_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS3_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS3_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS3_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS4_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS4_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS4_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS4_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS4_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS4_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS5_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS5_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS5_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS5_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS5_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS5_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS6_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS6_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS6_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS6_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS6_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS6_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS7_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS7_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS7_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS7_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS7_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS7_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS8_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS8_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS8_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS8_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS8_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS8_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS9_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS9_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS9_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS9_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS9_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS9_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS10_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS10_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS10_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS10_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS10_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS10_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS11_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS11_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS11_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS11_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS11_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS11_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS12_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS12_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS12_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS12_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS12_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS12_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS13_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS13_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS13_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS13_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS13_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS13_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS14_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS14_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS14_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS14_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS14_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS14_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS15_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS15_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS15_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS15_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS15_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS15_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SGMII_RGMII_SMII_CONTROL_STATUS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_SGMII_RGMII_SMII_CONTROL_STATUS_ADDR  ALT_EMAC_GMACGRP_SGMII_RGMII_SMII_CONTROL_STATUS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_WDOG_TIMEOUT register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_WDOG_TIMEOUT_ADDR  ALT_EMAC_GMACGRP_WDOG_TIMEOUT_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_GENPIO register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_GENPIO_ADDR  ALT_EMAC_GMACGRP_GENPIO_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_CONTROL register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MMC_CONTROL_ADDR  ALT_EMAC_GMACGRP_MMC_CONTROL_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MMC_RECEIVE_INTERRUPT_ADDR  ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MMC_TRANSMIT_INTERRUPT_ADDR  ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT_MASK register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MMC_RECEIVE_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT_MASK_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT_MASK register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MMC_TRANSMIT_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT_MASK_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXOCTETCOUNT_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXOCTETCOUNT_GB_ADDR  ALT_EMAC_GMACGRP_TXOCTETCOUNT_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXFRAMECOUNT_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXFRAMECOUNT_GB_ADDR  ALT_EMAC_GMACGRP_TXFRAMECOUNT_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXBROADCASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXMULTICASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX64OCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TX64OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX64OCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX65TO127OCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TX65TO127OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX65TO127OCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX128TO255OCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TX128TO255OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX128TO255OCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX256TO511OCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TX256TO511OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX256TO511OCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX512TO1023OCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TX512TO1023OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX512TO1023OCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX1024TOMAXOCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TX1024TOMAXOCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX1024TOMAXOCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXUNICASTFRAMES_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXUNICASTFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_TXUNICASTFRAMES_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXMULTICASTFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXBROADCASTFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXUNDERFLOWERROR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXUNDERFLOWERROR_ADDR  ALT_EMAC_GMACGRP_TXUNDERFLOWERROR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXSINGLECOL_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXSINGLECOL_G_ADDR  ALT_EMAC_GMACGRP_TXSINGLECOL_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXMULTICOL_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXMULTICOL_G_ADDR  ALT_EMAC_GMACGRP_TXMULTICOL_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXDEFERRED register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXDEFERRED_ADDR  ALT_EMAC_GMACGRP_TXDEFERRED_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXLATECOL register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXLATECOL_ADDR  ALT_EMAC_GMACGRP_TXLATECOL_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXEXESSCOL register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXEXESSCOL_ADDR  ALT_EMAC_GMACGRP_TXEXESSCOL_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXCARRIERERR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXCARRIERERR_ADDR  ALT_EMAC_GMACGRP_TXCARRIERERR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXOCTETCNT register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXOCTETCNT_ADDR  ALT_EMAC_GMACGRP_TXOCTETCNT_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXFRAMECOUNT_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXFRAMECOUNT_G_ADDR  ALT_EMAC_GMACGRP_TXFRAMECOUNT_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXEXCESSDEF register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXEXCESSDEF_ADDR  ALT_EMAC_GMACGRP_TXEXCESSDEF_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXPAUSEFRAMES register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXPAUSEFRAMES_ADDR  ALT_EMAC_GMACGRP_TXPAUSEFRAMES_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXVLANFRAMES_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXVLANFRAMES_G_ADDR  ALT_EMAC_GMACGRP_TXVLANFRAMES_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXOVERSIZE_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TXOVERSIZE_G_ADDR  ALT_EMAC_GMACGRP_TXOVERSIZE_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXFRAMECOUNT_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXFRAMECOUNT_GB_ADDR  ALT_EMAC_GMACGRP_RXFRAMECOUNT_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOCTETCOUNT_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXOCTETCOUNT_GB_ADDR  ALT_EMAC_GMACGRP_RXOCTETCOUNT_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOCTETCOUNT_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXOCTETCOUNT_G_ADDR  ALT_EMAC_GMACGRP_RXOCTETCOUNT_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXBROADCASTFRAMES_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXBROADCASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXBROADCASTFRAMES_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXMULTICASTFRAMES_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXMULTICASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXMULTICASTFRAMES_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXCRCERROR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXCRCERROR_ADDR  ALT_EMAC_GMACGRP_RXCRCERROR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXALIGNMENTERROR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXALIGNMENTERROR_ADDR  ALT_EMAC_GMACGRP_RXALIGNMENTERROR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXRUNTERROR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXRUNTERROR_ADDR  ALT_EMAC_GMACGRP_RXRUNTERROR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXJABBERERROR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXJABBERERROR_ADDR  ALT_EMAC_GMACGRP_RXJABBERERROR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUNDERSIZE_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXUNDERSIZE_G_ADDR  ALT_EMAC_GMACGRP_RXUNDERSIZE_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOVERSIZE_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXOVERSIZE_G_ADDR  ALT_EMAC_GMACGRP_RXOVERSIZE_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX64OCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RX64OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX64OCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX65TO127OCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RX65TO127OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX65TO127OCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX128TO255OCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RX128TO255OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX128TO255OCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX256TO511OCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RX256TO511OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX256TO511OCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX512TO1023OCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RX512TO1023OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX512TO1023OCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX1024TOMAXOCTETS_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RX1024TOMAXOCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX1024TOMAXOCTETS_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUNICASTFRAMES_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXUNICASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXUNICASTFRAMES_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXLENGTHERROR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXLENGTHERROR_ADDR  ALT_EMAC_GMACGRP_RXLENGTHERROR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOUTOFRANGETYPE register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXOUTOFRANGETYPE_ADDR  ALT_EMAC_GMACGRP_RXOUTOFRANGETYPE_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXPAUSEFRAMES register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXPAUSEFRAMES_ADDR  ALT_EMAC_GMACGRP_RXPAUSEFRAMES_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXFIFOOVERFLOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXFIFOOVERFLOW_ADDR  ALT_EMAC_GMACGRP_RXFIFOOVERFLOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXVLANFRAMES_GB register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXVLANFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_RXVLANFRAMES_GB_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXWATCHDOGERROR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXWATCHDOGERROR_ADDR  ALT_EMAC_GMACGRP_RXWATCHDOGERROR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXRCVERROR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXRCVERROR_ADDR  ALT_EMAC_GMACGRP_RXRCVERROR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXCTRLFRAMES_G register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXCTRLFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXCTRLFRAMES_G_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_MASK register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_MASK_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_ADDR  ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_GD_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV4_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_GD_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_HDRERR_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV4_HDRERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_HDRERR_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_NOPAY_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV4_NOPAY_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_NOPAY_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_FRAG_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV4_FRAG_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_FRAG_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_UDSBL_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV4_UDSBL_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_UDSBL_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_GD_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV6_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_GD_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_HDRERR_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV6_HDRERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_HDRERR_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_NOPAY_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV6_NOPAY_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_NOPAY_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_GD_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXUDP_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXUDP_GD_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_ERR_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXUDP_ERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXUDP_ERR_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCP_GD_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXTCP_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXTCP_GD_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCP_ERR_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXTCP_ERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXTCP_ERR_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_GD_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXICMP_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXICMP_GD_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_ERR_FRMS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXICMP_ERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXICMP_ERR_FRMS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_GD_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV4_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_GD_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_HDRERR_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV4_HDRERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_HDRERR_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_NOPAY_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV4_NOPAY_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_NOPAY_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_FRAG_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV4_FRAG_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_FRAG_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_UDSBL_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV4_UDSBL_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_UDSBL_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_GD_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV6_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_GD_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_HDRERR_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV6_HDRERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_HDRERR_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_NOPAY_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXIPV6_NOPAY_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_NOPAY_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_GD_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXUDP_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXUDP_GD_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_ERR_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXUDP_ERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXUDP_ERR_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCP_GD_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXTCP_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXTCP_GD_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCPERROCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXTCPERROCTETS_ADDR  ALT_EMAC_GMACGRP_RXTCPERROCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_GD_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXICMP_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXICMP_GD_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_ERR_OCTETS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_RXICMP_ERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXICMP_ERR_OCTETS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL0 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_L3_L4_CONTROL0_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL0_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS0 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER4_ADDRESS0_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS0_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG0 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR0_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG0_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG0 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR1_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG0_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG0 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR2_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG0_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG0 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR3_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG0_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL1 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_L3_L4_CONTROL1_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL1_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS1 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER4_ADDRESS1_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS1_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG1 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR0_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG1_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG1 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR1_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG1_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG1 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR2_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG1_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG1 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR3_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG1_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL2 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_L3_L4_CONTROL2_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL2_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS2 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER4_ADDRESS2_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS2_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG2 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR0_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG2_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG2 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR1_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG2_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG2 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR2_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG2_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG2 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR3_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG2_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL3 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_L3_L4_CONTROL3_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL3_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS3 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER4_ADDRESS3_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS3_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG3 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR0_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG3_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG3 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR1_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG3_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG3 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR2_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG3_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG3 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_LAYER3_ADDR3_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG3_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG0 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_HASH_TABLE_REG0_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG0_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG1 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_HASH_TABLE_REG1_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG1_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG2 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_HASH_TABLE_REG2_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG2_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG3 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_HASH_TABLE_REG3_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG3_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG4 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_HASH_TABLE_REG4_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG4_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG5 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_HASH_TABLE_REG5_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG5_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG6 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_HASH_TABLE_REG6_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG6_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG7 register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_HASH_TABLE_REG7_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG7_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VLAN_INCL_REG register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_VLAN_INCL_REG_ADDR  ALT_EMAC_GMACGRP_VLAN_INCL_REG_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VLAN_HASH_TABLE_REG register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_VLAN_HASH_TABLE_REG_ADDR  ALT_EMAC_GMACGRP_VLAN_HASH_TABLE_REG_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TIMESTAMP_CONTROL register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TIMESTAMP_CONTROL_ADDR  ALT_EMAC_GMACGRP_TIMESTAMP_CONTROL_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SUB_SECOND_INCREMENT register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_SUB_SECOND_INCREMENT_ADDR  ALT_EMAC_GMACGRP_SUB_SECOND_INCREMENT_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_SYSTEM_TIME_SECONDS_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_SYSTEM_TIME_NANOSECONDS_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS_UPDATE register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_SYSTEM_TIME_SECONDS_UPDATE_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS_UPDATE_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS_UPDATE register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TIMESTAMP_ADDEND register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TIMESTAMP_ADDEND_ADDR  ALT_EMAC_GMACGRP_TIMESTAMP_ADDEND_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TARGET_TIME_SECONDS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TARGET_TIME_SECONDS_ADDR  ALT_EMAC_GMACGRP_TARGET_TIME_SECONDS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TARGET_TIME_NANOSECONDS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TARGET_TIME_NANOSECONDS_ADDR  ALT_EMAC_GMACGRP_TARGET_TIME_NANOSECONDS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_HIGHER_WORD_SECONDS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_SYSTEM_TIME_HIGHER_WORD_SECONDS_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_HIGHER_WORD_SECONDS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TIMESTAMP_STATUS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_TIMESTAMP_STATUS_ADDR  ALT_EMAC_GMACGRP_TIMESTAMP_STATUS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_PPS_CONTROL register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_PPS_CONTROL_ADDR  ALT_EMAC_GMACGRP_PPS_CONTROL_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_NANOSECONDS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_AUXILIARY_TIMESTAMP_NANOSECONDS_ADDR  ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_NANOSECONDS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_SECONDS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_AUXILIARY_TIMESTAMP_SECONDS_ADDR  ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_SECONDS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_PPS0_INTERVAL register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_PPS0_INTERVAL_ADDR  ALT_EMAC_GMACGRP_PPS0_INTERVAL_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_PPS0_WIDTH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_PPS0_WIDTH_ADDR  ALT_EMAC_GMACGRP_PPS0_WIDTH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS16_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS16_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS16_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS16_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS16_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS16_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS17_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS17_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS17_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS17_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS17_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS17_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS18_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS18_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS18_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS18_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS18_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS18_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS19_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS19_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS19_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS19_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS19_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS19_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS20_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS20_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS20_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS20_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS20_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS20_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS21_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS21_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS21_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS21_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS21_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS21_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS22_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS22_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS22_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS22_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS22_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS22_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS23_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS23_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS23_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS23_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS23_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS23_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS24_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS24_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS24_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS24_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS24_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS24_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS25_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS25_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS25_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS25_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS25_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS25_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS26_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS26_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS26_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS26_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS26_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS26_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS27_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS27_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS27_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS27_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS27_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS27_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS28_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS28_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS28_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS28_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS28_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS28_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS29_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS29_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS29_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS29_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS29_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS29_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS30_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS30_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS30_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS30_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS30_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS30_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS31_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS31_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS31_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS31_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS31_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS31_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS32_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS32_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS32_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS32_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS32_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS32_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS33_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS33_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS33_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS33_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS33_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS33_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS34_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS34_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS34_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS34_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS34_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS34_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS35_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS35_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS35_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS35_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS35_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS35_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS36_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS36_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS36_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS36_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS36_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS36_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS37_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS37_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS37_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS37_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS37_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS37_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS38_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS38_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS38_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS38_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS38_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS38_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS39_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS39_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS39_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS39_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS39_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS39_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS40_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS40_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS40_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS40_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS40_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS40_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS41_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS41_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS41_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS41_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS41_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS41_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS42_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS42_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS42_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS42_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS42_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS42_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS43_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS43_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS43_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS43_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS43_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS43_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS44_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS44_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS44_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS44_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS44_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS44_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS45_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS45_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS45_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS45_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS45_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS45_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS46_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS46_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS46_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS46_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS46_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS46_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS47_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS47_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS47_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS47_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS47_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS47_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS48_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS48_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS48_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS48_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS48_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS48_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS49_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS49_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS49_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS49_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS49_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS49_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS50_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS50_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS50_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS50_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS50_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS50_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS51_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS51_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS51_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS51_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS51_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS51_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS52_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS52_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS52_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS52_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS52_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS52_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS53_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS53_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS53_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS53_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS53_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS53_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS54_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS54_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS54_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS54_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS54_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS54_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS55_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS55_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS55_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS55_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS55_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS55_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS56_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS56_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS56_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS56_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS56_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS56_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS57_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS57_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS57_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS57_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS57_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS57_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS58_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS58_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS58_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS58_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS58_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS58_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS59_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS59_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS59_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS59_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS59_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS59_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS60_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS60_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS60_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS60_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS60_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS60_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS61_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS61_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS61_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS61_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS61_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS61_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS62_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS62_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS62_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS62_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS62_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS62_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS63_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS63_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS63_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS63_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS63_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS63_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS64_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS64_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS64_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS64_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS64_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS64_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS65_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS65_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS65_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS65_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS65_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS65_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS66_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS66_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS66_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS66_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS66_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS66_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS67_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS67_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS67_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS67_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS67_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS67_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS68_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS68_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS68_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS68_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS68_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS68_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS69_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS69_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS69_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS69_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS69_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS69_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS70_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS70_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS70_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS70_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS70_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS70_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS71_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS71_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS71_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS71_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS71_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS71_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS72_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS72_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS72_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS72_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS72_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS72_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS73_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS73_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS73_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS73_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS73_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS73_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS74_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS74_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS74_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS74_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS74_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS74_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS75_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS75_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS75_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS75_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS75_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS75_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS76_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS76_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS76_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS76_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS76_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS76_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS77_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS77_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS77_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS77_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS77_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS77_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS78_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS78_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS78_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS78_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS78_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS78_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS79_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS79_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS79_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS79_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS79_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS79_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS80_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS80_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS80_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS80_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS80_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS80_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS81_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS81_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS81_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS81_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS81_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS81_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS82_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS82_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS82_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS82_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS82_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS82_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS83_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS83_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS83_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS83_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS83_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS83_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS84_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS84_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS84_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS84_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS84_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS84_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS85_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS85_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS85_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS85_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS85_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS85_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS86_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS86_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS86_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS86_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS86_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS86_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS87_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS87_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS87_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS87_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS87_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS87_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS88_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS88_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS88_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS88_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS88_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS88_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS89_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS89_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS89_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS89_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS89_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS89_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS90_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS90_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS90_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS90_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS90_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS90_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS91_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS91_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS91_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS91_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS91_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS91_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS92_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS92_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS92_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS92_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS92_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS92_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS93_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS93_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS93_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS93_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS93_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS93_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS94_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS94_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS94_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS94_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS94_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS94_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS95_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS95_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS95_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS95_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS95_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS95_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS96_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS96_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS96_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS96_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS96_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS96_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS97_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS97_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS97_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS97_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS97_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS97_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS98_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS98_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS98_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS98_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS98_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS98_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS99_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS99_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS99_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS99_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS99_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS99_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS100_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS100_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS100_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS100_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS100_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS100_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS101_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS101_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS101_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS101_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS101_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS101_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS102_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS102_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS102_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS102_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS102_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS102_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS103_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS103_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS103_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS103_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS103_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS103_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS104_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS104_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS104_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS104_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS104_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS104_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS105_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS105_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS105_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS105_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS105_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS105_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS106_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS106_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS106_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS106_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS106_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS106_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS107_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS107_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS107_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS107_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS107_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS107_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS108_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS108_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS108_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS108_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS108_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS108_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS109_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS109_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS109_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS109_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS109_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS109_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS110_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS110_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS110_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS110_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS110_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS110_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS111_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS111_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS111_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS111_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS111_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS111_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS112_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS112_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS112_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS112_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS112_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS112_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS113_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS113_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS113_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS113_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS113_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS113_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS114_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS114_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS114_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS114_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS114_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS114_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS115_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS115_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS115_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS115_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS115_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS115_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS116_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS116_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS116_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS116_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS116_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS116_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS117_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS117_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS117_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS117_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS117_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS117_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS118_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS118_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS118_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS118_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS118_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS118_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS119_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS119_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS119_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS119_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS119_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS119_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS120_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS120_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS120_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS120_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS120_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS120_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS121_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS121_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS121_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS121_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS121_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS121_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS122_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS122_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS122_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS122_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS122_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS122_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS123_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS123_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS123_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS123_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS123_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS123_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS124_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS124_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS124_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS124_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS124_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS124_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS125_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS125_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS125_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS125_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS125_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS125_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS126_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS126_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS126_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS126_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS126_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS126_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS127_HIGH register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS127_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS127_HIGH_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS127_LOW register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_GMACGRP_MAC_ADDRESS127_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS127_LOW_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_BUS_MODE register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_BUS_MODE_ADDR  ALT_EMAC_DMAGRP_BUS_MODE_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_TRANSMIT_POLL_DEMAND register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_TRANSMIT_POLL_DEMAND_ADDR  ALT_EMAC_DMAGRP_TRANSMIT_POLL_DEMAND_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_RECEIVE_POLL_DEMAND register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_RECEIVE_POLL_DEMAND_ADDR  ALT_EMAC_DMAGRP_RECEIVE_POLL_DEMAND_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_RECEIVE_DESCRIPTOR_LIST_ADDRESS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_RECEIVE_DESCRIPTOR_LIST_ADDRESS_ADDR  ALT_EMAC_DMAGRP_RECEIVE_DESCRIPTOR_LIST_ADDRESS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_TRANSMIT_DESCRIPTOR_LIST_ADDRESS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_TRANSMIT_DESCRIPTOR_LIST_ADDRESS_ADDR  ALT_EMAC_DMAGRP_TRANSMIT_DESCRIPTOR_LIST_ADDRESS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_STATUS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_STATUS_ADDR  ALT_EMAC_DMAGRP_STATUS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_OPERATION_MODE register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_OPERATION_MODE_ADDR  ALT_EMAC_DMAGRP_OPERATION_MODE_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_INTERRUPT_ENABLE register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_INTERRUPT_ENABLE_ADDR  ALT_EMAC_DMAGRP_INTERRUPT_ENABLE_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_ADDR  ALT_EMAC_DMAGRP_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_RECEIVE_INTERRUPT_WATCHDOG_TIMER register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_RECEIVE_INTERRUPT_WATCHDOG_TIMER_ADDR  ALT_EMAC_DMAGRP_RECEIVE_INTERRUPT_WATCHDOG_TIMER_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_AXI_BUS_MODE register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_AXI_BUS_MODE_ADDR  ALT_EMAC_DMAGRP_AXI_BUS_MODE_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_AHB_OR_AXI_STATUS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_AHB_OR_AXI_STATUS_ADDR  ALT_EMAC_DMAGRP_AHB_OR_AXI_STATUS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_DESCRIPTOR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_CURRENT_HOST_TRANSMIT_DESCRIPTOR_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_DESCRIPTOR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_DESCRIPTOR register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_CURRENT_HOST_RECEIVE_DESCRIPTOR_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_DESCRIPTOR_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS_ADDR(ALT_EMAC0_ADDR)
/* The address of the ALT_EMAC_DMAGRP_HW_FEATURE register for the ALT_EMAC0 instance. */
#define ALT_EMAC0_DMAGRP_HW_FEATURE_ADDR  ALT_EMAC_DMAGRP_HW_FEATURE_ADDR(ALT_EMAC0_ADDR)
/* The base address byte offset for the start of the ALT_EMAC0 component. */
#define ALT_EMAC0_OFST        0xff800000
/* The start address of the ALT_EMAC0 component. */
#define ALT_EMAC0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_EMAC0_OFST))
/* The lower bound address range of the ALT_EMAC0 component. */
#define ALT_EMAC0_LB_ADDR     ALT_EMAC0_ADDR
/* The upper bound address range of the ALT_EMAC0 component. */
#define ALT_EMAC0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_EMAC0_ADDR) + 0x105c) - 1))


/*
 * Component Instance : emac1
 * 
 * Instance emac1 of component ALT_EMAC.
 * 
 * 
 */
/* The address of the ALT_EMAC_GMACGRP_MAC_CONFIGURATION register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_CONFIGURATION_ADDR  ALT_EMAC_GMACGRP_MAC_CONFIGURATION_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_FRAME_FILTER register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_FRAME_FILTER_ADDR  ALT_EMAC_GMACGRP_MAC_FRAME_FILTER_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_GMII_ADDRESS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_GMII_ADDRESS_ADDR  ALT_EMAC_GMACGRP_GMII_ADDRESS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_GMII_DATA register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_GMII_DATA_ADDR  ALT_EMAC_GMACGRP_GMII_DATA_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_FLOW_CONTROL register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_FLOW_CONTROL_ADDR  ALT_EMAC_GMACGRP_FLOW_CONTROL_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VLAN_TAG register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_VLAN_TAG_ADDR  ALT_EMAC_GMACGRP_VLAN_TAG_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VERSION register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_VERSION_ADDR  ALT_EMAC_GMACGRP_VERSION_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_DEBUG register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_DEBUG_ADDR  ALT_EMAC_GMACGRP_DEBUG_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LPI_CONTROL_STATUS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LPI_CONTROL_STATUS_ADDR  ALT_EMAC_GMACGRP_LPI_CONTROL_STATUS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LPI_TIMERS_CONTROL register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LPI_TIMERS_CONTROL_ADDR  ALT_EMAC_GMACGRP_LPI_TIMERS_CONTROL_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_INTERRUPT_STATUS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_INTERRUPT_STATUS_ADDR  ALT_EMAC_GMACGRP_INTERRUPT_STATUS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_INTERRUPT_MASK register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_INTERRUPT_MASK_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS0_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS0_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS0_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS0_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS0_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS0_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS1_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS1_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS1_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS1_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS1_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS1_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS2_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS2_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS2_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS2_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS2_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS2_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS3_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS3_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS3_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS3_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS3_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS3_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS4_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS4_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS4_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS4_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS4_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS4_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS5_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS5_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS5_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS5_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS5_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS5_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS6_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS6_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS6_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS6_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS6_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS6_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS7_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS7_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS7_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS7_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS7_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS7_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS8_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS8_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS8_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS8_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS8_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS8_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS9_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS9_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS9_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS9_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS9_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS9_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS10_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS10_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS10_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS10_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS10_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS10_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS11_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS11_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS11_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS11_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS11_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS11_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS12_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS12_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS12_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS12_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS12_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS12_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS13_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS13_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS13_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS13_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS13_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS13_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS14_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS14_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS14_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS14_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS14_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS14_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS15_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS15_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS15_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS15_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS15_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS15_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SGMII_RGMII_SMII_CONTROL_STATUS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_SGMII_RGMII_SMII_CONTROL_STATUS_ADDR  ALT_EMAC_GMACGRP_SGMII_RGMII_SMII_CONTROL_STATUS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_WDOG_TIMEOUT register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_WDOG_TIMEOUT_ADDR  ALT_EMAC_GMACGRP_WDOG_TIMEOUT_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_GENPIO register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_GENPIO_ADDR  ALT_EMAC_GMACGRP_GENPIO_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_CONTROL register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MMC_CONTROL_ADDR  ALT_EMAC_GMACGRP_MMC_CONTROL_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MMC_RECEIVE_INTERRUPT_ADDR  ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MMC_TRANSMIT_INTERRUPT_ADDR  ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT_MASK register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MMC_RECEIVE_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT_MASK_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT_MASK register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MMC_TRANSMIT_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT_MASK_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXOCTETCOUNT_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXOCTETCOUNT_GB_ADDR  ALT_EMAC_GMACGRP_TXOCTETCOUNT_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXFRAMECOUNT_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXFRAMECOUNT_GB_ADDR  ALT_EMAC_GMACGRP_TXFRAMECOUNT_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXBROADCASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXMULTICASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX64OCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TX64OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX64OCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX65TO127OCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TX65TO127OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX65TO127OCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX128TO255OCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TX128TO255OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX128TO255OCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX256TO511OCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TX256TO511OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX256TO511OCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX512TO1023OCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TX512TO1023OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX512TO1023OCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX1024TOMAXOCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TX1024TOMAXOCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX1024TOMAXOCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXUNICASTFRAMES_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXUNICASTFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_TXUNICASTFRAMES_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXMULTICASTFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXBROADCASTFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXUNDERFLOWERROR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXUNDERFLOWERROR_ADDR  ALT_EMAC_GMACGRP_TXUNDERFLOWERROR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXSINGLECOL_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXSINGLECOL_G_ADDR  ALT_EMAC_GMACGRP_TXSINGLECOL_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXMULTICOL_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXMULTICOL_G_ADDR  ALT_EMAC_GMACGRP_TXMULTICOL_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXDEFERRED register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXDEFERRED_ADDR  ALT_EMAC_GMACGRP_TXDEFERRED_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXLATECOL register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXLATECOL_ADDR  ALT_EMAC_GMACGRP_TXLATECOL_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXEXESSCOL register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXEXESSCOL_ADDR  ALT_EMAC_GMACGRP_TXEXESSCOL_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXCARRIERERR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXCARRIERERR_ADDR  ALT_EMAC_GMACGRP_TXCARRIERERR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXOCTETCNT register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXOCTETCNT_ADDR  ALT_EMAC_GMACGRP_TXOCTETCNT_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXFRAMECOUNT_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXFRAMECOUNT_G_ADDR  ALT_EMAC_GMACGRP_TXFRAMECOUNT_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXEXCESSDEF register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXEXCESSDEF_ADDR  ALT_EMAC_GMACGRP_TXEXCESSDEF_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXPAUSEFRAMES register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXPAUSEFRAMES_ADDR  ALT_EMAC_GMACGRP_TXPAUSEFRAMES_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXVLANFRAMES_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXVLANFRAMES_G_ADDR  ALT_EMAC_GMACGRP_TXVLANFRAMES_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXOVERSIZE_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TXOVERSIZE_G_ADDR  ALT_EMAC_GMACGRP_TXOVERSIZE_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXFRAMECOUNT_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXFRAMECOUNT_GB_ADDR  ALT_EMAC_GMACGRP_RXFRAMECOUNT_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOCTETCOUNT_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXOCTETCOUNT_GB_ADDR  ALT_EMAC_GMACGRP_RXOCTETCOUNT_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOCTETCOUNT_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXOCTETCOUNT_G_ADDR  ALT_EMAC_GMACGRP_RXOCTETCOUNT_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXBROADCASTFRAMES_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXBROADCASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXBROADCASTFRAMES_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXMULTICASTFRAMES_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXMULTICASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXMULTICASTFRAMES_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXCRCERROR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXCRCERROR_ADDR  ALT_EMAC_GMACGRP_RXCRCERROR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXALIGNMENTERROR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXALIGNMENTERROR_ADDR  ALT_EMAC_GMACGRP_RXALIGNMENTERROR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXRUNTERROR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXRUNTERROR_ADDR  ALT_EMAC_GMACGRP_RXRUNTERROR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXJABBERERROR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXJABBERERROR_ADDR  ALT_EMAC_GMACGRP_RXJABBERERROR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUNDERSIZE_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXUNDERSIZE_G_ADDR  ALT_EMAC_GMACGRP_RXUNDERSIZE_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOVERSIZE_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXOVERSIZE_G_ADDR  ALT_EMAC_GMACGRP_RXOVERSIZE_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX64OCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RX64OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX64OCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX65TO127OCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RX65TO127OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX65TO127OCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX128TO255OCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RX128TO255OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX128TO255OCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX256TO511OCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RX256TO511OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX256TO511OCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX512TO1023OCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RX512TO1023OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX512TO1023OCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX1024TOMAXOCTETS_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RX1024TOMAXOCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX1024TOMAXOCTETS_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUNICASTFRAMES_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXUNICASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXUNICASTFRAMES_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXLENGTHERROR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXLENGTHERROR_ADDR  ALT_EMAC_GMACGRP_RXLENGTHERROR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOUTOFRANGETYPE register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXOUTOFRANGETYPE_ADDR  ALT_EMAC_GMACGRP_RXOUTOFRANGETYPE_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXPAUSEFRAMES register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXPAUSEFRAMES_ADDR  ALT_EMAC_GMACGRP_RXPAUSEFRAMES_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXFIFOOVERFLOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXFIFOOVERFLOW_ADDR  ALT_EMAC_GMACGRP_RXFIFOOVERFLOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXVLANFRAMES_GB register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXVLANFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_RXVLANFRAMES_GB_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXWATCHDOGERROR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXWATCHDOGERROR_ADDR  ALT_EMAC_GMACGRP_RXWATCHDOGERROR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXRCVERROR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXRCVERROR_ADDR  ALT_EMAC_GMACGRP_RXRCVERROR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXCTRLFRAMES_G register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXCTRLFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXCTRLFRAMES_G_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_MASK register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_MASK_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_ADDR  ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_GD_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV4_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_GD_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_HDRERR_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV4_HDRERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_HDRERR_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_NOPAY_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV4_NOPAY_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_NOPAY_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_FRAG_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV4_FRAG_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_FRAG_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_UDSBL_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV4_UDSBL_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_UDSBL_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_GD_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV6_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_GD_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_HDRERR_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV6_HDRERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_HDRERR_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_NOPAY_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV6_NOPAY_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_NOPAY_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_GD_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXUDP_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXUDP_GD_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_ERR_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXUDP_ERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXUDP_ERR_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCP_GD_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXTCP_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXTCP_GD_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCP_ERR_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXTCP_ERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXTCP_ERR_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_GD_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXICMP_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXICMP_GD_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_ERR_FRMS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXICMP_ERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXICMP_ERR_FRMS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_GD_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV4_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_GD_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_HDRERR_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV4_HDRERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_HDRERR_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_NOPAY_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV4_NOPAY_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_NOPAY_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_FRAG_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV4_FRAG_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_FRAG_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_UDSBL_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV4_UDSBL_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_UDSBL_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_GD_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV6_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_GD_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_HDRERR_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV6_HDRERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_HDRERR_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_NOPAY_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXIPV6_NOPAY_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_NOPAY_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_GD_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXUDP_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXUDP_GD_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_ERR_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXUDP_ERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXUDP_ERR_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCP_GD_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXTCP_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXTCP_GD_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCPERROCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXTCPERROCTETS_ADDR  ALT_EMAC_GMACGRP_RXTCPERROCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_GD_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXICMP_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXICMP_GD_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_ERR_OCTETS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_RXICMP_ERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXICMP_ERR_OCTETS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL0 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_L3_L4_CONTROL0_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL0_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS0 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER4_ADDRESS0_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS0_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG0 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR0_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG0_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG0 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR1_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG0_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG0 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR2_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG0_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG0 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR3_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG0_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL1 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_L3_L4_CONTROL1_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL1_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS1 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER4_ADDRESS1_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS1_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG1 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR0_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG1_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG1 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR1_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG1_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG1 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR2_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG1_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG1 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR3_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG1_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL2 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_L3_L4_CONTROL2_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL2_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS2 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER4_ADDRESS2_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS2_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG2 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR0_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG2_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG2 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR1_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG2_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG2 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR2_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG2_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG2 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR3_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG2_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL3 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_L3_L4_CONTROL3_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL3_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS3 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER4_ADDRESS3_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS3_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG3 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR0_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG3_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG3 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR1_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG3_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG3 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR2_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG3_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG3 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_LAYER3_ADDR3_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG3_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG0 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_HASH_TABLE_REG0_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG0_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG1 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_HASH_TABLE_REG1_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG1_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG2 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_HASH_TABLE_REG2_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG2_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG3 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_HASH_TABLE_REG3_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG3_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG4 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_HASH_TABLE_REG4_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG4_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG5 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_HASH_TABLE_REG5_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG5_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG6 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_HASH_TABLE_REG6_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG6_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG7 register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_HASH_TABLE_REG7_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG7_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VLAN_INCL_REG register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_VLAN_INCL_REG_ADDR  ALT_EMAC_GMACGRP_VLAN_INCL_REG_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VLAN_HASH_TABLE_REG register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_VLAN_HASH_TABLE_REG_ADDR  ALT_EMAC_GMACGRP_VLAN_HASH_TABLE_REG_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TIMESTAMP_CONTROL register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TIMESTAMP_CONTROL_ADDR  ALT_EMAC_GMACGRP_TIMESTAMP_CONTROL_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SUB_SECOND_INCREMENT register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_SUB_SECOND_INCREMENT_ADDR  ALT_EMAC_GMACGRP_SUB_SECOND_INCREMENT_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_SYSTEM_TIME_SECONDS_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_SYSTEM_TIME_NANOSECONDS_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS_UPDATE register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_SYSTEM_TIME_SECONDS_UPDATE_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS_UPDATE_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS_UPDATE register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TIMESTAMP_ADDEND register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TIMESTAMP_ADDEND_ADDR  ALT_EMAC_GMACGRP_TIMESTAMP_ADDEND_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TARGET_TIME_SECONDS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TARGET_TIME_SECONDS_ADDR  ALT_EMAC_GMACGRP_TARGET_TIME_SECONDS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TARGET_TIME_NANOSECONDS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TARGET_TIME_NANOSECONDS_ADDR  ALT_EMAC_GMACGRP_TARGET_TIME_NANOSECONDS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_HIGHER_WORD_SECONDS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_SYSTEM_TIME_HIGHER_WORD_SECONDS_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_HIGHER_WORD_SECONDS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TIMESTAMP_STATUS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_TIMESTAMP_STATUS_ADDR  ALT_EMAC_GMACGRP_TIMESTAMP_STATUS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_PPS_CONTROL register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_PPS_CONTROL_ADDR  ALT_EMAC_GMACGRP_PPS_CONTROL_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_NANOSECONDS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_AUXILIARY_TIMESTAMP_NANOSECONDS_ADDR  ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_NANOSECONDS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_SECONDS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_AUXILIARY_TIMESTAMP_SECONDS_ADDR  ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_SECONDS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_PPS0_INTERVAL register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_PPS0_INTERVAL_ADDR  ALT_EMAC_GMACGRP_PPS0_INTERVAL_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_PPS0_WIDTH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_PPS0_WIDTH_ADDR  ALT_EMAC_GMACGRP_PPS0_WIDTH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS16_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS16_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS16_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS16_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS16_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS16_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS17_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS17_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS17_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS17_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS17_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS17_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS18_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS18_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS18_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS18_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS18_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS18_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS19_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS19_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS19_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS19_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS19_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS19_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS20_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS20_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS20_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS20_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS20_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS20_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS21_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS21_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS21_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS21_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS21_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS21_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS22_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS22_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS22_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS22_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS22_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS22_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS23_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS23_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS23_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS23_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS23_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS23_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS24_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS24_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS24_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS24_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS24_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS24_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS25_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS25_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS25_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS25_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS25_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS25_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS26_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS26_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS26_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS26_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS26_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS26_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS27_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS27_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS27_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS27_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS27_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS27_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS28_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS28_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS28_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS28_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS28_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS28_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS29_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS29_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS29_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS29_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS29_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS29_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS30_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS30_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS30_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS30_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS30_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS30_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS31_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS31_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS31_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS31_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS31_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS31_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS32_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS32_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS32_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS32_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS32_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS32_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS33_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS33_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS33_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS33_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS33_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS33_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS34_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS34_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS34_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS34_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS34_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS34_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS35_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS35_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS35_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS35_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS35_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS35_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS36_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS36_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS36_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS36_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS36_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS36_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS37_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS37_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS37_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS37_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS37_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS37_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS38_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS38_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS38_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS38_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS38_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS38_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS39_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS39_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS39_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS39_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS39_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS39_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS40_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS40_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS40_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS40_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS40_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS40_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS41_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS41_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS41_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS41_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS41_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS41_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS42_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS42_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS42_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS42_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS42_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS42_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS43_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS43_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS43_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS43_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS43_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS43_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS44_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS44_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS44_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS44_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS44_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS44_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS45_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS45_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS45_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS45_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS45_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS45_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS46_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS46_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS46_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS46_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS46_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS46_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS47_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS47_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS47_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS47_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS47_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS47_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS48_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS48_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS48_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS48_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS48_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS48_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS49_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS49_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS49_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS49_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS49_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS49_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS50_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS50_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS50_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS50_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS50_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS50_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS51_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS51_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS51_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS51_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS51_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS51_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS52_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS52_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS52_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS52_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS52_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS52_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS53_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS53_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS53_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS53_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS53_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS53_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS54_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS54_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS54_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS54_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS54_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS54_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS55_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS55_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS55_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS55_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS55_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS55_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS56_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS56_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS56_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS56_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS56_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS56_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS57_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS57_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS57_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS57_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS57_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS57_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS58_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS58_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS58_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS58_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS58_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS58_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS59_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS59_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS59_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS59_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS59_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS59_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS60_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS60_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS60_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS60_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS60_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS60_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS61_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS61_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS61_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS61_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS61_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS61_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS62_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS62_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS62_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS62_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS62_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS62_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS63_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS63_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS63_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS63_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS63_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS63_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS64_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS64_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS64_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS64_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS64_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS64_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS65_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS65_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS65_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS65_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS65_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS65_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS66_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS66_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS66_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS66_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS66_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS66_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS67_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS67_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS67_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS67_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS67_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS67_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS68_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS68_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS68_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS68_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS68_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS68_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS69_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS69_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS69_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS69_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS69_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS69_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS70_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS70_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS70_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS70_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS70_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS70_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS71_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS71_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS71_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS71_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS71_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS71_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS72_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS72_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS72_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS72_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS72_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS72_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS73_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS73_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS73_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS73_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS73_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS73_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS74_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS74_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS74_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS74_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS74_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS74_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS75_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS75_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS75_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS75_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS75_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS75_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS76_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS76_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS76_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS76_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS76_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS76_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS77_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS77_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS77_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS77_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS77_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS77_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS78_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS78_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS78_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS78_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS78_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS78_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS79_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS79_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS79_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS79_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS79_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS79_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS80_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS80_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS80_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS80_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS80_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS80_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS81_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS81_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS81_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS81_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS81_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS81_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS82_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS82_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS82_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS82_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS82_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS82_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS83_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS83_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS83_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS83_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS83_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS83_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS84_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS84_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS84_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS84_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS84_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS84_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS85_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS85_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS85_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS85_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS85_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS85_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS86_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS86_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS86_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS86_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS86_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS86_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS87_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS87_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS87_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS87_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS87_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS87_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS88_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS88_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS88_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS88_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS88_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS88_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS89_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS89_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS89_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS89_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS89_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS89_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS90_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS90_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS90_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS90_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS90_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS90_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS91_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS91_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS91_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS91_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS91_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS91_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS92_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS92_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS92_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS92_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS92_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS92_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS93_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS93_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS93_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS93_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS93_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS93_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS94_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS94_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS94_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS94_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS94_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS94_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS95_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS95_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS95_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS95_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS95_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS95_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS96_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS96_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS96_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS96_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS96_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS96_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS97_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS97_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS97_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS97_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS97_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS97_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS98_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS98_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS98_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS98_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS98_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS98_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS99_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS99_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS99_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS99_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS99_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS99_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS100_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS100_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS100_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS100_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS100_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS100_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS101_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS101_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS101_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS101_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS101_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS101_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS102_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS102_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS102_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS102_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS102_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS102_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS103_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS103_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS103_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS103_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS103_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS103_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS104_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS104_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS104_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS104_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS104_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS104_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS105_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS105_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS105_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS105_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS105_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS105_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS106_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS106_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS106_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS106_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS106_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS106_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS107_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS107_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS107_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS107_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS107_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS107_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS108_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS108_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS108_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS108_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS108_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS108_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS109_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS109_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS109_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS109_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS109_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS109_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS110_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS110_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS110_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS110_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS110_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS110_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS111_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS111_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS111_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS111_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS111_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS111_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS112_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS112_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS112_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS112_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS112_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS112_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS113_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS113_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS113_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS113_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS113_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS113_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS114_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS114_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS114_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS114_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS114_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS114_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS115_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS115_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS115_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS115_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS115_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS115_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS116_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS116_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS116_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS116_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS116_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS116_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS117_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS117_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS117_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS117_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS117_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS117_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS118_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS118_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS118_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS118_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS118_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS118_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS119_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS119_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS119_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS119_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS119_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS119_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS120_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS120_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS120_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS120_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS120_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS120_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS121_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS121_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS121_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS121_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS121_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS121_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS122_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS122_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS122_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS122_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS122_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS122_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS123_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS123_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS123_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS123_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS123_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS123_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS124_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS124_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS124_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS124_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS124_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS124_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS125_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS125_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS125_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS125_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS125_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS125_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS126_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS126_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS126_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS126_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS126_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS126_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS127_HIGH register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS127_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS127_HIGH_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS127_LOW register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_GMACGRP_MAC_ADDRESS127_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS127_LOW_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_BUS_MODE register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_BUS_MODE_ADDR  ALT_EMAC_DMAGRP_BUS_MODE_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_TRANSMIT_POLL_DEMAND register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_TRANSMIT_POLL_DEMAND_ADDR  ALT_EMAC_DMAGRP_TRANSMIT_POLL_DEMAND_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_RECEIVE_POLL_DEMAND register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_RECEIVE_POLL_DEMAND_ADDR  ALT_EMAC_DMAGRP_RECEIVE_POLL_DEMAND_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_RECEIVE_DESCRIPTOR_LIST_ADDRESS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_RECEIVE_DESCRIPTOR_LIST_ADDRESS_ADDR  ALT_EMAC_DMAGRP_RECEIVE_DESCRIPTOR_LIST_ADDRESS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_TRANSMIT_DESCRIPTOR_LIST_ADDRESS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_TRANSMIT_DESCRIPTOR_LIST_ADDRESS_ADDR  ALT_EMAC_DMAGRP_TRANSMIT_DESCRIPTOR_LIST_ADDRESS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_STATUS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_STATUS_ADDR  ALT_EMAC_DMAGRP_STATUS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_OPERATION_MODE register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_OPERATION_MODE_ADDR  ALT_EMAC_DMAGRP_OPERATION_MODE_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_INTERRUPT_ENABLE register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_INTERRUPT_ENABLE_ADDR  ALT_EMAC_DMAGRP_INTERRUPT_ENABLE_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_ADDR  ALT_EMAC_DMAGRP_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_RECEIVE_INTERRUPT_WATCHDOG_TIMER register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_RECEIVE_INTERRUPT_WATCHDOG_TIMER_ADDR  ALT_EMAC_DMAGRP_RECEIVE_INTERRUPT_WATCHDOG_TIMER_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_AXI_BUS_MODE register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_AXI_BUS_MODE_ADDR  ALT_EMAC_DMAGRP_AXI_BUS_MODE_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_AHB_OR_AXI_STATUS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_AHB_OR_AXI_STATUS_ADDR  ALT_EMAC_DMAGRP_AHB_OR_AXI_STATUS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_DESCRIPTOR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_CURRENT_HOST_TRANSMIT_DESCRIPTOR_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_DESCRIPTOR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_DESCRIPTOR register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_CURRENT_HOST_RECEIVE_DESCRIPTOR_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_DESCRIPTOR_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS_ADDR(ALT_EMAC1_ADDR)
/* The address of the ALT_EMAC_DMAGRP_HW_FEATURE register for the ALT_EMAC1 instance. */
#define ALT_EMAC1_DMAGRP_HW_FEATURE_ADDR  ALT_EMAC_DMAGRP_HW_FEATURE_ADDR(ALT_EMAC1_ADDR)
/* The base address byte offset for the start of the ALT_EMAC1 component. */
#define ALT_EMAC1_OFST        0xff802000
/* The start address of the ALT_EMAC1 component. */
#define ALT_EMAC1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_EMAC1_OFST))
/* The lower bound address range of the ALT_EMAC1 component. */
#define ALT_EMAC1_LB_ADDR     ALT_EMAC1_ADDR
/* The upper bound address range of the ALT_EMAC1 component. */
#define ALT_EMAC1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_EMAC1_ADDR) + 0x105c) - 1))


/*
 * Component Instance : emac2
 * 
 * Instance emac2 of component ALT_EMAC.
 * 
 * 
 */
/* The address of the ALT_EMAC_GMACGRP_MAC_CONFIGURATION register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_CONFIGURATION_ADDR  ALT_EMAC_GMACGRP_MAC_CONFIGURATION_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_FRAME_FILTER register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_FRAME_FILTER_ADDR  ALT_EMAC_GMACGRP_MAC_FRAME_FILTER_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_GMII_ADDRESS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_GMII_ADDRESS_ADDR  ALT_EMAC_GMACGRP_GMII_ADDRESS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_GMII_DATA register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_GMII_DATA_ADDR  ALT_EMAC_GMACGRP_GMII_DATA_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_FLOW_CONTROL register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_FLOW_CONTROL_ADDR  ALT_EMAC_GMACGRP_FLOW_CONTROL_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VLAN_TAG register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_VLAN_TAG_ADDR  ALT_EMAC_GMACGRP_VLAN_TAG_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VERSION register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_VERSION_ADDR  ALT_EMAC_GMACGRP_VERSION_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_DEBUG register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_DEBUG_ADDR  ALT_EMAC_GMACGRP_DEBUG_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LPI_CONTROL_STATUS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LPI_CONTROL_STATUS_ADDR  ALT_EMAC_GMACGRP_LPI_CONTROL_STATUS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LPI_TIMERS_CONTROL register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LPI_TIMERS_CONTROL_ADDR  ALT_EMAC_GMACGRP_LPI_TIMERS_CONTROL_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_INTERRUPT_STATUS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_INTERRUPT_STATUS_ADDR  ALT_EMAC_GMACGRP_INTERRUPT_STATUS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_INTERRUPT_MASK register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_INTERRUPT_MASK_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS0_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS0_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS0_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS0_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS0_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS0_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS1_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS1_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS1_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS1_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS1_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS1_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS2_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS2_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS2_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS2_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS2_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS2_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS3_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS3_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS3_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS3_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS3_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS3_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS4_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS4_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS4_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS4_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS4_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS4_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS5_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS5_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS5_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS5_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS5_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS5_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS6_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS6_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS6_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS6_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS6_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS6_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS7_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS7_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS7_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS7_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS7_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS7_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS8_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS8_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS8_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS8_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS8_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS8_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS9_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS9_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS9_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS9_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS9_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS9_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS10_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS10_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS10_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS10_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS10_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS10_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS11_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS11_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS11_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS11_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS11_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS11_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS12_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS12_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS12_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS12_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS12_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS12_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS13_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS13_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS13_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS13_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS13_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS13_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS14_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS14_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS14_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS14_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS14_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS14_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS15_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS15_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS15_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS15_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS15_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS15_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SGMII_RGMII_SMII_CONTROL_STATUS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_SGMII_RGMII_SMII_CONTROL_STATUS_ADDR  ALT_EMAC_GMACGRP_SGMII_RGMII_SMII_CONTROL_STATUS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_WDOG_TIMEOUT register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_WDOG_TIMEOUT_ADDR  ALT_EMAC_GMACGRP_WDOG_TIMEOUT_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_GENPIO register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_GENPIO_ADDR  ALT_EMAC_GMACGRP_GENPIO_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_CONTROL register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MMC_CONTROL_ADDR  ALT_EMAC_GMACGRP_MMC_CONTROL_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MMC_RECEIVE_INTERRUPT_ADDR  ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MMC_TRANSMIT_INTERRUPT_ADDR  ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT_MASK register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MMC_RECEIVE_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_MMC_RECEIVE_INTERRUPT_MASK_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT_MASK register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MMC_TRANSMIT_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_MMC_TRANSMIT_INTERRUPT_MASK_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXOCTETCOUNT_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXOCTETCOUNT_GB_ADDR  ALT_EMAC_GMACGRP_TXOCTETCOUNT_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXFRAMECOUNT_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXFRAMECOUNT_GB_ADDR  ALT_EMAC_GMACGRP_TXFRAMECOUNT_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXBROADCASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXMULTICASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX64OCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TX64OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX64OCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX65TO127OCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TX65TO127OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX65TO127OCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX128TO255OCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TX128TO255OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX128TO255OCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX256TO511OCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TX256TO511OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX256TO511OCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX512TO1023OCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TX512TO1023OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX512TO1023OCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TX1024TOMAXOCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TX1024TOMAXOCTETS_GB_ADDR  ALT_EMAC_GMACGRP_TX1024TOMAXOCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXUNICASTFRAMES_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXUNICASTFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_TXUNICASTFRAMES_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXMULTICASTFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_TXMULTICASTFRAMES_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXBROADCASTFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_TXBROADCASTFRAMES_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXUNDERFLOWERROR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXUNDERFLOWERROR_ADDR  ALT_EMAC_GMACGRP_TXUNDERFLOWERROR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXSINGLECOL_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXSINGLECOL_G_ADDR  ALT_EMAC_GMACGRP_TXSINGLECOL_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXMULTICOL_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXMULTICOL_G_ADDR  ALT_EMAC_GMACGRP_TXMULTICOL_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXDEFERRED register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXDEFERRED_ADDR  ALT_EMAC_GMACGRP_TXDEFERRED_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXLATECOL register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXLATECOL_ADDR  ALT_EMAC_GMACGRP_TXLATECOL_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXEXESSCOL register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXEXESSCOL_ADDR  ALT_EMAC_GMACGRP_TXEXESSCOL_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXCARRIERERR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXCARRIERERR_ADDR  ALT_EMAC_GMACGRP_TXCARRIERERR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXOCTETCNT register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXOCTETCNT_ADDR  ALT_EMAC_GMACGRP_TXOCTETCNT_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXFRAMECOUNT_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXFRAMECOUNT_G_ADDR  ALT_EMAC_GMACGRP_TXFRAMECOUNT_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXEXCESSDEF register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXEXCESSDEF_ADDR  ALT_EMAC_GMACGRP_TXEXCESSDEF_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXPAUSEFRAMES register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXPAUSEFRAMES_ADDR  ALT_EMAC_GMACGRP_TXPAUSEFRAMES_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXVLANFRAMES_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXVLANFRAMES_G_ADDR  ALT_EMAC_GMACGRP_TXVLANFRAMES_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TXOVERSIZE_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TXOVERSIZE_G_ADDR  ALT_EMAC_GMACGRP_TXOVERSIZE_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXFRAMECOUNT_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXFRAMECOUNT_GB_ADDR  ALT_EMAC_GMACGRP_RXFRAMECOUNT_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOCTETCOUNT_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXOCTETCOUNT_GB_ADDR  ALT_EMAC_GMACGRP_RXOCTETCOUNT_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOCTETCOUNT_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXOCTETCOUNT_G_ADDR  ALT_EMAC_GMACGRP_RXOCTETCOUNT_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXBROADCASTFRAMES_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXBROADCASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXBROADCASTFRAMES_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXMULTICASTFRAMES_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXMULTICASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXMULTICASTFRAMES_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXCRCERROR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXCRCERROR_ADDR  ALT_EMAC_GMACGRP_RXCRCERROR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXALIGNMENTERROR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXALIGNMENTERROR_ADDR  ALT_EMAC_GMACGRP_RXALIGNMENTERROR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXRUNTERROR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXRUNTERROR_ADDR  ALT_EMAC_GMACGRP_RXRUNTERROR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXJABBERERROR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXJABBERERROR_ADDR  ALT_EMAC_GMACGRP_RXJABBERERROR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUNDERSIZE_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXUNDERSIZE_G_ADDR  ALT_EMAC_GMACGRP_RXUNDERSIZE_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOVERSIZE_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXOVERSIZE_G_ADDR  ALT_EMAC_GMACGRP_RXOVERSIZE_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX64OCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RX64OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX64OCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX65TO127OCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RX65TO127OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX65TO127OCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX128TO255OCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RX128TO255OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX128TO255OCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX256TO511OCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RX256TO511OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX256TO511OCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX512TO1023OCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RX512TO1023OCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX512TO1023OCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RX1024TOMAXOCTETS_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RX1024TOMAXOCTETS_GB_ADDR  ALT_EMAC_GMACGRP_RX1024TOMAXOCTETS_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUNICASTFRAMES_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXUNICASTFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXUNICASTFRAMES_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXLENGTHERROR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXLENGTHERROR_ADDR  ALT_EMAC_GMACGRP_RXLENGTHERROR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXOUTOFRANGETYPE register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXOUTOFRANGETYPE_ADDR  ALT_EMAC_GMACGRP_RXOUTOFRANGETYPE_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXPAUSEFRAMES register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXPAUSEFRAMES_ADDR  ALT_EMAC_GMACGRP_RXPAUSEFRAMES_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXFIFOOVERFLOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXFIFOOVERFLOW_ADDR  ALT_EMAC_GMACGRP_RXFIFOOVERFLOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXVLANFRAMES_GB register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXVLANFRAMES_GB_ADDR  ALT_EMAC_GMACGRP_RXVLANFRAMES_GB_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXWATCHDOGERROR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXWATCHDOGERROR_ADDR  ALT_EMAC_GMACGRP_RXWATCHDOGERROR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXRCVERROR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXRCVERROR_ADDR  ALT_EMAC_GMACGRP_RXRCVERROR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXCTRLFRAMES_G register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXCTRLFRAMES_G_ADDR  ALT_EMAC_GMACGRP_RXCTRLFRAMES_G_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_MASK register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_MASK_ADDR  ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_MASK_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_ADDR  ALT_EMAC_GMACGRP_MMC_IPC_RECEIVE_INTERRUPT_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_GD_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV4_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_GD_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_HDRERR_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV4_HDRERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_HDRERR_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_NOPAY_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV4_NOPAY_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_NOPAY_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_FRAG_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV4_FRAG_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_FRAG_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_UDSBL_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV4_UDSBL_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_UDSBL_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_GD_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV6_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_GD_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_HDRERR_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV6_HDRERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_HDRERR_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_NOPAY_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV6_NOPAY_FRMS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_NOPAY_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_GD_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXUDP_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXUDP_GD_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_ERR_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXUDP_ERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXUDP_ERR_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCP_GD_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXTCP_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXTCP_GD_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCP_ERR_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXTCP_ERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXTCP_ERR_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_GD_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXICMP_GD_FRMS_ADDR  ALT_EMAC_GMACGRP_RXICMP_GD_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_ERR_FRMS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXICMP_ERR_FRMS_ADDR  ALT_EMAC_GMACGRP_RXICMP_ERR_FRMS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_GD_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV4_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_GD_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_HDRERR_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV4_HDRERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_HDRERR_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_NOPAY_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV4_NOPAY_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_NOPAY_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_FRAG_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV4_FRAG_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_FRAG_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV4_UDSBL_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV4_UDSBL_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV4_UDSBL_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_GD_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV6_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_GD_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_HDRERR_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV6_HDRERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_HDRERR_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXIPV6_NOPAY_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXIPV6_NOPAY_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXIPV6_NOPAY_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_GD_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXUDP_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXUDP_GD_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXUDP_ERR_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXUDP_ERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXUDP_ERR_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCP_GD_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXTCP_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXTCP_GD_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXTCPERROCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXTCPERROCTETS_ADDR  ALT_EMAC_GMACGRP_RXTCPERROCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_GD_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXICMP_GD_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXICMP_GD_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_RXICMP_ERR_OCTETS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_RXICMP_ERR_OCTETS_ADDR  ALT_EMAC_GMACGRP_RXICMP_ERR_OCTETS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL0 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_L3_L4_CONTROL0_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL0_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS0 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER4_ADDRESS0_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS0_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG0 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR0_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG0_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG0 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR1_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG0_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG0 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR2_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG0_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG0 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR3_REG0_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG0_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL1 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_L3_L4_CONTROL1_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL1_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS1 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER4_ADDRESS1_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS1_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG1 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR0_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG1_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG1 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR1_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG1_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG1 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR2_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG1_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG1 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR3_REG1_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG1_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL2 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_L3_L4_CONTROL2_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL2_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS2 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER4_ADDRESS2_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS2_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG2 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR0_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG2_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG2 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR1_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG2_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG2 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR2_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG2_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG2 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR3_REG2_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG2_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_L3_L4_CONTROL3 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_L3_L4_CONTROL3_ADDR  ALT_EMAC_GMACGRP_L3_L4_CONTROL3_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER4_ADDRESS3 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER4_ADDRESS3_ADDR  ALT_EMAC_GMACGRP_LAYER4_ADDRESS3_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG3 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR0_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR0_REG3_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG3 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR1_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR1_REG3_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG3 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR2_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR2_REG3_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG3 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_LAYER3_ADDR3_REG3_ADDR  ALT_EMAC_GMACGRP_LAYER3_ADDR3_REG3_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG0 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_HASH_TABLE_REG0_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG0_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG1 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_HASH_TABLE_REG1_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG1_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG2 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_HASH_TABLE_REG2_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG2_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG3 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_HASH_TABLE_REG3_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG3_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG4 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_HASH_TABLE_REG4_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG4_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG5 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_HASH_TABLE_REG5_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG5_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG6 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_HASH_TABLE_REG6_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG6_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_HASH_TABLE_REG7 register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_HASH_TABLE_REG7_ADDR  ALT_EMAC_GMACGRP_HASH_TABLE_REG7_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VLAN_INCL_REG register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_VLAN_INCL_REG_ADDR  ALT_EMAC_GMACGRP_VLAN_INCL_REG_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_VLAN_HASH_TABLE_REG register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_VLAN_HASH_TABLE_REG_ADDR  ALT_EMAC_GMACGRP_VLAN_HASH_TABLE_REG_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TIMESTAMP_CONTROL register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TIMESTAMP_CONTROL_ADDR  ALT_EMAC_GMACGRP_TIMESTAMP_CONTROL_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SUB_SECOND_INCREMENT register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_SUB_SECOND_INCREMENT_ADDR  ALT_EMAC_GMACGRP_SUB_SECOND_INCREMENT_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_SYSTEM_TIME_SECONDS_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_SYSTEM_TIME_NANOSECONDS_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS_UPDATE register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_SYSTEM_TIME_SECONDS_UPDATE_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_SECONDS_UPDATE_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS_UPDATE register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TIMESTAMP_ADDEND register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TIMESTAMP_ADDEND_ADDR  ALT_EMAC_GMACGRP_TIMESTAMP_ADDEND_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TARGET_TIME_SECONDS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TARGET_TIME_SECONDS_ADDR  ALT_EMAC_GMACGRP_TARGET_TIME_SECONDS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TARGET_TIME_NANOSECONDS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TARGET_TIME_NANOSECONDS_ADDR  ALT_EMAC_GMACGRP_TARGET_TIME_NANOSECONDS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_SYSTEM_TIME_HIGHER_WORD_SECONDS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_SYSTEM_TIME_HIGHER_WORD_SECONDS_ADDR  ALT_EMAC_GMACGRP_SYSTEM_TIME_HIGHER_WORD_SECONDS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_TIMESTAMP_STATUS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_TIMESTAMP_STATUS_ADDR  ALT_EMAC_GMACGRP_TIMESTAMP_STATUS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_PPS_CONTROL register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_PPS_CONTROL_ADDR  ALT_EMAC_GMACGRP_PPS_CONTROL_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_NANOSECONDS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_AUXILIARY_TIMESTAMP_NANOSECONDS_ADDR  ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_NANOSECONDS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_SECONDS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_AUXILIARY_TIMESTAMP_SECONDS_ADDR  ALT_EMAC_GMACGRP_AUXILIARY_TIMESTAMP_SECONDS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_PPS0_INTERVAL register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_PPS0_INTERVAL_ADDR  ALT_EMAC_GMACGRP_PPS0_INTERVAL_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_PPS0_WIDTH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_PPS0_WIDTH_ADDR  ALT_EMAC_GMACGRP_PPS0_WIDTH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS16_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS16_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS16_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS16_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS16_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS16_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS17_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS17_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS17_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS17_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS17_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS17_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS18_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS18_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS18_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS18_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS18_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS18_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS19_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS19_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS19_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS19_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS19_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS19_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS20_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS20_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS20_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS20_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS20_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS20_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS21_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS21_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS21_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS21_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS21_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS21_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS22_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS22_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS22_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS22_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS22_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS22_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS23_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS23_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS23_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS23_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS23_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS23_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS24_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS24_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS24_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS24_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS24_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS24_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS25_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS25_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS25_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS25_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS25_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS25_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS26_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS26_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS26_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS26_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS26_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS26_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS27_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS27_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS27_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS27_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS27_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS27_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS28_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS28_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS28_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS28_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS28_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS28_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS29_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS29_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS29_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS29_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS29_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS29_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS30_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS30_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS30_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS30_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS30_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS30_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS31_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS31_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS31_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS31_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS31_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS31_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS32_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS32_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS32_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS32_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS32_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS32_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS33_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS33_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS33_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS33_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS33_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS33_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS34_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS34_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS34_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS34_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS34_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS34_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS35_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS35_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS35_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS35_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS35_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS35_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS36_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS36_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS36_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS36_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS36_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS36_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS37_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS37_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS37_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS37_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS37_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS37_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS38_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS38_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS38_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS38_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS38_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS38_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS39_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS39_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS39_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS39_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS39_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS39_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS40_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS40_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS40_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS40_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS40_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS40_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS41_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS41_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS41_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS41_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS41_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS41_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS42_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS42_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS42_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS42_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS42_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS42_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS43_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS43_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS43_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS43_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS43_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS43_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS44_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS44_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS44_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS44_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS44_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS44_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS45_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS45_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS45_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS45_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS45_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS45_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS46_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS46_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS46_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS46_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS46_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS46_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS47_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS47_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS47_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS47_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS47_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS47_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS48_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS48_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS48_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS48_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS48_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS48_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS49_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS49_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS49_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS49_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS49_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS49_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS50_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS50_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS50_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS50_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS50_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS50_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS51_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS51_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS51_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS51_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS51_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS51_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS52_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS52_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS52_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS52_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS52_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS52_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS53_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS53_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS53_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS53_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS53_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS53_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS54_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS54_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS54_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS54_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS54_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS54_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS55_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS55_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS55_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS55_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS55_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS55_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS56_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS56_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS56_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS56_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS56_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS56_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS57_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS57_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS57_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS57_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS57_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS57_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS58_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS58_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS58_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS58_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS58_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS58_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS59_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS59_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS59_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS59_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS59_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS59_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS60_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS60_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS60_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS60_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS60_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS60_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS61_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS61_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS61_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS61_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS61_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS61_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS62_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS62_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS62_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS62_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS62_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS62_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS63_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS63_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS63_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS63_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS63_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS63_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS64_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS64_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS64_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS64_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS64_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS64_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS65_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS65_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS65_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS65_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS65_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS65_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS66_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS66_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS66_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS66_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS66_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS66_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS67_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS67_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS67_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS67_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS67_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS67_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS68_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS68_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS68_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS68_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS68_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS68_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS69_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS69_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS69_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS69_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS69_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS69_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS70_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS70_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS70_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS70_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS70_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS70_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS71_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS71_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS71_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS71_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS71_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS71_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS72_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS72_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS72_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS72_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS72_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS72_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS73_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS73_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS73_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS73_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS73_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS73_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS74_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS74_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS74_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS74_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS74_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS74_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS75_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS75_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS75_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS75_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS75_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS75_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS76_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS76_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS76_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS76_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS76_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS76_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS77_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS77_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS77_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS77_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS77_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS77_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS78_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS78_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS78_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS78_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS78_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS78_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS79_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS79_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS79_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS79_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS79_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS79_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS80_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS80_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS80_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS80_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS80_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS80_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS81_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS81_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS81_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS81_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS81_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS81_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS82_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS82_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS82_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS82_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS82_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS82_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS83_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS83_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS83_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS83_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS83_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS83_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS84_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS84_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS84_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS84_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS84_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS84_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS85_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS85_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS85_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS85_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS85_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS85_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS86_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS86_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS86_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS86_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS86_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS86_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS87_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS87_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS87_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS87_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS87_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS87_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS88_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS88_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS88_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS88_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS88_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS88_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS89_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS89_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS89_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS89_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS89_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS89_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS90_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS90_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS90_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS90_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS90_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS90_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS91_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS91_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS91_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS91_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS91_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS91_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS92_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS92_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS92_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS92_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS92_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS92_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS93_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS93_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS93_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS93_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS93_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS93_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS94_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS94_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS94_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS94_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS94_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS94_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS95_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS95_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS95_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS95_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS95_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS95_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS96_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS96_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS96_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS96_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS96_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS96_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS97_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS97_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS97_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS97_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS97_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS97_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS98_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS98_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS98_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS98_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS98_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS98_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS99_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS99_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS99_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS99_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS99_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS99_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS100_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS100_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS100_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS100_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS100_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS100_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS101_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS101_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS101_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS101_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS101_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS101_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS102_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS102_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS102_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS102_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS102_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS102_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS103_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS103_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS103_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS103_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS103_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS103_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS104_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS104_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS104_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS104_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS104_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS104_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS105_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS105_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS105_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS105_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS105_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS105_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS106_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS106_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS106_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS106_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS106_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS106_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS107_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS107_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS107_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS107_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS107_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS107_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS108_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS108_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS108_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS108_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS108_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS108_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS109_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS109_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS109_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS109_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS109_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS109_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS110_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS110_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS110_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS110_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS110_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS110_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS111_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS111_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS111_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS111_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS111_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS111_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS112_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS112_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS112_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS112_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS112_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS112_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS113_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS113_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS113_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS113_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS113_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS113_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS114_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS114_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS114_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS114_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS114_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS114_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS115_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS115_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS115_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS115_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS115_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS115_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS116_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS116_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS116_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS116_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS116_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS116_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS117_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS117_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS117_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS117_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS117_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS117_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS118_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS118_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS118_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS118_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS118_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS118_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS119_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS119_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS119_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS119_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS119_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS119_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS120_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS120_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS120_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS120_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS120_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS120_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS121_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS121_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS121_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS121_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS121_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS121_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS122_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS122_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS122_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS122_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS122_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS122_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS123_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS123_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS123_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS123_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS123_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS123_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS124_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS124_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS124_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS124_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS124_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS124_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS125_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS125_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS125_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS125_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS125_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS125_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS126_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS126_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS126_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS126_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS126_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS126_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS127_HIGH register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS127_HIGH_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS127_HIGH_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_GMACGRP_MAC_ADDRESS127_LOW register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_GMACGRP_MAC_ADDRESS127_LOW_ADDR  ALT_EMAC_GMACGRP_MAC_ADDRESS127_LOW_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_BUS_MODE register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_BUS_MODE_ADDR  ALT_EMAC_DMAGRP_BUS_MODE_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_TRANSMIT_POLL_DEMAND register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_TRANSMIT_POLL_DEMAND_ADDR  ALT_EMAC_DMAGRP_TRANSMIT_POLL_DEMAND_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_RECEIVE_POLL_DEMAND register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_RECEIVE_POLL_DEMAND_ADDR  ALT_EMAC_DMAGRP_RECEIVE_POLL_DEMAND_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_RECEIVE_DESCRIPTOR_LIST_ADDRESS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_RECEIVE_DESCRIPTOR_LIST_ADDRESS_ADDR  ALT_EMAC_DMAGRP_RECEIVE_DESCRIPTOR_LIST_ADDRESS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_TRANSMIT_DESCRIPTOR_LIST_ADDRESS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_TRANSMIT_DESCRIPTOR_LIST_ADDRESS_ADDR  ALT_EMAC_DMAGRP_TRANSMIT_DESCRIPTOR_LIST_ADDRESS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_STATUS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_STATUS_ADDR  ALT_EMAC_DMAGRP_STATUS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_OPERATION_MODE register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_OPERATION_MODE_ADDR  ALT_EMAC_DMAGRP_OPERATION_MODE_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_INTERRUPT_ENABLE register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_INTERRUPT_ENABLE_ADDR  ALT_EMAC_DMAGRP_INTERRUPT_ENABLE_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_ADDR  ALT_EMAC_DMAGRP_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_RECEIVE_INTERRUPT_WATCHDOG_TIMER register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_RECEIVE_INTERRUPT_WATCHDOG_TIMER_ADDR  ALT_EMAC_DMAGRP_RECEIVE_INTERRUPT_WATCHDOG_TIMER_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_AXI_BUS_MODE register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_AXI_BUS_MODE_ADDR  ALT_EMAC_DMAGRP_AXI_BUS_MODE_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_AHB_OR_AXI_STATUS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_AHB_OR_AXI_STATUS_ADDR  ALT_EMAC_DMAGRP_AHB_OR_AXI_STATUS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_DESCRIPTOR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_CURRENT_HOST_TRANSMIT_DESCRIPTOR_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_DESCRIPTOR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_DESCRIPTOR register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_CURRENT_HOST_RECEIVE_DESCRIPTOR_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_DESCRIPTOR_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS_ADDR  ALT_EMAC_DMAGRP_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS_ADDR(ALT_EMAC2_ADDR)
/* The address of the ALT_EMAC_DMAGRP_HW_FEATURE register for the ALT_EMAC2 instance. */
#define ALT_EMAC2_DMAGRP_HW_FEATURE_ADDR  ALT_EMAC_DMAGRP_HW_FEATURE_ADDR(ALT_EMAC2_ADDR)
/* The base address byte offset for the start of the ALT_EMAC2 component. */
#define ALT_EMAC2_OFST        0xff804000
/* The start address of the ALT_EMAC2 component. */
#define ALT_EMAC2_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_EMAC2_OFST))
/* The lower bound address range of the ALT_EMAC2 component. */
#define ALT_EMAC2_LB_ADDR     ALT_EMAC2_ADDR
/* The upper bound address range of the ALT_EMAC2 component. */
#define ALT_EMAC2_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_EMAC2_ADDR) + 0x105c) - 1))


/*
 * Component Instance : hps_sdmmc
 * 
 * Instance hps_sdmmc of component ALT_SDMMC.
 * 
 * 
 */
/* The address of the ALT_SDMMC_CTRL register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_CTRL_ADDR  ALT_SDMMC_CTRL_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_PWREN register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_PWREN_ADDR  ALT_SDMMC_PWREN_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CLKDIV register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_CLKDIV_ADDR  ALT_SDMMC_CLKDIV_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CLKSRC register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_CLKSRC_ADDR  ALT_SDMMC_CLKSRC_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CLKENA register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_CLKENA_ADDR  ALT_SDMMC_CLKENA_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_TMOUT register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_TMOUT_ADDR  ALT_SDMMC_TMOUT_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CTYPE register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_CTYPE_ADDR  ALT_SDMMC_CTYPE_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_BLKSIZ register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_BLKSIZ_ADDR  ALT_SDMMC_BLKSIZ_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_BYTCNT register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_BYTCNT_ADDR  ALT_SDMMC_BYTCNT_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_INTMASK register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_INTMASK_ADDR  ALT_SDMMC_INTMASK_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CMDARG register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_CMDARG_ADDR  ALT_SDMMC_CMDARG_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CMD register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_CMD_ADDR  ALT_SDMMC_CMD_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RESP0 register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_RESP0_ADDR  ALT_SDMMC_RESP0_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RESP1 register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_RESP1_ADDR  ALT_SDMMC_RESP1_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RESP2 register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_RESP2_ADDR  ALT_SDMMC_RESP2_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RESP3 register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_RESP3_ADDR  ALT_SDMMC_RESP3_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_MINTSTS register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_MINTSTS_ADDR  ALT_SDMMC_MINTSTS_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RINTSTS register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_RINTSTS_ADDR  ALT_SDMMC_RINTSTS_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_STATUS register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_STATUS_ADDR  ALT_SDMMC_STATUS_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_FIFOTH register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_FIFOTH_ADDR  ALT_SDMMC_FIFOTH_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CDETECT register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_CDETECT_ADDR  ALT_SDMMC_CDETECT_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_WRTPRT register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_WRTPRT_ADDR  ALT_SDMMC_WRTPRT_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_GPIO register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_GPIO_ADDR  ALT_SDMMC_GPIO_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_TCBCNT register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_TCBCNT_ADDR  ALT_SDMMC_TCBCNT_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_TBBCNT register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_TBBCNT_ADDR  ALT_SDMMC_TBBCNT_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_DEBNCE register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_DEBNCE_ADDR  ALT_SDMMC_DEBNCE_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_USRID register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_USRID_ADDR  ALT_SDMMC_USRID_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_VERID register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_VERID_ADDR  ALT_SDMMC_VERID_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_HCON register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_HCON_ADDR  ALT_SDMMC_HCON_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_UHS_REG register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_UHS_REG_ADDR  ALT_SDMMC_UHS_REG_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RST_N register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_RST_N_ADDR  ALT_SDMMC_RST_N_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_BMOD register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_BMOD_ADDR  ALT_SDMMC_BMOD_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_PLDMND register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_PLDMND_ADDR  ALT_SDMMC_PLDMND_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_DBADDR register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_DBADDR_ADDR  ALT_SDMMC_DBADDR_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_IDSTS register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_IDSTS_ADDR  ALT_SDMMC_IDSTS_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_IDINTEN register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_IDINTEN_ADDR  ALT_SDMMC_IDINTEN_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_DSCADDR register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_DSCADDR_ADDR  ALT_SDMMC_DSCADDR_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_BUFADDR register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_BUFADDR_ADDR  ALT_SDMMC_BUFADDR_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CARDTHRCTL register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_CARDTHRCTL_ADDR  ALT_SDMMC_CARDTHRCTL_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_BACK_END_POWER_R register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_BACK_END_POWER_R_ADDR  ALT_SDMMC_BACK_END_POWER_R_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_UHS_REG_EXT register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_UHS_REG_EXT_ADDR  ALT_SDMMC_UHS_REG_EXT_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_EMMC_DDR_REG register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_EMMC_DDR_REG_ADDR  ALT_SDMMC_EMMC_DDR_REG_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the ALT_SDMMC_ENABLE_SHIFT register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_ENABLE_SHIFT_ADDR  ALT_SDMMC_ENABLE_SHIFT_ADDR(ALT_HPS_SDMMC_ADDR)
/* The address of the SDMMC_DATA register for the ALT_HPS_SDMMC instance. */
#define ALT_HPS_SDMMC_DATA_ADDR  SDMMC_DATA_ADDR(ALT_HPS_SDMMC_ADDR)
/* The base address byte offset for the start of the ALT_HPS_SDMMC component. */
#define ALT_HPS_SDMMC_OFST        0xff808000
/* The start address of the ALT_HPS_SDMMC component. */
#define ALT_HPS_SDMMC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_SDMMC_OFST))
/* The lower bound address range of the ALT_HPS_SDMMC component. */
#define ALT_HPS_SDMMC_LB_ADDR     ALT_HPS_SDMMC_ADDR
/* The upper bound address range of the ALT_HPS_SDMMC component. */
#define ALT_HPS_SDMMC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_SDMMC_ADDR) + 0x400) - 1))


/*
 * Component Instance : ecc_emac0_rx
 * 
 * Instance ecc_emac0_rx of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_ECC_EMAC0_RX instance. */
#define ALT_ECC_EMAC0_RX_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_ECC_EMAC0_RX_ADDR)
/* The base address byte offset for the start of the ALT_ECC_EMAC0_RX component. */
#define ALT_ECC_EMAC0_RX_OFST        0xff8c0000
/* The start address of the ALT_ECC_EMAC0_RX component. */
#define ALT_ECC_EMAC0_RX_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_ECC_EMAC0_RX_OFST))
/* The lower bound address range of the ALT_ECC_EMAC0_RX component. */
#define ALT_ECC_EMAC0_RX_LB_ADDR     ALT_ECC_EMAC0_RX_ADDR
/* The upper bound address range of the ALT_ECC_EMAC0_RX component. */
#define ALT_ECC_EMAC0_RX_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_ECC_EMAC0_RX_ADDR) + 0x400) - 1))


/*
 * Component Instance : ecc_emac0_tx
 * 
 * Instance ecc_emac0_tx of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_ECC_EMAC0_TX instance. */
#define ALT_ECC_EMAC0_TX_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_ECC_EMAC0_TX_ADDR)
/* The base address byte offset for the start of the ALT_ECC_EMAC0_TX component. */
#define ALT_ECC_EMAC0_TX_OFST        0xff8c0400
/* The start address of the ALT_ECC_EMAC0_TX component. */
#define ALT_ECC_EMAC0_TX_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_ECC_EMAC0_TX_OFST))
/* The lower bound address range of the ALT_ECC_EMAC0_TX component. */
#define ALT_ECC_EMAC0_TX_LB_ADDR     ALT_ECC_EMAC0_TX_ADDR
/* The upper bound address range of the ALT_ECC_EMAC0_TX component. */
#define ALT_ECC_EMAC0_TX_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_ECC_EMAC0_TX_ADDR) + 0x400) - 1))


/*
 * Component Instance : ecc_emac1_rx
 * 
 * Instance ecc_emac1_rx of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_ECC_EMAC1_RX instance. */
#define ALT_ECC_EMAC1_RX_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_ECC_EMAC1_RX_ADDR)
/* The base address byte offset for the start of the ALT_ECC_EMAC1_RX component. */
#define ALT_ECC_EMAC1_RX_OFST        0xff8c0800
/* The start address of the ALT_ECC_EMAC1_RX component. */
#define ALT_ECC_EMAC1_RX_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_ECC_EMAC1_RX_OFST))
/* The lower bound address range of the ALT_ECC_EMAC1_RX component. */
#define ALT_ECC_EMAC1_RX_LB_ADDR     ALT_ECC_EMAC1_RX_ADDR
/* The upper bound address range of the ALT_ECC_EMAC1_RX component. */
#define ALT_ECC_EMAC1_RX_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_ECC_EMAC1_RX_ADDR) + 0x400) - 1))


/*
 * Component Instance : ecc_emac1_tx
 * 
 * Instance ecc_emac1_tx of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_ECC_EMAC1_TX instance. */
#define ALT_ECC_EMAC1_TX_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_ECC_EMAC1_TX_ADDR)
/* The base address byte offset for the start of the ALT_ECC_EMAC1_TX component. */
#define ALT_ECC_EMAC1_TX_OFST        0xff8c0c00
/* The start address of the ALT_ECC_EMAC1_TX component. */
#define ALT_ECC_EMAC1_TX_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_ECC_EMAC1_TX_OFST))
/* The lower bound address range of the ALT_ECC_EMAC1_TX component. */
#define ALT_ECC_EMAC1_TX_LB_ADDR     ALT_ECC_EMAC1_TX_ADDR
/* The upper bound address range of the ALT_ECC_EMAC1_TX component. */
#define ALT_ECC_EMAC1_TX_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_ECC_EMAC1_TX_ADDR) + 0x400) - 1))


/*
 * Component Instance : ecc_emac2_rx
 * 
 * Instance ecc_emac2_rx of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_ECC_EMAC2_RX instance. */
#define ALT_ECC_EMAC2_RX_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_ECC_EMAC2_RX_ADDR)
/* The base address byte offset for the start of the ALT_ECC_EMAC2_RX component. */
#define ALT_ECC_EMAC2_RX_OFST        0xff8c1000
/* The start address of the ALT_ECC_EMAC2_RX component. */
#define ALT_ECC_EMAC2_RX_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_ECC_EMAC2_RX_OFST))
/* The lower bound address range of the ALT_ECC_EMAC2_RX component. */
#define ALT_ECC_EMAC2_RX_LB_ADDR     ALT_ECC_EMAC2_RX_ADDR
/* The upper bound address range of the ALT_ECC_EMAC2_RX component. */
#define ALT_ECC_EMAC2_RX_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_ECC_EMAC2_RX_ADDR) + 0x400) - 1))


/*
 * Component Instance : ecc_emac2_tx
 * 
 * Instance ecc_emac2_tx of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_ECC_EMAC2_TX instance. */
#define ALT_ECC_EMAC2_TX_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_ECC_EMAC2_TX_ADDR)
/* The base address byte offset for the start of the ALT_ECC_EMAC2_TX component. */
#define ALT_ECC_EMAC2_TX_OFST        0xff8c1400
/* The start address of the ALT_ECC_EMAC2_TX component. */
#define ALT_ECC_EMAC2_TX_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_ECC_EMAC2_TX_OFST))
/* The lower bound address range of the ALT_ECC_EMAC2_TX component. */
#define ALT_ECC_EMAC2_TX_LB_ADDR     ALT_ECC_EMAC2_TX_ADDR
/* The upper bound address range of the ALT_ECC_EMAC2_TX component. */
#define ALT_ECC_EMAC2_TX_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_ECC_EMAC2_TX_ADDR) + 0x400) - 1))


/*
 * Component Instance : ecc_usbotg0
 * 
 * Instance ecc_usbotg0 of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_ECC_USBOTG0 instance. */
#define ALT_ECC_USBOTG0_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_ECC_USBOTG0_ADDR)
/* The base address byte offset for the start of the ALT_ECC_USBOTG0 component. */
#define ALT_ECC_USBOTG0_OFST        0xff8c4000
/* The start address of the ALT_ECC_USBOTG0 component. */
#define ALT_ECC_USBOTG0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_ECC_USBOTG0_OFST))
/* The lower bound address range of the ALT_ECC_USBOTG0 component. */
#define ALT_ECC_USBOTG0_LB_ADDR     ALT_ECC_USBOTG0_ADDR
/* The upper bound address range of the ALT_ECC_USBOTG0 component. */
#define ALT_ECC_USBOTG0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_ECC_USBOTG0_ADDR) + 0x400) - 1))


/*
 * Component Instance : ecc_usbotg1
 * 
 * Instance ecc_usbotg1 of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_ECC_USBOTG1 instance. */
#define ALT_ECC_USBOTG1_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_ECC_USBOTG1_ADDR)
/* The base address byte offset for the start of the ALT_ECC_USBOTG1 component. */
#define ALT_ECC_USBOTG1_OFST        0xff8c4400
/* The start address of the ALT_ECC_USBOTG1 component. */
#define ALT_ECC_USBOTG1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_ECC_USBOTG1_OFST))
/* The lower bound address range of the ALT_ECC_USBOTG1 component. */
#define ALT_ECC_USBOTG1_LB_ADDR     ALT_ECC_USBOTG1_ADDR
/* The upper bound address range of the ALT_ECC_USBOTG1 component. */
#define ALT_ECC_USBOTG1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_ECC_USBOTG1_ADDR) + 0x400) - 1))


/*
 * Component Instance : hps_ecc_nand_e
 * 
 * Instance hps_ecc_nand_e of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_HPS_ECC_NAND_E instance. */
#define ALT_HPS_ECC_NAND_E_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_HPS_ECC_NAND_E_ADDR)
/* The base address byte offset for the start of the ALT_HPS_ECC_NAND_E component. */
#define ALT_HPS_ECC_NAND_E_OFST        0xff8c8000
/* The start address of the ALT_HPS_ECC_NAND_E component. */
#define ALT_HPS_ECC_NAND_E_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_ECC_NAND_E_OFST))
/* The lower bound address range of the ALT_HPS_ECC_NAND_E component. */
#define ALT_HPS_ECC_NAND_E_LB_ADDR     ALT_HPS_ECC_NAND_E_ADDR
/* The upper bound address range of the ALT_HPS_ECC_NAND_E component. */
#define ALT_HPS_ECC_NAND_E_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_ECC_NAND_E_ADDR) + 0x400) - 1))


/*
 * Component Instance : hps_ecc_nand_r
 * 
 * Instance hps_ecc_nand_r of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_HPS_ECC_NAND_R instance. */
#define ALT_HPS_ECC_NAND_R_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_HPS_ECC_NAND_R_ADDR)
/* The base address byte offset for the start of the ALT_HPS_ECC_NAND_R component. */
#define ALT_HPS_ECC_NAND_R_OFST        0xff8c8400
/* The start address of the ALT_HPS_ECC_NAND_R component. */
#define ALT_HPS_ECC_NAND_R_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_ECC_NAND_R_OFST))
/* The lower bound address range of the ALT_HPS_ECC_NAND_R component. */
#define ALT_HPS_ECC_NAND_R_LB_ADDR     ALT_HPS_ECC_NAND_R_ADDR
/* The upper bound address range of the ALT_HPS_ECC_NAND_R component. */
#define ALT_HPS_ECC_NAND_R_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_ECC_NAND_R_ADDR) + 0x400) - 1))


/*
 * Component Instance : hps_ecc_nand_w
 * 
 * Instance hps_ecc_nand_w of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_HPS_ECC_NAND_W instance. */
#define ALT_HPS_ECC_NAND_W_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_HPS_ECC_NAND_W_ADDR)
/* The base address byte offset for the start of the ALT_HPS_ECC_NAND_W component. */
#define ALT_HPS_ECC_NAND_W_OFST        0xff8c8800
/* The start address of the ALT_HPS_ECC_NAND_W component. */
#define ALT_HPS_ECC_NAND_W_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_ECC_NAND_W_OFST))
/* The lower bound address range of the ALT_HPS_ECC_NAND_W component. */
#define ALT_HPS_ECC_NAND_W_LB_ADDR     ALT_HPS_ECC_NAND_W_ADDR
/* The upper bound address range of the ALT_HPS_ECC_NAND_W component. */
#define ALT_HPS_ECC_NAND_W_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_ECC_NAND_W_ADDR) + 0x400) - 1))


/*
 * Component Instance : hps_ecc_sdmmc
 * 
 * Instance hps_ecc_sdmmc of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_HPS_ECC_SDMMC instance. */
#define ALT_HPS_ECC_SDMMC_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_HPS_ECC_SDMMC_ADDR)
/* The base address byte offset for the start of the ALT_HPS_ECC_SDMMC component. */
#define ALT_HPS_ECC_SDMMC_OFST        0xff8c8c00
/* The start address of the ALT_HPS_ECC_SDMMC component. */
#define ALT_HPS_ECC_SDMMC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_ECC_SDMMC_OFST))
/* The lower bound address range of the ALT_HPS_ECC_SDMMC component. */
#define ALT_HPS_ECC_SDMMC_LB_ADDR     ALT_HPS_ECC_SDMMC_ADDR
/* The upper bound address range of the ALT_HPS_ECC_SDMMC component. */
#define ALT_HPS_ECC_SDMMC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_ECC_SDMMC_ADDR) + 0x400) - 1))


/*
 * Component Instance : ecc_dmac
 * 
 * Instance ecc_dmac of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_ECC_DMAC_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_ECC_DMAC instance. */
#define ALT_ECC_DMAC_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_ECC_DMAC_ADDR)
/* The base address byte offset for the start of the ALT_ECC_DMAC component. */
#define ALT_ECC_DMAC_OFST        0xff8c9000
/* The start address of the ALT_ECC_DMAC component. */
#define ALT_ECC_DMAC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_ECC_DMAC_OFST))
/* The lower bound address range of the ALT_ECC_DMAC component. */
#define ALT_ECC_DMAC_LB_ADDR     ALT_ECC_DMAC_ADDR
/* The upper bound address range of the ALT_ECC_DMAC component. */
#define ALT_ECC_DMAC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_ECC_DMAC_ADDR) + 0x400) - 1))


/*
 * Component Instance : ecc_aps_ram
 * 
 * Instance ecc_aps_ram of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_ECC_APS_RAM instance. */
#define ALT_ECC_APS_RAM_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_ECC_APS_RAM_ADDR)
/* The base address byte offset for the start of the ALT_ECC_APS_RAM component. */
#define ALT_ECC_APS_RAM_OFST        0xff8cc000
/* The start address of the ALT_ECC_APS_RAM component. */
#define ALT_ECC_APS_RAM_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_ECC_APS_RAM_OFST))
/* The lower bound address range of the ALT_ECC_APS_RAM component. */
#define ALT_ECC_APS_RAM_LB_ADDR     ALT_ECC_APS_RAM_ADDR
/* The upper bound address range of the ALT_ECC_APS_RAM component. */
#define ALT_ECC_APS_RAM_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_ECC_APS_RAM_ADDR) + 0x400) - 1))


/*
 * Component Instance : sdm_uart
 * 
 * Instance sdm_uart of component ALT_UART.
 * 
 * 
 */
/* The address of the ALT_UART_RBR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_RBR_ADDR  ALT_UART_RBR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_IER register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_IER_ADDR  ALT_UART_IER_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_IIR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_IIR_ADDR  ALT_UART_IIR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_LCR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_LCR_ADDR  ALT_UART_LCR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_MCR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_MCR_ADDR  ALT_UART_MCR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_LSR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_LSR_ADDR  ALT_UART_LSR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_MSR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_MSR_ADDR  ALT_UART_MSR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SCR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SCR_ADDR  ALT_UART_SCR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR0 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR0_ADDR  ALT_UART_SRBR0_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR1 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR1_ADDR  ALT_UART_SRBR1_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR2 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR2_ADDR  ALT_UART_SRBR2_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR3 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR3_ADDR  ALT_UART_SRBR3_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR4 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR4_ADDR  ALT_UART_SRBR4_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR5 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR5_ADDR  ALT_UART_SRBR5_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR6 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR6_ADDR  ALT_UART_SRBR6_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR7 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR7_ADDR  ALT_UART_SRBR7_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR8 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR8_ADDR  ALT_UART_SRBR8_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR9 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR9_ADDR  ALT_UART_SRBR9_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR10 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR10_ADDR  ALT_UART_SRBR10_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR11 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR11_ADDR  ALT_UART_SRBR11_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR12 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR12_ADDR  ALT_UART_SRBR12_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR13 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR13_ADDR  ALT_UART_SRBR13_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR14 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR14_ADDR  ALT_UART_SRBR14_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRBR15 register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRBR15_ADDR  ALT_UART_SRBR15_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_FAR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_FAR_ADDR  ALT_UART_FAR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_TFR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_TFR_ADDR  ALT_UART_TFR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_RFW register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_RFW_ADDR  ALT_UART_RFW_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_USR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_USR_ADDR  ALT_UART_USR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_TFL register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_TFL_ADDR  ALT_UART_TFL_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_RFL register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_RFL_ADDR  ALT_UART_RFL_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRR_ADDR  ALT_UART_SRR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRTS register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRTS_ADDR  ALT_UART_SRTS_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SBCR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SBCR_ADDR  ALT_UART_SBCR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SDMAM register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SDMAM_ADDR  ALT_UART_SDMAM_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SFE register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SFE_ADDR  ALT_UART_SFE_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_SRT register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_SRT_ADDR  ALT_UART_SRT_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_STET register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_STET_ADDR  ALT_UART_STET_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_HTX register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_HTX_ADDR  ALT_UART_HTX_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_DMASA register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_DMASA_ADDR  ALT_UART_DMASA_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_CPR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_CPR_ADDR  ALT_UART_CPR_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_UCV register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_UCV_ADDR  ALT_UART_UCV_ADDR(ALT_SDM_UART_ADDR)
/* The address of the ALT_UART_CTR register for the ALT_SDM_UART instance. */
#define ALT_SDM_UART_CTR_ADDR  ALT_UART_CTR_ADDR(ALT_SDM_UART_ADDR)
/* The base address byte offset for the start of the ALT_SDM_UART component. */
#define ALT_SDM_UART_OFST        0xff8d0000
/* The start address of the ALT_SDM_UART component. */
#define ALT_SDM_UART_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_UART_OFST))
/* The lower bound address range of the ALT_SDM_UART component. */
#define ALT_SDM_UART_LB_ADDR     ALT_SDM_UART_ADDR
/* The upper bound address range of the ALT_SDM_UART component. */
#define ALT_SDM_UART_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_UART_ADDR) + 0x100) - 1))


/*
 * Component Instance : sdm_i2c0
 * 
 * Instance sdm_i2c0 of component ALT_I2C.
 * 
 * 
 */
/* The address of the ALT_I2C_IC_CON register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CON_ADDR  ALT_I2C_IC_CON_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_TAR register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_TAR_ADDR  ALT_I2C_IC_TAR_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SAR register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_SAR_ADDR  ALT_I2C_IC_SAR_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_DATA_CMD register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_DATA_CMD_ADDR  ALT_I2C_IC_DATA_CMD_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_HCNT register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_SS_SCL_HCNT_ADDR  ALT_I2C_IC_SS_SCL_HCNT_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_LCNT register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_SS_SCL_LCNT_ADDR  ALT_I2C_IC_SS_SCL_LCNT_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_HCNT register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_FS_SCL_HCNT_ADDR  ALT_I2C_IC_FS_SCL_HCNT_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_LCNT register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_FS_SCL_LCNT_ADDR  ALT_I2C_IC_FS_SCL_LCNT_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_INTR_STAT register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_INTR_STAT_ADDR  ALT_I2C_IC_INTR_STAT_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_INTR_MASK register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_INTR_MASK_ADDR  ALT_I2C_IC_INTR_MASK_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_RAW_INTR_STAT register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_RAW_INTR_STAT_ADDR  ALT_I2C_IC_RAW_INTR_STAT_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_RX_TL register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_RX_TL_ADDR  ALT_I2C_IC_RX_TL_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_TX_TL register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_TX_TL_ADDR  ALT_I2C_IC_TX_TL_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_INTR register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_INTR_ADDR  ALT_I2C_IC_CLR_INTR_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_UNDER register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_RX_UNDER_ADDR  ALT_I2C_IC_CLR_RX_UNDER_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_OVER register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_RX_OVER_ADDR  ALT_I2C_IC_CLR_RX_OVER_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_OVER register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_TX_OVER_ADDR  ALT_I2C_IC_CLR_TX_OVER_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RD_REQ register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_RD_REQ_ADDR  ALT_I2C_IC_CLR_RD_REQ_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_ABRT register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_TX_ABRT_ADDR  ALT_I2C_IC_CLR_TX_ABRT_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_DONE register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_RX_DONE_ADDR  ALT_I2C_IC_CLR_RX_DONE_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_ACTIVITY register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_ACTIVITY_ADDR  ALT_I2C_IC_CLR_ACTIVITY_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_STOP_DET register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_STOP_DET_ADDR  ALT_I2C_IC_CLR_STOP_DET_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_START_DET register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_START_DET_ADDR  ALT_I2C_IC_CLR_START_DET_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_GEN_CALL register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_GEN_CALL_ADDR  ALT_I2C_IC_CLR_GEN_CALL_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_ENABLE register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_ENABLE_ADDR  ALT_I2C_IC_ENABLE_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_STATUS register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_STATUS_ADDR  ALT_I2C_IC_STATUS_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_TXFLR register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_TXFLR_ADDR  ALT_I2C_IC_TXFLR_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_RXFLR register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_RXFLR_ADDR  ALT_I2C_IC_RXFLR_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SDA_HOLD register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_SDA_HOLD_ADDR  ALT_I2C_IC_SDA_HOLD_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_TX_ABRT_SOURCE register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_TX_ABRT_SOURCE_ADDR  ALT_I2C_IC_TX_ABRT_SOURCE_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SLV_DATA_NACK_ONLY register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_SLV_DATA_NACK_ONLY_ADDR  ALT_I2C_IC_SLV_DATA_NACK_ONLY_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_DMA_CR register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_DMA_CR_ADDR  ALT_I2C_IC_DMA_CR_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_DMA_TDLR register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_DMA_TDLR_ADDR  ALT_I2C_IC_DMA_TDLR_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_DMA_RDLR register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_DMA_RDLR_ADDR  ALT_I2C_IC_DMA_RDLR_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SDA_SETUP register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_SDA_SETUP_ADDR  ALT_I2C_IC_SDA_SETUP_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_ACK_GENERAL_CALL register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_ACK_GENERAL_CALL_ADDR  ALT_I2C_IC_ACK_GENERAL_CALL_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_ENABLE_STATUS register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_ENABLE_STATUS_ADDR  ALT_I2C_IC_ENABLE_STATUS_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_FS_SPKLEN register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_FS_SPKLEN_ADDR  ALT_I2C_IC_FS_SPKLEN_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RESTART_DET register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_CLR_RESTART_DET_ADDR  ALT_I2C_IC_CLR_RESTART_DET_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_COMP_PARAM_1 register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_COMP_PARAM_1_ADDR  ALT_I2C_IC_COMP_PARAM_1_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_COMP_VERSION register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_COMP_VERSION_ADDR  ALT_I2C_IC_COMP_VERSION_ADDR(ALT_SDM_I2C0_ADDR)
/* The address of the ALT_I2C_IC_COMP_TYPE register for the ALT_SDM_I2C0 instance. */
#define ALT_SDM_I2C0_IC_COMP_TYPE_ADDR  ALT_I2C_IC_COMP_TYPE_ADDR(ALT_SDM_I2C0_ADDR)
/* The base address byte offset for the start of the ALT_SDM_I2C0 component. */
#define ALT_SDM_I2C0_OFST        0xff8d0100
/* The start address of the ALT_SDM_I2C0 component. */
#define ALT_SDM_I2C0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_I2C0_OFST))
/* The lower bound address range of the ALT_SDM_I2C0 component. */
#define ALT_SDM_I2C0_LB_ADDR     ALT_SDM_I2C0_ADDR
/* The upper bound address range of the ALT_SDM_I2C0 component. */
#define ALT_SDM_I2C0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_I2C0_ADDR) + 0x100) - 1))


/*
 * Component Instance : sdm_i2c1
 * 
 * Instance sdm_i2c1 of component ALT_I2C.
 * 
 * 
 */
/* The address of the ALT_I2C_IC_CON register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CON_ADDR  ALT_I2C_IC_CON_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_TAR register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_TAR_ADDR  ALT_I2C_IC_TAR_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SAR register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SAR_ADDR  ALT_I2C_IC_SAR_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_DATA_CMD register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_DATA_CMD_ADDR  ALT_I2C_IC_DATA_CMD_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_HCNT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SS_SCL_HCNT_ADDR  ALT_I2C_IC_SS_SCL_HCNT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_LCNT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SS_SCL_LCNT_ADDR  ALT_I2C_IC_SS_SCL_LCNT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_HCNT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_FS_SCL_HCNT_ADDR  ALT_I2C_IC_FS_SCL_HCNT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_LCNT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_FS_SCL_LCNT_ADDR  ALT_I2C_IC_FS_SCL_LCNT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_INTR_STAT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_INTR_STAT_ADDR  ALT_I2C_IC_INTR_STAT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_INTR_MASK register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_INTR_MASK_ADDR  ALT_I2C_IC_INTR_MASK_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_RAW_INTR_STAT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_RAW_INTR_STAT_ADDR  ALT_I2C_IC_RAW_INTR_STAT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_RX_TL register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_RX_TL_ADDR  ALT_I2C_IC_RX_TL_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_TX_TL register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_TX_TL_ADDR  ALT_I2C_IC_TX_TL_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_INTR register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_INTR_ADDR  ALT_I2C_IC_CLR_INTR_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_UNDER register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_RX_UNDER_ADDR  ALT_I2C_IC_CLR_RX_UNDER_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_OVER register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_RX_OVER_ADDR  ALT_I2C_IC_CLR_RX_OVER_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_OVER register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_TX_OVER_ADDR  ALT_I2C_IC_CLR_TX_OVER_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RD_REQ register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_RD_REQ_ADDR  ALT_I2C_IC_CLR_RD_REQ_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_ABRT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_TX_ABRT_ADDR  ALT_I2C_IC_CLR_TX_ABRT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_DONE register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_RX_DONE_ADDR  ALT_I2C_IC_CLR_RX_DONE_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_ACTIVITY register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_ACTIVITY_ADDR  ALT_I2C_IC_CLR_ACTIVITY_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_STOP_DET register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_STOP_DET_ADDR  ALT_I2C_IC_CLR_STOP_DET_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_START_DET register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_START_DET_ADDR  ALT_I2C_IC_CLR_START_DET_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_GEN_CALL register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_GEN_CALL_ADDR  ALT_I2C_IC_CLR_GEN_CALL_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_ENABLE register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_ENABLE_ADDR  ALT_I2C_IC_ENABLE_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_STATUS register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_STATUS_ADDR  ALT_I2C_IC_STATUS_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_TXFLR register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_TXFLR_ADDR  ALT_I2C_IC_TXFLR_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_RXFLR register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_RXFLR_ADDR  ALT_I2C_IC_RXFLR_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SDA_HOLD register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SDA_HOLD_ADDR  ALT_I2C_IC_SDA_HOLD_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_TX_ABRT_SOURCE register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_TX_ABRT_SOURCE_ADDR  ALT_I2C_IC_TX_ABRT_SOURCE_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SLV_DATA_NACK_ONLY register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SLV_DATA_NACK_ONLY_ADDR  ALT_I2C_IC_SLV_DATA_NACK_ONLY_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_DMA_CR register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_DMA_CR_ADDR  ALT_I2C_IC_DMA_CR_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_DMA_TDLR register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_DMA_TDLR_ADDR  ALT_I2C_IC_DMA_TDLR_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_DMA_RDLR register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_DMA_RDLR_ADDR  ALT_I2C_IC_DMA_RDLR_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SDA_SETUP register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SDA_SETUP_ADDR  ALT_I2C_IC_SDA_SETUP_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_ACK_GENERAL_CALL register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_ACK_GENERAL_CALL_ADDR  ALT_I2C_IC_ACK_GENERAL_CALL_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_ENABLE_STATUS register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_ENABLE_STATUS_ADDR  ALT_I2C_IC_ENABLE_STATUS_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_FS_SPKLEN register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_FS_SPKLEN_ADDR  ALT_I2C_IC_FS_SPKLEN_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RESTART_DET register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_RESTART_DET_ADDR  ALT_I2C_IC_CLR_RESTART_DET_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SCL_STUCK_AT_LOW_TIMEOUT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SCL_STUCK_AT_LOW_TIMEOUT_ADDR  ALT_I2C_IC_SCL_STUCK_AT_LOW_TIMEOUT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SDA_STUCK_AT_LOW_TIMEOUT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SDA_STUCK_AT_LOW_TIMEOUT_ADDR  ALT_I2C_IC_SDA_STUCK_AT_LOW_TIMEOUT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_SCL_STUCK_DET register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_SCL_STUCK_DET_ADDR  ALT_I2C_IC_CLR_SCL_STUCK_DET_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SMBUS_CLK_LOW_SEXT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SMBUS_CLK_LOW_SEXT_ADDR  ALT_I2C_IC_SMBUS_CLK_LOW_SEXT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SMBUS_CLK_LOW_MEXT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SMBUS_CLK_LOW_MEXT_ADDR  ALT_I2C_IC_SMBUS_CLK_LOW_MEXT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SMBUS_THIGH_MAX_IDLE_COUNT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SMBUS_THIGH_MAX_IDLE_COUNT_ADDR  ALT_I2C_IC_SMBUS_THIGH_MAX_IDLE_COUNT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SMBUS_INTR_STAT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SMBUS_INTR_STAT_ADDR  ALT_I2C_IC_SMBUS_INTR_STAT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SMBUS_INTR_MASK register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SMBUS_INTR_MASK_ADDR  ALT_I2C_IC_SMBUS_INTR_MASK_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SMBUS_RAW_INTR_STAT register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_SMBUS_RAW_INTR_STAT_ADDR  ALT_I2C_IC_SMBUS_RAW_INTR_STAT_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_SMBUS_INTR register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_CLR_SMBUS_INTR_ADDR  ALT_I2C_IC_CLR_SMBUS_INTR_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_COMP_PARAM_1 register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_COMP_PARAM_1_ADDR  ALT_I2C_IC_COMP_PARAM_1_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_COMP_VERSION register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_COMP_VERSION_ADDR  ALT_I2C_IC_COMP_VERSION_ADDR(ALT_SDM_I2C1_ADDR)
/* The address of the ALT_I2C_IC_COMP_TYPE register for the ALT_SDM_I2C1 instance. */
#define ALT_SDM_I2C1_IC_COMP_TYPE_ADDR  ALT_I2C_IC_COMP_TYPE_ADDR(ALT_SDM_I2C1_ADDR)
/* The base address byte offset for the start of the ALT_SDM_I2C1 component. */
#define ALT_SDM_I2C1_OFST        0xff8d0200
/* The start address of the ALT_SDM_I2C1 component. */
#define ALT_SDM_I2C1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_I2C1_OFST))
/* The lower bound address range of the ALT_SDM_I2C1 component. */
#define ALT_SDM_I2C1_LB_ADDR     ALT_SDM_I2C1_ADDR
/* The upper bound address range of the ALT_SDM_I2C1 component. */
#define ALT_SDM_I2C1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_I2C1_ADDR) + 0x100) - 1))


/*
 * Component Instance : sdm_gpio
 * 
 * Instance sdm_gpio of component ALT_GPIO.
 * 
 * 
 */
/* The address of the ALT_GPIO_GPIO_SWPORTA_DR register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_SWPORTA_DR_ADDR  ALT_GPIO_GPIO_SWPORTA_DR_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_SWPORTA_DDR register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_SWPORTA_DDR_ADDR  ALT_GPIO_GPIO_SWPORTA_DDR_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_INTEN register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_INTEN_ADDR  ALT_GPIO_GPIO_INTEN_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_INTMASK register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_INTMASK_ADDR  ALT_GPIO_GPIO_INTMASK_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_INTTYPE_LEVEL register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_INTTYPE_LEVEL_ADDR  ALT_GPIO_GPIO_INTTYPE_LEVEL_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_INT_POLARITY register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_INT_POLARITY_ADDR  ALT_GPIO_GPIO_INT_POLARITY_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_INTSTATUS register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_INTSTATUS_ADDR  ALT_GPIO_GPIO_INTSTATUS_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_RAW_INTSTATUS register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_RAW_INTSTATUS_ADDR  ALT_GPIO_GPIO_RAW_INTSTATUS_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_DEBOUNCE register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_DEBOUNCE_ADDR  ALT_GPIO_GPIO_DEBOUNCE_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_PORTA_EOI register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_PORTA_EOI_ADDR  ALT_GPIO_GPIO_PORTA_EOI_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_EXT_PORTA register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_EXT_PORTA_ADDR  ALT_GPIO_GPIO_EXT_PORTA_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_LS_SYNC register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_LS_SYNC_ADDR  ALT_GPIO_GPIO_LS_SYNC_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_ID_CODE register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_ID_CODE_ADDR  ALT_GPIO_GPIO_ID_CODE_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_VER_ID_CODE register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_VER_ID_CODE_ADDR  ALT_GPIO_GPIO_VER_ID_CODE_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_CONFIG_REG2 register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_CONFIG_REG2_ADDR  ALT_GPIO_GPIO_CONFIG_REG2_ADDR(ALT_SDM_GPIO_ADDR)
/* The address of the ALT_GPIO_GPIO_CONFIG_REG1 register for the ALT_SDM_GPIO instance. */
#define ALT_SDM_GPIO_GPIO_CONFIG_REG1_ADDR  ALT_GPIO_GPIO_CONFIG_REG1_ADDR(ALT_SDM_GPIO_ADDR)
/* The base address byte offset for the start of the ALT_SDM_GPIO component. */
#define ALT_SDM_GPIO_OFST        0xff8d0300
/* The start address of the ALT_SDM_GPIO component. */
#define ALT_SDM_GPIO_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_GPIO_OFST))
/* The lower bound address range of the ALT_SDM_GPIO component. */
#define ALT_SDM_GPIO_LB_ADDR     ALT_SDM_GPIO_ADDR
/* The upper bound address range of the ALT_SDM_GPIO component. */
#define ALT_SDM_GPIO_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_GPIO_ADDR) + 0x80) - 1))


/*
 * Component Instance : sdm_sdmmc
 * 
 * Instance sdm_sdmmc of component ALT_SDMMC.
 * 
 * 
 */
/* The address of the ALT_SDMMC_CTRL register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_CTRL_ADDR  ALT_SDMMC_CTRL_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_PWREN register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_PWREN_ADDR  ALT_SDMMC_PWREN_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CLKDIV register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_CLKDIV_ADDR  ALT_SDMMC_CLKDIV_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CLKSRC register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_CLKSRC_ADDR  ALT_SDMMC_CLKSRC_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CLKENA register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_CLKENA_ADDR  ALT_SDMMC_CLKENA_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_TMOUT register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_TMOUT_ADDR  ALT_SDMMC_TMOUT_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CTYPE register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_CTYPE_ADDR  ALT_SDMMC_CTYPE_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_BLKSIZ register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_BLKSIZ_ADDR  ALT_SDMMC_BLKSIZ_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_BYTCNT register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_BYTCNT_ADDR  ALT_SDMMC_BYTCNT_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_INTMASK register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_INTMASK_ADDR  ALT_SDMMC_INTMASK_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CMDARG register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_CMDARG_ADDR  ALT_SDMMC_CMDARG_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CMD register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_CMD_ADDR  ALT_SDMMC_CMD_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RESP0 register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_RESP0_ADDR  ALT_SDMMC_RESP0_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RESP1 register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_RESP1_ADDR  ALT_SDMMC_RESP1_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RESP2 register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_RESP2_ADDR  ALT_SDMMC_RESP2_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RESP3 register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_RESP3_ADDR  ALT_SDMMC_RESP3_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_MINTSTS register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_MINTSTS_ADDR  ALT_SDMMC_MINTSTS_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RINTSTS register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_RINTSTS_ADDR  ALT_SDMMC_RINTSTS_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_STATUS register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_STATUS_ADDR  ALT_SDMMC_STATUS_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_FIFOTH register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_FIFOTH_ADDR  ALT_SDMMC_FIFOTH_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CDETECT register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_CDETECT_ADDR  ALT_SDMMC_CDETECT_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_WRTPRT register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_WRTPRT_ADDR  ALT_SDMMC_WRTPRT_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_GPIO register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_GPIO_ADDR  ALT_SDMMC_GPIO_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_TCBCNT register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_TCBCNT_ADDR  ALT_SDMMC_TCBCNT_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_TBBCNT register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_TBBCNT_ADDR  ALT_SDMMC_TBBCNT_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_DEBNCE register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_DEBNCE_ADDR  ALT_SDMMC_DEBNCE_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_USRID register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_USRID_ADDR  ALT_SDMMC_USRID_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_VERID register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_VERID_ADDR  ALT_SDMMC_VERID_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_HCON register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_HCON_ADDR  ALT_SDMMC_HCON_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_UHS_REG register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_UHS_REG_ADDR  ALT_SDMMC_UHS_REG_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_RST_N register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_RST_N_ADDR  ALT_SDMMC_RST_N_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_BMOD register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_BMOD_ADDR  ALT_SDMMC_BMOD_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_PLDMND register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_PLDMND_ADDR  ALT_SDMMC_PLDMND_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_DBADDR register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_DBADDR_ADDR  ALT_SDMMC_DBADDR_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_IDSTS register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_IDSTS_ADDR  ALT_SDMMC_IDSTS_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_IDINTEN register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_IDINTEN_ADDR  ALT_SDMMC_IDINTEN_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_DSCADDR register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_DSCADDR_ADDR  ALT_SDMMC_DSCADDR_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_BUFADDR register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_BUFADDR_ADDR  ALT_SDMMC_BUFADDR_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_CARDTHRCTL register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_CARDTHRCTL_ADDR  ALT_SDMMC_CARDTHRCTL_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_BACK_END_POWER_R register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_BACK_END_POWER_R_ADDR  ALT_SDMMC_BACK_END_POWER_R_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_UHS_REG_EXT register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_UHS_REG_EXT_ADDR  ALT_SDMMC_UHS_REG_EXT_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_EMMC_DDR_REG register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_EMMC_DDR_REG_ADDR  ALT_SDMMC_EMMC_DDR_REG_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the ALT_SDMMC_ENABLE_SHIFT register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_ENABLE_SHIFT_ADDR  ALT_SDMMC_ENABLE_SHIFT_ADDR(ALT_SDM_SDMMC_ADDR)
/* The address of the SDMMC_DATA register for the ALT_SDM_SDMMC instance. */
#define ALT_SDM_SDMMC_DATA_ADDR  SDMMC_DATA_ADDR(ALT_SDM_SDMMC_ADDR)
/* The base address byte offset for the start of the ALT_SDM_SDMMC component. */
#define ALT_SDM_SDMMC_OFST        0xff8d1000
/* The start address of the ALT_SDM_SDMMC component. */
#define ALT_SDM_SDMMC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_SDMMC_OFST))
/* The lower bound address range of the ALT_SDM_SDMMC component. */
#define ALT_SDM_SDMMC_LB_ADDR     ALT_SDM_SDMMC_ADDR
/* The upper bound address range of the ALT_SDM_SDMMC component. */
#define ALT_SDM_SDMMC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_SDMMC_ADDR) + 0x400) - 1))


/*
 * Component Instance : sdm_qspi
 * 
 * Instance sdm_qspi of component ALT_QSPI.
 * 
 * 
 */
/* The address of the ALT_QSPI_CFG register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_CFG_ADDR  ALT_QSPI_CFG_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_DEVRD register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_DEVRD_ADDR  ALT_QSPI_DEVRD_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_DEVWR register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_DEVWR_ADDR  ALT_QSPI_DEVWR_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_DELAY register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_DELAY_ADDR  ALT_QSPI_DELAY_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_RDDATACAP register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_RDDATACAP_ADDR  ALT_QSPI_RDDATACAP_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_DEVSZ register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_DEVSZ_ADDR  ALT_QSPI_DEVSZ_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_SRAMPART register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_SRAMPART_ADDR  ALT_QSPI_SRAMPART_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_INDADDRTRIG register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_INDADDRTRIG_ADDR  ALT_QSPI_INDADDRTRIG_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_DMAPER register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_DMAPER_ADDR  ALT_QSPI_DMAPER_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_REMAPADDR register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_REMAPADDR_ADDR  ALT_QSPI_REMAPADDR_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_MODEBIT register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_MODEBIT_ADDR  ALT_QSPI_MODEBIT_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_SRAMFILL register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_SRAMFILL_ADDR  ALT_QSPI_SRAMFILL_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_TXTHRESH register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_TXTHRESH_ADDR  ALT_QSPI_TXTHRESH_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_RXTHRESH register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_RXTHRESH_ADDR  ALT_QSPI_RXTHRESH_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_IRQSTAT register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_IRQSTAT_ADDR  ALT_QSPI_IRQSTAT_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_IRQMASK register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_IRQMASK_ADDR  ALT_QSPI_IRQMASK_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_LOWWRPROT register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_LOWWRPROT_ADDR  ALT_QSPI_LOWWRPROT_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_UPPWRPROT register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_UPPWRPROT_ADDR  ALT_QSPI_UPPWRPROT_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_WRPROT register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_WRPROT_ADDR  ALT_QSPI_WRPROT_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_INDRD register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_INDRD_ADDR  ALT_QSPI_INDRD_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_INDRDWATER register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_INDRDWATER_ADDR  ALT_QSPI_INDRDWATER_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_INDRDSTADDR register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_INDRDSTADDR_ADDR  ALT_QSPI_INDRDSTADDR_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_INDRDCNT register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_INDRDCNT_ADDR  ALT_QSPI_INDRDCNT_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_INDWR register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_INDWR_ADDR  ALT_QSPI_INDWR_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_INDWRWATER register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_INDWRWATER_ADDR  ALT_QSPI_INDWRWATER_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_INDWRSTADDR register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_INDWRSTADDR_ADDR  ALT_QSPI_INDWRSTADDR_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_INDWRCNT register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_INDWRCNT_ADDR  ALT_QSPI_INDWRCNT_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_FLASHCMD register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_FLASHCMD_ADDR  ALT_QSPI_FLASHCMD_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_FLASHCMDADDR register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_FLASHCMDADDR_ADDR  ALT_QSPI_FLASHCMDADDR_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_FLASHCMDRDDATALO register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_FLASHCMDRDDATALO_ADDR  ALT_QSPI_FLASHCMDRDDATALO_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_FLASHCMDRDDATAUP register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_FLASHCMDRDDATAUP_ADDR  ALT_QSPI_FLASHCMDRDDATAUP_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_FLASHCMDWRDATALO register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_FLASHCMDWRDATALO_ADDR  ALT_QSPI_FLASHCMDWRDATALO_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_FLASHCMDWRDATAUP register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_FLASHCMDWRDATAUP_ADDR  ALT_QSPI_FLASHCMDWRDATAUP_ADDR(ALT_SDM_QSPI_ADDR)
/* The address of the ALT_QSPI_MODULEID register for the ALT_SDM_QSPI instance. */
#define ALT_SDM_QSPI_MODULEID_ADDR  ALT_QSPI_MODULEID_ADDR(ALT_SDM_QSPI_ADDR)
/* The base address byte offset for the start of the ALT_SDM_QSPI component. */
#define ALT_SDM_QSPI_OFST        0xff8d2000
/* The start address of the ALT_SDM_QSPI component. */
#define ALT_SDM_QSPI_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_QSPI_OFST))
/* The lower bound address range of the ALT_SDM_QSPI component. */
#define ALT_SDM_QSPI_LB_ADDR     ALT_SDM_QSPI_ADDR
/* The upper bound address range of the ALT_SDM_QSPI component. */
#define ALT_SDM_QSPI_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_QSPI_ADDR) + 0x100) - 1))


/*
 * Component Instance : sdm_qspi_data
 * 
 * Instance sdm_qspi_data of component ALT_QSPI_DATA.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_SDM_QSPI_DATA component. */
#define ALT_SDM_QSPI_DATA_OFST        0xff900000
/* The start address of the ALT_SDM_QSPI_DATA component. */
#define ALT_SDM_QSPI_DATA_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_QSPI_DATA_OFST))
/* The lower bound address range of the ALT_SDM_QSPI_DATA component. */
#define ALT_SDM_QSPI_DATA_LB_ADDR     ALT_SDM_QSPI_DATA_ADDR
/* The upper bound address range of the ALT_SDM_QSPI_DATA component. */
#define ALT_SDM_QSPI_DATA_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_QSPI_DATA_ADDR) + 0x100000) - 1))


/*
 * Component Instance : sdm_nand_data
 * 
 * Instance sdm_nand_data of component ALT_NAND_DATA.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_SDM_NAND_DATA component. */
#define ALT_SDM_NAND_DATA_OFST        0xffa00000
/* The start address of the ALT_SDM_NAND_DATA component. */
#define ALT_SDM_NAND_DATA_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_NAND_DATA_OFST))
/* The lower bound address range of the ALT_SDM_NAND_DATA component. */
#define ALT_SDM_NAND_DATA_LB_ADDR     ALT_SDM_NAND_DATA_ADDR
/* The upper bound address range of the ALT_SDM_NAND_DATA component. */
#define ALT_SDM_NAND_DATA_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_NAND_DATA_ADDR) + 0x10000) - 1))


/*
 * Component Instance : sdm_nand_cfg
 * 
 * Instance sdm_nand_cfg of component ALT_NAND_CFG.
 * 
 * 
 */
/* The address of the ALT_NAND_CFG_DEVICE_RESET register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_DEVICE_RESET_ADDR  ALT_NAND_CFG_DEVICE_RESET_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_TRANSFER_SPARE_REG register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_TRANSFER_SPARE_REG_ADDR  ALT_NAND_CFG_TRANSFER_SPARE_REG_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_LOAD_WAIT_CNT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_LOAD_WAIT_CNT_ADDR  ALT_NAND_CFG_LOAD_WAIT_CNT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_PROGRAM_WAIT_CNT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_PROGRAM_WAIT_CNT_ADDR  ALT_NAND_CFG_PROGRAM_WAIT_CNT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_ERASE_WAIT_CNT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_ERASE_WAIT_CNT_ADDR  ALT_NAND_CFG_ERASE_WAIT_CNT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_INT_MON_CYCCNT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_INT_MON_CYCCNT_ADDR  ALT_NAND_CFG_INT_MON_CYCCNT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_RB_PIN_ENABLED register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_RB_PIN_ENABLED_ADDR  ALT_NAND_CFG_RB_PIN_ENABLED_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_MULTIPLANE_OPERATION register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_MULTIPLANE_OPERATION_ADDR  ALT_NAND_CFG_MULTIPLANE_OPERATION_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_MULTIPLANE_READ_ENABLE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_MULTIPLANE_READ_ENABLE_ADDR  ALT_NAND_CFG_MULTIPLANE_READ_ENABLE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_COPYBACK_DISABLE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_COPYBACK_DISABLE_ADDR  ALT_NAND_CFG_COPYBACK_DISABLE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_CACHE_WRITE_ENABLE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_CACHE_WRITE_ENABLE_ADDR  ALT_NAND_CFG_CACHE_WRITE_ENABLE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_CACHE_READ_ENABLE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_CACHE_READ_ENABLE_ADDR  ALT_NAND_CFG_CACHE_READ_ENABLE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_PREFETCH_MODE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_PREFETCH_MODE_ADDR  ALT_NAND_CFG_PREFETCH_MODE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_CHIP_ENABLE_DONT_CARE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_CHIP_ENABLE_DONT_CARE_ADDR  ALT_NAND_CFG_CHIP_ENABLE_DONT_CARE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_ECC_ENABLE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_ECC_ENABLE_ADDR  ALT_NAND_CFG_ECC_ENABLE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_GLOBAL_INT_ENABLE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_GLOBAL_INT_ENABLE_ADDR  ALT_NAND_CFG_GLOBAL_INT_ENABLE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_TWHR2_AND_WE_2_RE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_TWHR2_AND_WE_2_RE_ADDR  ALT_NAND_CFG_TWHR2_AND_WE_2_RE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR  ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_RE_2_WE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_RE_2_WE_ADDR  ALT_NAND_CFG_RE_2_WE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_ACC_CLKS register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_ACC_CLKS_ADDR  ALT_NAND_CFG_ACC_CLKS_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_NUMBER_OF_PLANES register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_NUMBER_OF_PLANES_ADDR  ALT_NAND_CFG_NUMBER_OF_PLANES_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_PAGES_PER_BLOCK register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_PAGES_PER_BLOCK_ADDR  ALT_NAND_CFG_PAGES_PER_BLOCK_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_DEVICE_WIDTH register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_DEVICE_WIDTH_ADDR  ALT_NAND_CFG_DEVICE_WIDTH_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_DEVICE_MAIN_AREA_SIZE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_DEVICE_MAIN_AREA_SIZE_ADDR  ALT_NAND_CFG_DEVICE_MAIN_AREA_SIZE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_DEVICE_SPARE_AREA_SIZE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_DEVICE_SPARE_AREA_SIZE_ADDR  ALT_NAND_CFG_DEVICE_SPARE_AREA_SIZE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_TWO_ROW_ADDR_CYCLES register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_TWO_ROW_ADDR_CYCLES_ADDR  ALT_NAND_CFG_TWO_ROW_ADDR_CYCLES_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_MULTIPLANE_ADDR_RESTRICT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_MULTIPLANE_ADDR_RESTRICT_ADDR  ALT_NAND_CFG_MULTIPLANE_ADDR_RESTRICT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_ECC_CORRECTION register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_ECC_CORRECTION_ADDR  ALT_NAND_CFG_ECC_CORRECTION_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_READ_MODE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_READ_MODE_ADDR  ALT_NAND_CFG_READ_MODE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_WRITE_MODE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_WRITE_MODE_ADDR  ALT_NAND_CFG_WRITE_MODE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_COPYBACK_MODE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_COPYBACK_MODE_ADDR  ALT_NAND_CFG_COPYBACK_MODE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_RDWR_EN_LO_CNT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_RDWR_EN_LO_CNT_ADDR  ALT_NAND_CFG_RDWR_EN_LO_CNT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_RDWR_EN_HI_CNT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_RDWR_EN_HI_CNT_ADDR  ALT_NAND_CFG_RDWR_EN_HI_CNT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_MAX_RD_DELAY register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_MAX_RD_DELAY_ADDR  ALT_NAND_CFG_MAX_RD_DELAY_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_CS_SETUP_CNT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_CS_SETUP_CNT_ADDR  ALT_NAND_CFG_CS_SETUP_CNT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_SPARE_AREA_SKIP_BYTES register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_SPARE_AREA_SKIP_BYTES_ADDR  ALT_NAND_CFG_SPARE_AREA_SKIP_BYTES_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_SPARE_AREA_MARKER register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_SPARE_AREA_MARKER_ADDR  ALT_NAND_CFG_SPARE_AREA_MARKER_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_DEVICES_CONNECTED register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_DEVICES_CONNECTED_ADDR  ALT_NAND_CFG_DEVICES_CONNECTED_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_DIE_MASK register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_DIE_MASK_ADDR  ALT_NAND_CFG_DIE_MASK_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_FIRST_BLOCK_OF_NEXT_PLANE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_FIRST_BLOCK_OF_NEXT_PLANE_ADDR  ALT_NAND_CFG_FIRST_BLOCK_OF_NEXT_PLANE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_WRITE_PROTECT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_WRITE_PROTECT_ADDR  ALT_NAND_CFG_WRITE_PROTECT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_RE_2_RE register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_RE_2_RE_ADDR  ALT_NAND_CFG_RE_2_RE_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_POR_RESET_COUNT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_POR_RESET_COUNT_ADDR  ALT_NAND_CFG_POR_RESET_COUNT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_WATCHDOG_RESET_COUNT register for the ALT_SDM_NAND_CFG instance. */
#define ALT_SDM_NAND_CFG_WATCHDOG_RESET_COUNT_ADDR  ALT_NAND_CFG_WATCHDOG_RESET_COUNT_ADDR(ALT_SDM_NAND_CFG_ADDR)
/* The base address byte offset for the start of the ALT_SDM_NAND_CFG component. */
#define ALT_SDM_NAND_CFG_OFST        0xffa10000
/* The start address of the ALT_SDM_NAND_CFG component. */
#define ALT_SDM_NAND_CFG_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_NAND_CFG_OFST))
/* The lower bound address range of the ALT_SDM_NAND_CFG component. */
#define ALT_SDM_NAND_CFG_LB_ADDR     ALT_SDM_NAND_CFG_ADDR
/* The upper bound address range of the ALT_SDM_NAND_CFG component. */
#define ALT_SDM_NAND_CFG_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_NAND_CFG_ADDR) + 0x2b4) - 1))


/*
 * Component Instance : sdm_nand_param
 * 
 * Instance sdm_nand_param of component ALT_NAND_PARAM.
 * 
 * 
 */
/* The address of the ALT_NAND_PARAM_MANUFACTURER_ID register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_MANUFACTURER_ID_ADDR  ALT_NAND_PARAM_MANUFACTURER_ID_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_DEVICE_ID register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_DEVICE_ID_ADDR  ALT_NAND_PARAM_DEVICE_ID_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_DEVICE_PARAM_0 register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_DEVICE_PARAM_0_ADDR  ALT_NAND_PARAM_DEVICE_PARAM_0_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_DEVICE_PARAM_1 register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_DEVICE_PARAM_1_ADDR  ALT_NAND_PARAM_DEVICE_PARAM_1_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_DEVICE_PARAM_2 register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_DEVICE_PARAM_2_ADDR  ALT_NAND_PARAM_DEVICE_PARAM_2_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_LOGICAL_PAGE_DATA_SIZE register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_LOGICAL_PAGE_DATA_SIZE_ADDR  ALT_NAND_PARAM_LOGICAL_PAGE_DATA_SIZE_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_LOGICAL_PAGE_SPARE_SIZE register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_LOGICAL_PAGE_SPARE_SIZE_ADDR  ALT_NAND_PARAM_LOGICAL_PAGE_SPARE_SIZE_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_REVISION register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_REVISION_ADDR  ALT_NAND_PARAM_REVISION_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_DEVICE_FEATURES register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_ONFI_DEVICE_FEATURES_ADDR  ALT_NAND_PARAM_ONFI_DEVICE_FEATURES_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_OPTIONAL_COMMANDS register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_ONFI_OPTIONAL_COMMANDS_ADDR  ALT_NAND_PARAM_ONFI_OPTIONAL_COMMANDS_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_TIMING_MODE register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_ONFI_TIMING_MODE_ADDR  ALT_NAND_PARAM_ONFI_TIMING_MODE_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_PGM_CACHE_TIMING_MODE register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_ONFI_PGM_CACHE_TIMING_MODE_ADDR  ALT_NAND_PARAM_ONFI_PGM_CACHE_TIMING_MODE_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_LUNS register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_ONFI_DEVICE_NO_OF_LUNS_ADDR  ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_LUNS_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_L register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_L_ADDR  ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_L_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_U register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_U_ADDR  ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_U_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_FEATURES register for the ALT_SDM_NAND_PARAM instance. */
#define ALT_SDM_NAND_PARAM_FEATURES_ADDR  ALT_NAND_PARAM_FEATURES_ADDR(ALT_SDM_NAND_PARAM_ADDR)
/* The base address byte offset for the start of the ALT_SDM_NAND_PARAM component. */
#define ALT_SDM_NAND_PARAM_OFST        0xffa10300
/* The start address of the ALT_SDM_NAND_PARAM component. */
#define ALT_SDM_NAND_PARAM_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_NAND_PARAM_OFST))
/* The lower bound address range of the ALT_SDM_NAND_PARAM component. */
#define ALT_SDM_NAND_PARAM_LB_ADDR     ALT_SDM_NAND_PARAM_ADDR
/* The upper bound address range of the ALT_SDM_NAND_PARAM component. */
#define ALT_SDM_NAND_PARAM_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_NAND_PARAM_ADDR) + 0xf4) - 1))


/*
 * Component Instance : sdm_nand_status
 * 
 * Instance sdm_nand_status of component ALT_NAND_STAT.
 * 
 * 
 */
/* The address of the ALT_NAND_STAT_TRANSFER_MODE register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_TRANSFER_MODE_ADDR  ALT_NAND_STAT_TRANSFER_MODE_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_STATUS0 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_INTR_STATUS0_ADDR  ALT_NAND_STAT_INTR_STATUS0_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_EN0 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_INTR_EN0_ADDR  ALT_NAND_STAT_INTR_EN0_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_PAGE_CNT0 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_PAGE_CNT0_ADDR  ALT_NAND_STAT_PAGE_CNT0_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_PAGE_ADDR0 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_ERR_PAGE_ADDR0_ADDR  ALT_NAND_STAT_ERR_PAGE_ADDR0_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_BLOCK_ADDR0 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_ERR_BLOCK_ADDR0_ADDR  ALT_NAND_STAT_ERR_BLOCK_ADDR0_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_STATUS1 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_INTR_STATUS1_ADDR  ALT_NAND_STAT_INTR_STATUS1_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_EN1 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_INTR_EN1_ADDR  ALT_NAND_STAT_INTR_EN1_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_PAGE_CNT1 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_PAGE_CNT1_ADDR  ALT_NAND_STAT_PAGE_CNT1_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_PAGE_ADDR1 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_ERR_PAGE_ADDR1_ADDR  ALT_NAND_STAT_ERR_PAGE_ADDR1_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_BLOCK_ADDR1 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_ERR_BLOCK_ADDR1_ADDR  ALT_NAND_STAT_ERR_BLOCK_ADDR1_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_STATUS2 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_INTR_STATUS2_ADDR  ALT_NAND_STAT_INTR_STATUS2_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_EN2 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_INTR_EN2_ADDR  ALT_NAND_STAT_INTR_EN2_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_PAGE_CNT2 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_PAGE_CNT2_ADDR  ALT_NAND_STAT_PAGE_CNT2_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_PAGE_ADDR2 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_ERR_PAGE_ADDR2_ADDR  ALT_NAND_STAT_ERR_PAGE_ADDR2_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_BLOCK_ADDR2 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_ERR_BLOCK_ADDR2_ADDR  ALT_NAND_STAT_ERR_BLOCK_ADDR2_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_STATUS3 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_INTR_STATUS3_ADDR  ALT_NAND_STAT_INTR_STATUS3_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_EN3 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_INTR_EN3_ADDR  ALT_NAND_STAT_INTR_EN3_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_PAGE_CNT3 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_PAGE_CNT3_ADDR  ALT_NAND_STAT_PAGE_CNT3_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_PAGE_ADDR3 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_ERR_PAGE_ADDR3_ADDR  ALT_NAND_STAT_ERR_PAGE_ADDR3_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_BLOCK_ADDR3 register for the ALT_SDM_NAND_STATUS instance. */
#define ALT_SDM_NAND_STATUS_ERR_BLOCK_ADDR3_ADDR  ALT_NAND_STAT_ERR_BLOCK_ADDR3_ADDR(ALT_SDM_NAND_STATUS_ADDR)
/* The base address byte offset for the start of the ALT_SDM_NAND_STATUS component. */
#define ALT_SDM_NAND_STATUS_OFST        0xffa10400
/* The start address of the ALT_SDM_NAND_STATUS component. */
#define ALT_SDM_NAND_STATUS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_NAND_STATUS_OFST))
/* The lower bound address range of the ALT_SDM_NAND_STATUS component. */
#define ALT_SDM_NAND_STATUS_LB_ADDR     ALT_SDM_NAND_STATUS_ADDR
/* The upper bound address range of the ALT_SDM_NAND_STATUS component. */
#define ALT_SDM_NAND_STATUS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_NAND_STATUS_ADDR) + 0x144) - 1))


/*
 * Component Instance : sdm_nand_ecc
 * 
 * Instance sdm_nand_ecc of component ALT_NAND_ECC.
 * 
 * 
 */
/* The address of the ALT_NAND_ECC_ECCCORINFO_B01 register for the ALT_SDM_NAND_ECC instance. */
#define ALT_SDM_NAND_ECC_ECCCORINFO_B01_ADDR  ALT_NAND_ECC_ECCCORINFO_B01_ADDR(ALT_SDM_NAND_ECC_ADDR)
/* The address of the ALT_NAND_ECC_ECCCORINFO_B23 register for the ALT_SDM_NAND_ECC instance. */
#define ALT_SDM_NAND_ECC_ECCCORINFO_B23_ADDR  ALT_NAND_ECC_ECCCORINFO_B23_ADDR(ALT_SDM_NAND_ECC_ADDR)
/* The base address byte offset for the start of the ALT_SDM_NAND_ECC component. */
#define ALT_SDM_NAND_ECC_OFST        0xffa10650
/* The start address of the ALT_SDM_NAND_ECC component. */
#define ALT_SDM_NAND_ECC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_NAND_ECC_OFST))
/* The lower bound address range of the ALT_SDM_NAND_ECC component. */
#define ALT_SDM_NAND_ECC_LB_ADDR     ALT_SDM_NAND_ECC_ADDR
/* The upper bound address range of the ALT_SDM_NAND_ECC component. */
#define ALT_SDM_NAND_ECC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_NAND_ECC_ADDR) + 0x14) - 1))


/*
 * Component Instance : sdm_nand_dma
 * 
 * Instance sdm_nand_dma of component ALT_NAND_DMA.
 * 
 * 
 */
/* The address of the ALT_NAND_DMA_DMA_ENABLE register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_DMA_ENABLE_ADDR  ALT_NAND_DMA_DMA_ENABLE_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_DMA_INTR register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_DMA_INTR_ADDR  ALT_NAND_DMA_DMA_INTR_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_DMA_INTR_EN register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_DMA_INTR_EN_ADDR  ALT_NAND_DMA_DMA_INTR_EN_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_TARGET_ERR_ADDR_LO register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_TARGET_ERR_ADDR_LO_ADDR  ALT_NAND_DMA_TARGET_ERR_ADDR_LO_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_TARGET_ERR_ADDR_HI register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_TARGET_ERR_ADDR_HI_ADDR  ALT_NAND_DMA_TARGET_ERR_ADDR_HI_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_CHNL_ACTIVE register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_CHNL_ACTIVE_ADDR  ALT_NAND_DMA_CHNL_ACTIVE_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_FLASH_BURST_LENGTH register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_FLASH_BURST_LENGTH_ADDR  ALT_NAND_DMA_FLASH_BURST_LENGTH_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_CHIP_INTERLEAVE_ENABLE_AND_ALLOW_INT_READS register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_CHIP_INTERLEAVE_ENABLE_AND_ALLOW_INT_READS_ADDR  ALT_NAND_DMA_CHIP_INTERLEAVE_ENABLE_AND_ALLOW_INT_READS_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_RESCAN_BUFFER_FLAG register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_RESCAN_BUFFER_FLAG_ADDR  ALT_NAND_DMA_RESCAN_BUFFER_FLAG_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_NO_OF_BLOCKS_PER_LUN register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_NO_OF_BLOCKS_PER_LUN_ADDR  ALT_NAND_DMA_NO_OF_BLOCKS_PER_LUN_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_LUN_STATUS_CMD register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_LUN_STATUS_CMD_ADDR  ALT_NAND_DMA_LUN_STATUS_CMD_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_CMD_DMA_CHANNEL_ERROR_ADDR  ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN register for the ALT_SDM_NAND_DMA instance. */
#define ALT_SDM_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_ADDR  ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_ADDR(ALT_SDM_NAND_DMA_ADDR)
/* The base address byte offset for the start of the ALT_SDM_NAND_DMA component. */
#define ALT_SDM_NAND_DMA_OFST        0xffa10700
/* The start address of the ALT_SDM_NAND_DMA component. */
#define ALT_SDM_NAND_DMA_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_NAND_DMA_OFST))
/* The lower bound address range of the ALT_SDM_NAND_DMA component. */
#define ALT_SDM_NAND_DMA_LB_ADDR     ALT_SDM_NAND_DMA_ADDR
/* The upper bound address range of the ALT_SDM_NAND_DMA component. */
#define ALT_SDM_NAND_DMA_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_NAND_DMA_ADDR) + 0xd4) - 1))


/*
 * Component Instance : sdm_ecc_sdmmc
 * 
 * Instance sdm_ecc_sdmmc of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_SDM_ECC_SDMMC instance. */
#define ALT_SDM_ECC_SDMMC_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_SDM_ECC_SDMMC_ADDR)
/* The base address byte offset for the start of the ALT_SDM_ECC_SDMMC component. */
#define ALT_SDM_ECC_SDMMC_OFST        0xffa20000
/* The start address of the ALT_SDM_ECC_SDMMC component. */
#define ALT_SDM_ECC_SDMMC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_ECC_SDMMC_OFST))
/* The lower bound address range of the ALT_SDM_ECC_SDMMC component. */
#define ALT_SDM_ECC_SDMMC_LB_ADDR     ALT_SDM_ECC_SDMMC_ADDR
/* The upper bound address range of the ALT_SDM_ECC_SDMMC component. */
#define ALT_SDM_ECC_SDMMC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_ECC_SDMMC_ADDR) + 0x400) - 1))


/*
 * Component Instance : sdm_ecc_nand_w
 * 
 * Instance sdm_ecc_nand_w of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_SDM_ECC_NAND_W instance. */
#define ALT_SDM_ECC_NAND_W_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_SDM_ECC_NAND_W_ADDR)
/* The base address byte offset for the start of the ALT_SDM_ECC_NAND_W component. */
#define ALT_SDM_ECC_NAND_W_OFST        0xffa20800
/* The start address of the ALT_SDM_ECC_NAND_W component. */
#define ALT_SDM_ECC_NAND_W_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_ECC_NAND_W_OFST))
/* The lower bound address range of the ALT_SDM_ECC_NAND_W component. */
#define ALT_SDM_ECC_NAND_W_LB_ADDR     ALT_SDM_ECC_NAND_W_ADDR
/* The upper bound address range of the ALT_SDM_ECC_NAND_W component. */
#define ALT_SDM_ECC_NAND_W_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_ECC_NAND_W_ADDR) + 0x400) - 1))


/*
 * Component Instance : sdm_ecc_nand_r
 * 
 * Instance sdm_ecc_nand_r of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_SDM_ECC_NAND_R instance. */
#define ALT_SDM_ECC_NAND_R_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_SDM_ECC_NAND_R_ADDR)
/* The base address byte offset for the start of the ALT_SDM_ECC_NAND_R component. */
#define ALT_SDM_ECC_NAND_R_OFST        0xffa21000
/* The start address of the ALT_SDM_ECC_NAND_R component. */
#define ALT_SDM_ECC_NAND_R_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_ECC_NAND_R_OFST))
/* The lower bound address range of the ALT_SDM_ECC_NAND_R component. */
#define ALT_SDM_ECC_NAND_R_LB_ADDR     ALT_SDM_ECC_NAND_R_ADDR
/* The upper bound address range of the ALT_SDM_ECC_NAND_R component. */
#define ALT_SDM_ECC_NAND_R_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_ECC_NAND_R_ADDR) + 0x400) - 1))


/*
 * Component Instance : sdm_ecc_nand_e
 * 
 * Instance sdm_ecc_nand_e of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_SDM_ECC_NAND_E instance. */
#define ALT_SDM_ECC_NAND_E_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_SDM_ECC_NAND_E_ADDR)
/* The base address byte offset for the start of the ALT_SDM_ECC_NAND_E component. */
#define ALT_SDM_ECC_NAND_E_OFST        0xffa21800
/* The start address of the ALT_SDM_ECC_NAND_E component. */
#define ALT_SDM_ECC_NAND_E_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_ECC_NAND_E_OFST))
/* The lower bound address range of the ALT_SDM_ECC_NAND_E component. */
#define ALT_SDM_ECC_NAND_E_LB_ADDR     ALT_SDM_ECC_NAND_E_ADDR
/* The upper bound address range of the ALT_SDM_ECC_NAND_E component. */
#define ALT_SDM_ECC_NAND_E_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_ECC_NAND_E_ADDR) + 0x400) - 1))


/*
 * Component Instance : sdm_ecc_qspi
 * 
 * Instance sdm_ecc_qspi of component ALT_ECC.
 * 
 * 
 */
/* The address of the ALT_ECC_IP_REV_ID register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_IP_REV_ID_ADDR  ALT_ECC_IP_REV_ID_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_IP_REV_ID2 register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_IP_REV_ID2_ADDR  ALT_ECC_IP_REV_ID2_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_CTRL register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_CTRL_ADDR  ALT_ECC_CTRL_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_INITSTAT register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_INITSTAT_ADDR  ALT_ECC_INITSTAT_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ERRINTEN register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ERRINTEN_ADDR  ALT_ECC_ERRINTEN_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ERRINTENS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ERRINTENS_ADDR  ALT_ECC_ERRINTENS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ERRINTENR register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ERRINTENR_ADDR  ALT_ECC_ERRINTENR_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_INTMODE register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_INTMODE_ADDR  ALT_ECC_INTMODE_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_INTSTAT register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_INTSTAT_ADDR  ALT_ECC_INTSTAT_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_INTTEST register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_INTTEST_ADDR  ALT_ECC_INTTEST_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_MODSTAT register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_MODSTAT_ADDR  ALT_ECC_MODSTAT_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_DERRADDRA register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_DERRADDRA_ADDR  ALT_ECC_DERRADDRA_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_SERRADDRA register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_SERRADDRA_ADDR  ALT_ECC_SERRADDRA_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_DERRADDRB register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_DERRADDRB_ADDR  ALT_ECC_DERRADDRB_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_SERRADDRB register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_SERRADDRB_ADDR  ALT_ECC_SERRADDRB_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_SERRCNTREG register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_SERRCNTREG_ADDR  ALT_ECC_SERRCNTREG_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_ADDRBUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_ADDRBUS_ADDR  ALT_ECC_ECC_ADDRBUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_RDATA0BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_RDATA0BUS_ADDR  ALT_ECC_ECC_RDATA0BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_RDATA1BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_RDATA1BUS_ADDR  ALT_ECC_ECC_RDATA1BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_RDATA2BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_RDATA2BUS_ADDR  ALT_ECC_ECC_RDATA2BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_RDATA3BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_RDATA3BUS_ADDR  ALT_ECC_ECC_RDATA3BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_WDATA0BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_WDATA0BUS_ADDR  ALT_ECC_ECC_WDATA0BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_WDATA1BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_WDATA1BUS_ADDR  ALT_ECC_ECC_WDATA1BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_WDATA2BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_WDATA2BUS_ADDR  ALT_ECC_ECC_WDATA2BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_WDATA3BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_WDATA3BUS_ADDR  ALT_ECC_ECC_WDATA3BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC0BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_RDATAECC0BUS_ADDR  ALT_ECC_ECC_RDATAECC0BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_RDATAECC1BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_RDATAECC1BUS_ADDR  ALT_ECC_ECC_RDATAECC1BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC0BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_WDATAECC0BUS_ADDR  ALT_ECC_ECC_WDATAECC0BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_WDATAECC1BUS register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_WDATAECC1BUS_ADDR  ALT_ECC_ECC_WDATAECC1BUS_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_DBYTECTRL register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_DBYTECTRL_ADDR  ALT_ECC_ECC_DBYTECTRL_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_ACCCTRL register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_ACCCTRL_ADDR  ALT_ECC_ECC_ACCCTRL_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_STARTACC register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_STARTACC_ADDR  ALT_ECC_ECC_STARTACC_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_WDCTRL register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_WDCTRL_ADDR  ALT_ECC_ECC_WDCTRL_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_ECC_DECODERSTAT register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_ECC_DECODERSTAT_ADDR  ALT_ECC_ECC_DECODERSTAT_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_SERRLKUPA0 register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_SERRLKUPA0_ADDR  ALT_ECC_SERRLKUPA0_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The address of the ALT_ECC_SERRLKUPB0 register for the ALT_SDM_ECC_QSPI instance. */
#define ALT_SDM_ECC_QSPI_SERRLKUPB0_ADDR  ALT_ECC_SERRLKUPB0_ADDR(ALT_SDM_ECC_QSPI_ADDR)
/* The base address byte offset for the start of the ALT_SDM_ECC_QSPI component. */
#define ALT_SDM_ECC_QSPI_OFST        0xffa22000
/* The start address of the ALT_SDM_ECC_QSPI component. */
#define ALT_SDM_ECC_QSPI_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDM_ECC_QSPI_OFST))
/* The lower bound address range of the ALT_SDM_ECC_QSPI component. */
#define ALT_SDM_ECC_QSPI_LB_ADDR     ALT_SDM_ECC_QSPI_ADDR
/* The upper bound address range of the ALT_SDM_ECC_QSPI component. */
#define ALT_SDM_ECC_QSPI_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDM_ECC_QSPI_ADDR) + 0x400) - 1))


/*
 * Component Instance : mbox
 * 
 * Instance mbox of component ALT_MBOX.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_MBOX component. */
#define ALT_MBOX_OFST        0xffa30000
/* The start address of the ALT_MBOX component. */
#define ALT_MBOX_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MBOX_OFST))
/* The lower bound address range of the ALT_MBOX component. */
#define ALT_MBOX_LB_ADDR     ALT_MBOX_ADDR
/* The upper bound address range of the ALT_MBOX component. */
#define ALT_MBOX_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MBOX_ADDR) + 0x100) - 1))


/*
 * Component Instance : doorbell_in
 * 
 * Instance doorbell_in of component ALT_DOORBELL_IN.
 * 
 * 
 */
/* The address of the ALT_DOORBELL_IN_EM2SDM register for the ALT_DOORBELL_IN instance. */
#define ALT_DOORBELL_IN_EM2SDM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_DOORBELL_IN_ADDR) + ALT_DOORBELL_IN_EM2SDM_OFST))
/* The base address byte offset for the start of the ALT_DOORBELL_IN component. */
#define ALT_DOORBELL_IN_OFST        0xffa30400
/* The start address of the ALT_DOORBELL_IN component. */
#define ALT_DOORBELL_IN_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_DOORBELL_IN_OFST))
/* The lower bound address range of the ALT_DOORBELL_IN component. */
#define ALT_DOORBELL_IN_LB_ADDR     ALT_DOORBELL_IN_ADDR
/* The upper bound address range of the ALT_DOORBELL_IN component. */
#define ALT_DOORBELL_IN_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_DOORBELL_IN_ADDR) + 0xc) - 1))


/*
 * Component Instance : doorbell_out
 * 
 * Instance doorbell_out of component ALT_DOORBELL_OUT.
 * 
 * 
 */
/* The address of the ALT_DOORBELL_OUT_SDM2EM register for the ALT_DOORBELL_OUT instance. */
#define ALT_DOORBELL_OUT_SDM2EM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_DOORBELL_OUT_ADDR) + ALT_DOORBELL_OUT_SDM2EM_OFST))
/* The base address byte offset for the start of the ALT_DOORBELL_OUT component. */
#define ALT_DOORBELL_OUT_OFST        0xffa30480
/* The start address of the ALT_DOORBELL_OUT component. */
#define ALT_DOORBELL_OUT_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_DOORBELL_OUT_OFST))
/* The lower bound address range of the ALT_DOORBELL_OUT component. */
#define ALT_DOORBELL_OUT_LB_ADDR     ALT_DOORBELL_OUT_ADDR
/* The upper bound address range of the ALT_DOORBELL_OUT component. */
#define ALT_DOORBELL_OUT_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_DOORBELL_OUT_ADDR) + 0xc) - 1))


/*
 * Component Instance : mbox_stream
 * 
 * Instance mbox_stream of component ALT_MBOX_STREAM.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_MBOX_STREAM component. */
#define ALT_MBOX_STREAM_OFST        0xffa31000
/* The start address of the ALT_MBOX_STREAM component. */
#define ALT_MBOX_STREAM_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_MBOX_STREAM_OFST))
/* The lower bound address range of the ALT_MBOX_STREAM component. */
#define ALT_MBOX_STREAM_LB_ADDR     ALT_MBOX_STREAM_ADDR
/* The upper bound address range of the ALT_MBOX_STREAM component. */
#define ALT_MBOX_STREAM_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_MBOX_STREAM_ADDR) + 0xf000) - 1))


/*
 * Component Instance : usb0_intreg
 * 
 * Instance usb0_intreg of component ALT_USB_INTREG.
 * 
 * 
 */
/* The address of the ALT_USB_INTREG_GOTGCTL register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GOTGCTL_ADDR  ALT_USB_INTREG_GOTGCTL_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GOTGINT register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GOTGINT_ADDR  ALT_USB_INTREG_GOTGINT_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GAHBCFG register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GAHBCFG_ADDR  ALT_USB_INTREG_GAHBCFG_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GUSBCFG register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GUSBCFG_ADDR  ALT_USB_INTREG_GUSBCFG_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GRSTCTL register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GRSTCTL_ADDR  ALT_USB_INTREG_GRSTCTL_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GINTSTS register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GINTSTS_ADDR  ALT_USB_INTREG_GINTSTS_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GINTMSK register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GINTMSK_ADDR  ALT_USB_INTREG_GINTMSK_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GRXSTSR register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GRXSTSR_ADDR  ALT_USB_INTREG_GRXSTSR_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GRXSTSP register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GRXSTSP_ADDR  ALT_USB_INTREG_GRXSTSP_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GRXFSIZ register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GRXFSIZ_ADDR  ALT_USB_INTREG_GRXFSIZ_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GNPTXFSIZ register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GNPTXFSIZ_ADDR  ALT_USB_INTREG_GNPTXFSIZ_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GNPTXSTS register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GNPTXSTS_ADDR  ALT_USB_INTREG_GNPTXSTS_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GPVNDCTL register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GPVNDCTL_ADDR  ALT_USB_INTREG_GPVNDCTL_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GGPIO register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GGPIO_ADDR  ALT_USB_INTREG_GGPIO_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GUID register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GUID_ADDR  ALT_USB_INTREG_GUID_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GSNPSID register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GSNPSID_ADDR  ALT_USB_INTREG_GSNPSID_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GHWCFG1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GHWCFG1_ADDR  ALT_USB_INTREG_GHWCFG1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GHWCFG2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GHWCFG2_ADDR  ALT_USB_INTREG_GHWCFG2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GHWCFG3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GHWCFG3_ADDR  ALT_USB_INTREG_GHWCFG3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GHWCFG4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GHWCFG4_ADDR  ALT_USB_INTREG_GHWCFG4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GDFIFOCFG register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_GDFIFOCFG_ADDR  ALT_USB_INTREG_GDFIFOCFG_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HPTXFSIZ register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HPTXFSIZ_ADDR  ALT_USB_INTREG_HPTXFSIZ_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF1_ADDR  ALT_USB_INTREG_DIEPTXF1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF2_ADDR  ALT_USB_INTREG_DIEPTXF2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF3_ADDR  ALT_USB_INTREG_DIEPTXF3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF4_ADDR  ALT_USB_INTREG_DIEPTXF4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF5_ADDR  ALT_USB_INTREG_DIEPTXF5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF6_ADDR  ALT_USB_INTREG_DIEPTXF6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF7_ADDR  ALT_USB_INTREG_DIEPTXF7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF8_ADDR  ALT_USB_INTREG_DIEPTXF8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF9_ADDR  ALT_USB_INTREG_DIEPTXF9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF10_ADDR  ALT_USB_INTREG_DIEPTXF10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF11_ADDR  ALT_USB_INTREG_DIEPTXF11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF12_ADDR  ALT_USB_INTREG_DIEPTXF12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF13_ADDR  ALT_USB_INTREG_DIEPTXF13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF14_ADDR  ALT_USB_INTREG_DIEPTXF14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTXF15_ADDR  ALT_USB_INTREG_DIEPTXF15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCFG register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCFG_ADDR  ALT_USB_INTREG_HCFG_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HFIR register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HFIR_ADDR  ALT_USB_INTREG_HFIR_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HFNUM register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HFNUM_ADDR  ALT_USB_INTREG_HFNUM_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HPTXSTS register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HPTXSTS_ADDR  ALT_USB_INTREG_HPTXSTS_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HAINT register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HAINT_ADDR  ALT_USB_INTREG_HAINT_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HAINTMSK register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HAINTMSK_ADDR  ALT_USB_INTREG_HAINTMSK_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HFLBADDR register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HFLBADDR_ADDR  ALT_USB_INTREG_HFLBADDR_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HPRT register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HPRT_ADDR  ALT_USB_INTREG_HPRT_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR0_ADDR  ALT_USB_INTREG_HCCHAR0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT0_ADDR  ALT_USB_INTREG_HCSPLT0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT0_ADDR  ALT_USB_INTREG_HCINT0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK0_ADDR  ALT_USB_INTREG_HCINTMSK0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ0_ADDR  ALT_USB_INTREG_HCTSIZ0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA0_ADDR  ALT_USB_INTREG_HCDMA0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB0_ADDR  ALT_USB_INTREG_HCDMAB0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR1_ADDR  ALT_USB_INTREG_HCCHAR1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT1_ADDR  ALT_USB_INTREG_HCSPLT1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT1_ADDR  ALT_USB_INTREG_HCINT1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK1_ADDR  ALT_USB_INTREG_HCINTMSK1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ1_ADDR  ALT_USB_INTREG_HCTSIZ1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA1_ADDR  ALT_USB_INTREG_HCDMA1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB1_ADDR  ALT_USB_INTREG_HCDMAB1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR2_ADDR  ALT_USB_INTREG_HCCHAR2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT2_ADDR  ALT_USB_INTREG_HCSPLT2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT2_ADDR  ALT_USB_INTREG_HCINT2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK2_ADDR  ALT_USB_INTREG_HCINTMSK2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ2_ADDR  ALT_USB_INTREG_HCTSIZ2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA2_ADDR  ALT_USB_INTREG_HCDMA2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB2_ADDR  ALT_USB_INTREG_HCDMAB2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR3_ADDR  ALT_USB_INTREG_HCCHAR3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT3_ADDR  ALT_USB_INTREG_HCSPLT3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT3_ADDR  ALT_USB_INTREG_HCINT3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK3_ADDR  ALT_USB_INTREG_HCINTMSK3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ3_ADDR  ALT_USB_INTREG_HCTSIZ3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA3_ADDR  ALT_USB_INTREG_HCDMA3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB3_ADDR  ALT_USB_INTREG_HCDMAB3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR4_ADDR  ALT_USB_INTREG_HCCHAR4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT4_ADDR  ALT_USB_INTREG_HCSPLT4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT4_ADDR  ALT_USB_INTREG_HCINT4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK4_ADDR  ALT_USB_INTREG_HCINTMSK4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ4_ADDR  ALT_USB_INTREG_HCTSIZ4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA4_ADDR  ALT_USB_INTREG_HCDMA4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB4_ADDR  ALT_USB_INTREG_HCDMAB4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR5_ADDR  ALT_USB_INTREG_HCCHAR5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT5_ADDR  ALT_USB_INTREG_HCSPLT5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT5_ADDR  ALT_USB_INTREG_HCINT5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK5_ADDR  ALT_USB_INTREG_HCINTMSK5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ5_ADDR  ALT_USB_INTREG_HCTSIZ5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA5_ADDR  ALT_USB_INTREG_HCDMA5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB5_ADDR  ALT_USB_INTREG_HCDMAB5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR6_ADDR  ALT_USB_INTREG_HCCHAR6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT6_ADDR  ALT_USB_INTREG_HCSPLT6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT6_ADDR  ALT_USB_INTREG_HCINT6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK6_ADDR  ALT_USB_INTREG_HCINTMSK6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ6_ADDR  ALT_USB_INTREG_HCTSIZ6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA6_ADDR  ALT_USB_INTREG_HCDMA6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB6_ADDR  ALT_USB_INTREG_HCDMAB6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR7_ADDR  ALT_USB_INTREG_HCCHAR7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT7_ADDR  ALT_USB_INTREG_HCSPLT7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT7_ADDR  ALT_USB_INTREG_HCINT7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK7_ADDR  ALT_USB_INTREG_HCINTMSK7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ7_ADDR  ALT_USB_INTREG_HCTSIZ7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA7_ADDR  ALT_USB_INTREG_HCDMA7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB7_ADDR  ALT_USB_INTREG_HCDMAB7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR8_ADDR  ALT_USB_INTREG_HCCHAR8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT8_ADDR  ALT_USB_INTREG_HCSPLT8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT8_ADDR  ALT_USB_INTREG_HCINT8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK8_ADDR  ALT_USB_INTREG_HCINTMSK8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ8_ADDR  ALT_USB_INTREG_HCTSIZ8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA8_ADDR  ALT_USB_INTREG_HCDMA8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB8_ADDR  ALT_USB_INTREG_HCDMAB8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR9_ADDR  ALT_USB_INTREG_HCCHAR9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT9_ADDR  ALT_USB_INTREG_HCSPLT9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT9_ADDR  ALT_USB_INTREG_HCINT9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK9_ADDR  ALT_USB_INTREG_HCINTMSK9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ9_ADDR  ALT_USB_INTREG_HCTSIZ9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA9_ADDR  ALT_USB_INTREG_HCDMA9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB9_ADDR  ALT_USB_INTREG_HCDMAB9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR10_ADDR  ALT_USB_INTREG_HCCHAR10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT10_ADDR  ALT_USB_INTREG_HCSPLT10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT10_ADDR  ALT_USB_INTREG_HCINT10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK10_ADDR  ALT_USB_INTREG_HCINTMSK10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ10_ADDR  ALT_USB_INTREG_HCTSIZ10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA10_ADDR  ALT_USB_INTREG_HCDMA10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB10_ADDR  ALT_USB_INTREG_HCDMAB10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR11_ADDR  ALT_USB_INTREG_HCCHAR11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT11_ADDR  ALT_USB_INTREG_HCSPLT11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT11_ADDR  ALT_USB_INTREG_HCINT11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK11_ADDR  ALT_USB_INTREG_HCINTMSK11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ11_ADDR  ALT_USB_INTREG_HCTSIZ11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA11_ADDR  ALT_USB_INTREG_HCDMA11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB11_ADDR  ALT_USB_INTREG_HCDMAB11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR12_ADDR  ALT_USB_INTREG_HCCHAR12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT12_ADDR  ALT_USB_INTREG_HCSPLT12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT12_ADDR  ALT_USB_INTREG_HCINT12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK12_ADDR  ALT_USB_INTREG_HCINTMSK12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ12_ADDR  ALT_USB_INTREG_HCTSIZ12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA12_ADDR  ALT_USB_INTREG_HCDMA12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB12_ADDR  ALT_USB_INTREG_HCDMAB12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR13_ADDR  ALT_USB_INTREG_HCCHAR13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT13_ADDR  ALT_USB_INTREG_HCSPLT13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT13_ADDR  ALT_USB_INTREG_HCINT13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK13_ADDR  ALT_USB_INTREG_HCINTMSK13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ13_ADDR  ALT_USB_INTREG_HCTSIZ13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA13_ADDR  ALT_USB_INTREG_HCDMA13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB13_ADDR  ALT_USB_INTREG_HCDMAB13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR14_ADDR  ALT_USB_INTREG_HCCHAR14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT14_ADDR  ALT_USB_INTREG_HCSPLT14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT14_ADDR  ALT_USB_INTREG_HCINT14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK14_ADDR  ALT_USB_INTREG_HCINTMSK14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ14_ADDR  ALT_USB_INTREG_HCTSIZ14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA14_ADDR  ALT_USB_INTREG_HCDMA14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB14_ADDR  ALT_USB_INTREG_HCDMAB14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCCHAR15_ADDR  ALT_USB_INTREG_HCCHAR15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCSPLT15_ADDR  ALT_USB_INTREG_HCSPLT15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINT15_ADDR  ALT_USB_INTREG_HCINT15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCINTMSK15_ADDR  ALT_USB_INTREG_HCINTMSK15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCTSIZ15_ADDR  ALT_USB_INTREG_HCTSIZ15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMA15_ADDR  ALT_USB_INTREG_HCDMA15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_HCDMAB15_ADDR  ALT_USB_INTREG_HCDMAB15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DCFG register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DCFG_ADDR  ALT_USB_INTREG_DCFG_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DCTL register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DCTL_ADDR  ALT_USB_INTREG_DCTL_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DSTS register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DSTS_ADDR  ALT_USB_INTREG_DSTS_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPMSK register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPMSK_ADDR  ALT_USB_INTREG_DIEPMSK_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPMSK register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPMSK_ADDR  ALT_USB_INTREG_DOEPMSK_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DAINT register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DAINT_ADDR  ALT_USB_INTREG_DAINT_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DAINTMSK register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DAINTMSK_ADDR  ALT_USB_INTREG_DAINTMSK_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DVBUSDIS register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DVBUSDIS_ADDR  ALT_USB_INTREG_DVBUSDIS_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DVBUSPULSE register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DVBUSPULSE_ADDR  ALT_USB_INTREG_DVBUSPULSE_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTHRCTL register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTHRCTL_ADDR  ALT_USB_INTREG_DTHRCTL_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPEMPMSK register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPEMPMSK_ADDR  ALT_USB_INTREG_DIEPEMPMSK_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL0_ADDR  ALT_USB_INTREG_DIEPCTL0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT0_ADDR  ALT_USB_INTREG_DIEPINT0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ0_ADDR  ALT_USB_INTREG_DIEPTSIZ0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA0_ADDR  ALT_USB_INTREG_DIEPDMA0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS0_ADDR  ALT_USB_INTREG_DTXFSTS0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB0_ADDR  ALT_USB_INTREG_DIEPDMAB0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL1_ADDR  ALT_USB_INTREG_DIEPCTL1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT1_ADDR  ALT_USB_INTREG_DIEPINT1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ1_ADDR  ALT_USB_INTREG_DIEPTSIZ1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA1_ADDR  ALT_USB_INTREG_DIEPDMA1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS1_ADDR  ALT_USB_INTREG_DTXFSTS1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB1_ADDR  ALT_USB_INTREG_DIEPDMAB1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL2_ADDR  ALT_USB_INTREG_DIEPCTL2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT2_ADDR  ALT_USB_INTREG_DIEPINT2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ2_ADDR  ALT_USB_INTREG_DIEPTSIZ2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA2_ADDR  ALT_USB_INTREG_DIEPDMA2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS2_ADDR  ALT_USB_INTREG_DTXFSTS2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB2_ADDR  ALT_USB_INTREG_DIEPDMAB2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL3_ADDR  ALT_USB_INTREG_DIEPCTL3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT3_ADDR  ALT_USB_INTREG_DIEPINT3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ3_ADDR  ALT_USB_INTREG_DIEPTSIZ3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA3_ADDR  ALT_USB_INTREG_DIEPDMA3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS3_ADDR  ALT_USB_INTREG_DTXFSTS3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB3_ADDR  ALT_USB_INTREG_DIEPDMAB3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL4_ADDR  ALT_USB_INTREG_DIEPCTL4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT4_ADDR  ALT_USB_INTREG_DIEPINT4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ4_ADDR  ALT_USB_INTREG_DIEPTSIZ4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA4_ADDR  ALT_USB_INTREG_DIEPDMA4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS4_ADDR  ALT_USB_INTREG_DTXFSTS4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB4_ADDR  ALT_USB_INTREG_DIEPDMAB4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL5_ADDR  ALT_USB_INTREG_DIEPCTL5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT5_ADDR  ALT_USB_INTREG_DIEPINT5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ5_ADDR  ALT_USB_INTREG_DIEPTSIZ5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA5_ADDR  ALT_USB_INTREG_DIEPDMA5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS5_ADDR  ALT_USB_INTREG_DTXFSTS5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB5_ADDR  ALT_USB_INTREG_DIEPDMAB5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL6_ADDR  ALT_USB_INTREG_DIEPCTL6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT6_ADDR  ALT_USB_INTREG_DIEPINT6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ6_ADDR  ALT_USB_INTREG_DIEPTSIZ6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA6_ADDR  ALT_USB_INTREG_DIEPDMA6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS6_ADDR  ALT_USB_INTREG_DTXFSTS6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB6_ADDR  ALT_USB_INTREG_DIEPDMAB6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL7_ADDR  ALT_USB_INTREG_DIEPCTL7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT7_ADDR  ALT_USB_INTREG_DIEPINT7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ7_ADDR  ALT_USB_INTREG_DIEPTSIZ7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA7_ADDR  ALT_USB_INTREG_DIEPDMA7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS7_ADDR  ALT_USB_INTREG_DTXFSTS7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB7_ADDR  ALT_USB_INTREG_DIEPDMAB7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL8_ADDR  ALT_USB_INTREG_DIEPCTL8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT8_ADDR  ALT_USB_INTREG_DIEPINT8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ8_ADDR  ALT_USB_INTREG_DIEPTSIZ8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA8_ADDR  ALT_USB_INTREG_DIEPDMA8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS8_ADDR  ALT_USB_INTREG_DTXFSTS8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB8_ADDR  ALT_USB_INTREG_DIEPDMAB8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL9_ADDR  ALT_USB_INTREG_DIEPCTL9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT9_ADDR  ALT_USB_INTREG_DIEPINT9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ9_ADDR  ALT_USB_INTREG_DIEPTSIZ9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA9_ADDR  ALT_USB_INTREG_DIEPDMA9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS9_ADDR  ALT_USB_INTREG_DTXFSTS9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB9_ADDR  ALT_USB_INTREG_DIEPDMAB9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL10_ADDR  ALT_USB_INTREG_DIEPCTL10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT10_ADDR  ALT_USB_INTREG_DIEPINT10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ10_ADDR  ALT_USB_INTREG_DIEPTSIZ10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA10_ADDR  ALT_USB_INTREG_DIEPDMA10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS10_ADDR  ALT_USB_INTREG_DTXFSTS10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB10_ADDR  ALT_USB_INTREG_DIEPDMAB10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL11_ADDR  ALT_USB_INTREG_DIEPCTL11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT11_ADDR  ALT_USB_INTREG_DIEPINT11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ11_ADDR  ALT_USB_INTREG_DIEPTSIZ11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA11_ADDR  ALT_USB_INTREG_DIEPDMA11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS11_ADDR  ALT_USB_INTREG_DTXFSTS11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB11_ADDR  ALT_USB_INTREG_DIEPDMAB11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL12_ADDR  ALT_USB_INTREG_DIEPCTL12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT12_ADDR  ALT_USB_INTREG_DIEPINT12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ12_ADDR  ALT_USB_INTREG_DIEPTSIZ12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA12_ADDR  ALT_USB_INTREG_DIEPDMA12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS12_ADDR  ALT_USB_INTREG_DTXFSTS12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB12_ADDR  ALT_USB_INTREG_DIEPDMAB12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL13_ADDR  ALT_USB_INTREG_DIEPCTL13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT13_ADDR  ALT_USB_INTREG_DIEPINT13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ13_ADDR  ALT_USB_INTREG_DIEPTSIZ13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA13_ADDR  ALT_USB_INTREG_DIEPDMA13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS13_ADDR  ALT_USB_INTREG_DTXFSTS13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB13_ADDR  ALT_USB_INTREG_DIEPDMAB13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL14_ADDR  ALT_USB_INTREG_DIEPCTL14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT14_ADDR  ALT_USB_INTREG_DIEPINT14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ14_ADDR  ALT_USB_INTREG_DIEPTSIZ14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA14_ADDR  ALT_USB_INTREG_DIEPDMA14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS14_ADDR  ALT_USB_INTREG_DTXFSTS14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB14_ADDR  ALT_USB_INTREG_DIEPDMAB14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPCTL15_ADDR  ALT_USB_INTREG_DIEPCTL15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPINT15_ADDR  ALT_USB_INTREG_DIEPINT15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPTSIZ15_ADDR  ALT_USB_INTREG_DIEPTSIZ15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMA15_ADDR  ALT_USB_INTREG_DIEPDMA15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DTXFSTS15_ADDR  ALT_USB_INTREG_DTXFSTS15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DIEPDMAB15_ADDR  ALT_USB_INTREG_DIEPDMAB15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL0_ADDR  ALT_USB_INTREG_DOEPCTL0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT0_ADDR  ALT_USB_INTREG_DOEPINT0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ0_ADDR  ALT_USB_INTREG_DOEPTSIZ0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA0_ADDR  ALT_USB_INTREG_DOEPDMA0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB0 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB0_ADDR  ALT_USB_INTREG_DOEPDMAB0_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL1_ADDR  ALT_USB_INTREG_DOEPCTL1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT1_ADDR  ALT_USB_INTREG_DOEPINT1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ1_ADDR  ALT_USB_INTREG_DOEPTSIZ1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA1_ADDR  ALT_USB_INTREG_DOEPDMA1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB1 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB1_ADDR  ALT_USB_INTREG_DOEPDMAB1_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL2_ADDR  ALT_USB_INTREG_DOEPCTL2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT2_ADDR  ALT_USB_INTREG_DOEPINT2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ2_ADDR  ALT_USB_INTREG_DOEPTSIZ2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA2_ADDR  ALT_USB_INTREG_DOEPDMA2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB2 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB2_ADDR  ALT_USB_INTREG_DOEPDMAB2_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL3_ADDR  ALT_USB_INTREG_DOEPCTL3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT3_ADDR  ALT_USB_INTREG_DOEPINT3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ3_ADDR  ALT_USB_INTREG_DOEPTSIZ3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA3_ADDR  ALT_USB_INTREG_DOEPDMA3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB3 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB3_ADDR  ALT_USB_INTREG_DOEPDMAB3_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL4_ADDR  ALT_USB_INTREG_DOEPCTL4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT4_ADDR  ALT_USB_INTREG_DOEPINT4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ4_ADDR  ALT_USB_INTREG_DOEPTSIZ4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA4_ADDR  ALT_USB_INTREG_DOEPDMA4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB4 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB4_ADDR  ALT_USB_INTREG_DOEPDMAB4_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL5_ADDR  ALT_USB_INTREG_DOEPCTL5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT5_ADDR  ALT_USB_INTREG_DOEPINT5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ5_ADDR  ALT_USB_INTREG_DOEPTSIZ5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA5_ADDR  ALT_USB_INTREG_DOEPDMA5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB5 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB5_ADDR  ALT_USB_INTREG_DOEPDMAB5_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL6_ADDR  ALT_USB_INTREG_DOEPCTL6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT6_ADDR  ALT_USB_INTREG_DOEPINT6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ6_ADDR  ALT_USB_INTREG_DOEPTSIZ6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA6_ADDR  ALT_USB_INTREG_DOEPDMA6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB6 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB6_ADDR  ALT_USB_INTREG_DOEPDMAB6_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL7_ADDR  ALT_USB_INTREG_DOEPCTL7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT7_ADDR  ALT_USB_INTREG_DOEPINT7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ7_ADDR  ALT_USB_INTREG_DOEPTSIZ7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA7_ADDR  ALT_USB_INTREG_DOEPDMA7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB7 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB7_ADDR  ALT_USB_INTREG_DOEPDMAB7_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL8_ADDR  ALT_USB_INTREG_DOEPCTL8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT8_ADDR  ALT_USB_INTREG_DOEPINT8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ8_ADDR  ALT_USB_INTREG_DOEPTSIZ8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA8_ADDR  ALT_USB_INTREG_DOEPDMA8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB8 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB8_ADDR  ALT_USB_INTREG_DOEPDMAB8_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL9_ADDR  ALT_USB_INTREG_DOEPCTL9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT9_ADDR  ALT_USB_INTREG_DOEPINT9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ9_ADDR  ALT_USB_INTREG_DOEPTSIZ9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA9_ADDR  ALT_USB_INTREG_DOEPDMA9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB9 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB9_ADDR  ALT_USB_INTREG_DOEPDMAB9_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL10_ADDR  ALT_USB_INTREG_DOEPCTL10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT10_ADDR  ALT_USB_INTREG_DOEPINT10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ10_ADDR  ALT_USB_INTREG_DOEPTSIZ10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA10_ADDR  ALT_USB_INTREG_DOEPDMA10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB10 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB10_ADDR  ALT_USB_INTREG_DOEPDMAB10_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL11_ADDR  ALT_USB_INTREG_DOEPCTL11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT11_ADDR  ALT_USB_INTREG_DOEPINT11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ11_ADDR  ALT_USB_INTREG_DOEPTSIZ11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA11_ADDR  ALT_USB_INTREG_DOEPDMA11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB11 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB11_ADDR  ALT_USB_INTREG_DOEPDMAB11_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL12_ADDR  ALT_USB_INTREG_DOEPCTL12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT12_ADDR  ALT_USB_INTREG_DOEPINT12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ12_ADDR  ALT_USB_INTREG_DOEPTSIZ12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA12_ADDR  ALT_USB_INTREG_DOEPDMA12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB12 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB12_ADDR  ALT_USB_INTREG_DOEPDMAB12_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL13_ADDR  ALT_USB_INTREG_DOEPCTL13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT13_ADDR  ALT_USB_INTREG_DOEPINT13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ13_ADDR  ALT_USB_INTREG_DOEPTSIZ13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA13_ADDR  ALT_USB_INTREG_DOEPDMA13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB13 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB13_ADDR  ALT_USB_INTREG_DOEPDMAB13_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL14_ADDR  ALT_USB_INTREG_DOEPCTL14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT14_ADDR  ALT_USB_INTREG_DOEPINT14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ14_ADDR  ALT_USB_INTREG_DOEPTSIZ14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA14_ADDR  ALT_USB_INTREG_DOEPDMA14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB14 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB14_ADDR  ALT_USB_INTREG_DOEPDMAB14_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPCTL15_ADDR  ALT_USB_INTREG_DOEPCTL15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPINT15_ADDR  ALT_USB_INTREG_DOEPINT15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPTSIZ15_ADDR  ALT_USB_INTREG_DOEPTSIZ15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMA15_ADDR  ALT_USB_INTREG_DOEPDMA15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB15 register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_DOEPDMAB15_ADDR  ALT_USB_INTREG_DOEPDMAB15_ADDR(ALT_USB0_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_PCGCCTL register for the ALT_USB0_INTREG instance. */
#define ALT_USB0_INTREG_PCGCCTL_ADDR  ALT_USB_INTREG_PCGCCTL_ADDR(ALT_USB0_INTREG_ADDR)
/* The base address byte offset for the start of the ALT_USB0_INTREG component. */
#define ALT_USB0_INTREG_OFST        0xffb00000
/* The start address of the ALT_USB0_INTREG component. */
#define ALT_USB0_INTREG_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_INTREG_OFST))
/* The lower bound address range of the ALT_USB0_INTREG component. */
#define ALT_USB0_INTREG_LB_ADDR     ALT_USB0_INTREG_ADDR
/* The upper bound address range of the ALT_USB0_INTREG component. */
#define ALT_USB0_INTREG_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_INTREG_ADDR) + 0xf00) - 1))


/*
 * Component Instance : usb0_DFIFO_0
 * 
 * Instance usb0_DFIFO_0 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_0 component. */
#define ALT_USB0_DFIFO_0_OFST        0xffb01000
/* The start address of the ALT_USB0_DFIFO_0 component. */
#define ALT_USB0_DFIFO_0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_0_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_0 component. */
#define ALT_USB0_DFIFO_0_LB_ADDR     ALT_USB0_DFIFO_0_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_0 component. */
#define ALT_USB0_DFIFO_0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_0_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_1
 * 
 * Instance usb0_DFIFO_1 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_1 component. */
#define ALT_USB0_DFIFO_1_OFST        0xffb02000
/* The start address of the ALT_USB0_DFIFO_1 component. */
#define ALT_USB0_DFIFO_1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_1_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_1 component. */
#define ALT_USB0_DFIFO_1_LB_ADDR     ALT_USB0_DFIFO_1_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_1 component. */
#define ALT_USB0_DFIFO_1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_1_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_2
 * 
 * Instance usb0_DFIFO_2 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_2 component. */
#define ALT_USB0_DFIFO_2_OFST        0xffb03000
/* The start address of the ALT_USB0_DFIFO_2 component. */
#define ALT_USB0_DFIFO_2_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_2_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_2 component. */
#define ALT_USB0_DFIFO_2_LB_ADDR     ALT_USB0_DFIFO_2_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_2 component. */
#define ALT_USB0_DFIFO_2_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_2_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_3
 * 
 * Instance usb0_DFIFO_3 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_3 component. */
#define ALT_USB0_DFIFO_3_OFST        0xffb04000
/* The start address of the ALT_USB0_DFIFO_3 component. */
#define ALT_USB0_DFIFO_3_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_3_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_3 component. */
#define ALT_USB0_DFIFO_3_LB_ADDR     ALT_USB0_DFIFO_3_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_3 component. */
#define ALT_USB0_DFIFO_3_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_3_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_4
 * 
 * Instance usb0_DFIFO_4 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_4 component. */
#define ALT_USB0_DFIFO_4_OFST        0xffb05000
/* The start address of the ALT_USB0_DFIFO_4 component. */
#define ALT_USB0_DFIFO_4_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_4_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_4 component. */
#define ALT_USB0_DFIFO_4_LB_ADDR     ALT_USB0_DFIFO_4_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_4 component. */
#define ALT_USB0_DFIFO_4_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_4_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_5
 * 
 * Instance usb0_DFIFO_5 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_5 component. */
#define ALT_USB0_DFIFO_5_OFST        0xffb06000
/* The start address of the ALT_USB0_DFIFO_5 component. */
#define ALT_USB0_DFIFO_5_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_5_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_5 component. */
#define ALT_USB0_DFIFO_5_LB_ADDR     ALT_USB0_DFIFO_5_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_5 component. */
#define ALT_USB0_DFIFO_5_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_5_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_6
 * 
 * Instance usb0_DFIFO_6 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_6 component. */
#define ALT_USB0_DFIFO_6_OFST        0xffb07000
/* The start address of the ALT_USB0_DFIFO_6 component. */
#define ALT_USB0_DFIFO_6_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_6_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_6 component. */
#define ALT_USB0_DFIFO_6_LB_ADDR     ALT_USB0_DFIFO_6_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_6 component. */
#define ALT_USB0_DFIFO_6_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_6_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_7
 * 
 * Instance usb0_DFIFO_7 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_7 component. */
#define ALT_USB0_DFIFO_7_OFST        0xffb08000
/* The start address of the ALT_USB0_DFIFO_7 component. */
#define ALT_USB0_DFIFO_7_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_7_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_7 component. */
#define ALT_USB0_DFIFO_7_LB_ADDR     ALT_USB0_DFIFO_7_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_7 component. */
#define ALT_USB0_DFIFO_7_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_7_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_8
 * 
 * Instance usb0_DFIFO_8 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_8 component. */
#define ALT_USB0_DFIFO_8_OFST        0xffb09000
/* The start address of the ALT_USB0_DFIFO_8 component. */
#define ALT_USB0_DFIFO_8_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_8_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_8 component. */
#define ALT_USB0_DFIFO_8_LB_ADDR     ALT_USB0_DFIFO_8_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_8 component. */
#define ALT_USB0_DFIFO_8_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_8_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_9
 * 
 * Instance usb0_DFIFO_9 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_9 component. */
#define ALT_USB0_DFIFO_9_OFST        0xffb0a000
/* The start address of the ALT_USB0_DFIFO_9 component. */
#define ALT_USB0_DFIFO_9_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_9_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_9 component. */
#define ALT_USB0_DFIFO_9_LB_ADDR     ALT_USB0_DFIFO_9_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_9 component. */
#define ALT_USB0_DFIFO_9_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_9_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_10
 * 
 * Instance usb0_DFIFO_10 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_10 component. */
#define ALT_USB0_DFIFO_10_OFST        0xffb0b000
/* The start address of the ALT_USB0_DFIFO_10 component. */
#define ALT_USB0_DFIFO_10_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_10_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_10 component. */
#define ALT_USB0_DFIFO_10_LB_ADDR     ALT_USB0_DFIFO_10_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_10 component. */
#define ALT_USB0_DFIFO_10_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_10_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_11
 * 
 * Instance usb0_DFIFO_11 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_11 component. */
#define ALT_USB0_DFIFO_11_OFST        0xffb0c000
/* The start address of the ALT_USB0_DFIFO_11 component. */
#define ALT_USB0_DFIFO_11_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_11_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_11 component. */
#define ALT_USB0_DFIFO_11_LB_ADDR     ALT_USB0_DFIFO_11_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_11 component. */
#define ALT_USB0_DFIFO_11_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_11_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_12
 * 
 * Instance usb0_DFIFO_12 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_12 component. */
#define ALT_USB0_DFIFO_12_OFST        0xffb0d000
/* The start address of the ALT_USB0_DFIFO_12 component. */
#define ALT_USB0_DFIFO_12_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_12_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_12 component. */
#define ALT_USB0_DFIFO_12_LB_ADDR     ALT_USB0_DFIFO_12_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_12 component. */
#define ALT_USB0_DFIFO_12_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_12_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_13
 * 
 * Instance usb0_DFIFO_13 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_13 component. */
#define ALT_USB0_DFIFO_13_OFST        0xffb0e000
/* The start address of the ALT_USB0_DFIFO_13 component. */
#define ALT_USB0_DFIFO_13_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_13_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_13 component. */
#define ALT_USB0_DFIFO_13_LB_ADDR     ALT_USB0_DFIFO_13_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_13 component. */
#define ALT_USB0_DFIFO_13_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_13_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_14
 * 
 * Instance usb0_DFIFO_14 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_14 component. */
#define ALT_USB0_DFIFO_14_OFST        0xffb0f000
/* The start address of the ALT_USB0_DFIFO_14 component. */
#define ALT_USB0_DFIFO_14_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_14_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_14 component. */
#define ALT_USB0_DFIFO_14_LB_ADDR     ALT_USB0_DFIFO_14_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_14 component. */
#define ALT_USB0_DFIFO_14_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_14_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_15
 * 
 * Instance usb0_DFIFO_15 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_15 component. */
#define ALT_USB0_DFIFO_15_OFST        0xffb10000
/* The start address of the ALT_USB0_DFIFO_15 component. */
#define ALT_USB0_DFIFO_15_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_15_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_15 component. */
#define ALT_USB0_DFIFO_15_LB_ADDR     ALT_USB0_DFIFO_15_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_15 component. */
#define ALT_USB0_DFIFO_15_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_15_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb0_DFIFO_DA
 * 
 * Instance usb0_DFIFO_DA of component ALT_USB0_DFIFO_DA.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB0_DFIFO_DA component. */
#define ALT_USB0_DFIFO_DA_OFST        0xffb20000
/* The start address of the ALT_USB0_DFIFO_DA component. */
#define ALT_USB0_DFIFO_DA_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB0_DFIFO_DA_OFST))
/* The lower bound address range of the ALT_USB0_DFIFO_DA component. */
#define ALT_USB0_DFIFO_DA_LB_ADDR     ALT_USB0_DFIFO_DA_ADDR
/* The upper bound address range of the ALT_USB0_DFIFO_DA component. */
#define ALT_USB0_DFIFO_DA_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB0_DFIFO_DA_ADDR) + 0x8000) - 1))


/*
 * Component Instance : usb1_intreg
 * 
 * Instance usb1_intreg of component ALT_USB_INTREG.
 * 
 * 
 */
/* The address of the ALT_USB_INTREG_GOTGCTL register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GOTGCTL_ADDR  ALT_USB_INTREG_GOTGCTL_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GOTGINT register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GOTGINT_ADDR  ALT_USB_INTREG_GOTGINT_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GAHBCFG register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GAHBCFG_ADDR  ALT_USB_INTREG_GAHBCFG_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GUSBCFG register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GUSBCFG_ADDR  ALT_USB_INTREG_GUSBCFG_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GRSTCTL register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GRSTCTL_ADDR  ALT_USB_INTREG_GRSTCTL_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GINTSTS register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GINTSTS_ADDR  ALT_USB_INTREG_GINTSTS_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GINTMSK register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GINTMSK_ADDR  ALT_USB_INTREG_GINTMSK_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GRXSTSR register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GRXSTSR_ADDR  ALT_USB_INTREG_GRXSTSR_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GRXSTSP register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GRXSTSP_ADDR  ALT_USB_INTREG_GRXSTSP_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GRXFSIZ register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GRXFSIZ_ADDR  ALT_USB_INTREG_GRXFSIZ_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GNPTXFSIZ register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GNPTXFSIZ_ADDR  ALT_USB_INTREG_GNPTXFSIZ_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GNPTXSTS register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GNPTXSTS_ADDR  ALT_USB_INTREG_GNPTXSTS_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GPVNDCTL register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GPVNDCTL_ADDR  ALT_USB_INTREG_GPVNDCTL_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GGPIO register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GGPIO_ADDR  ALT_USB_INTREG_GGPIO_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GUID register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GUID_ADDR  ALT_USB_INTREG_GUID_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GSNPSID register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GSNPSID_ADDR  ALT_USB_INTREG_GSNPSID_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GHWCFG1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GHWCFG1_ADDR  ALT_USB_INTREG_GHWCFG1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GHWCFG2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GHWCFG2_ADDR  ALT_USB_INTREG_GHWCFG2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GHWCFG3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GHWCFG3_ADDR  ALT_USB_INTREG_GHWCFG3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GHWCFG4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GHWCFG4_ADDR  ALT_USB_INTREG_GHWCFG4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_GDFIFOCFG register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_GDFIFOCFG_ADDR  ALT_USB_INTREG_GDFIFOCFG_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HPTXFSIZ register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HPTXFSIZ_ADDR  ALT_USB_INTREG_HPTXFSIZ_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF1_ADDR  ALT_USB_INTREG_DIEPTXF1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF2_ADDR  ALT_USB_INTREG_DIEPTXF2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF3_ADDR  ALT_USB_INTREG_DIEPTXF3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF4_ADDR  ALT_USB_INTREG_DIEPTXF4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF5_ADDR  ALT_USB_INTREG_DIEPTXF5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF6_ADDR  ALT_USB_INTREG_DIEPTXF6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF7_ADDR  ALT_USB_INTREG_DIEPTXF7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF8_ADDR  ALT_USB_INTREG_DIEPTXF8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF9_ADDR  ALT_USB_INTREG_DIEPTXF9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF10_ADDR  ALT_USB_INTREG_DIEPTXF10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF11_ADDR  ALT_USB_INTREG_DIEPTXF11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF12_ADDR  ALT_USB_INTREG_DIEPTXF12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF13_ADDR  ALT_USB_INTREG_DIEPTXF13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF14_ADDR  ALT_USB_INTREG_DIEPTXF14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTXF15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTXF15_ADDR  ALT_USB_INTREG_DIEPTXF15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCFG register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCFG_ADDR  ALT_USB_INTREG_HCFG_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HFIR register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HFIR_ADDR  ALT_USB_INTREG_HFIR_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HFNUM register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HFNUM_ADDR  ALT_USB_INTREG_HFNUM_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HPTXSTS register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HPTXSTS_ADDR  ALT_USB_INTREG_HPTXSTS_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HAINT register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HAINT_ADDR  ALT_USB_INTREG_HAINT_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HAINTMSK register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HAINTMSK_ADDR  ALT_USB_INTREG_HAINTMSK_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HFLBADDR register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HFLBADDR_ADDR  ALT_USB_INTREG_HFLBADDR_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HPRT register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HPRT_ADDR  ALT_USB_INTREG_HPRT_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR0_ADDR  ALT_USB_INTREG_HCCHAR0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT0_ADDR  ALT_USB_INTREG_HCSPLT0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT0_ADDR  ALT_USB_INTREG_HCINT0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK0_ADDR  ALT_USB_INTREG_HCINTMSK0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ0_ADDR  ALT_USB_INTREG_HCTSIZ0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA0_ADDR  ALT_USB_INTREG_HCDMA0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB0_ADDR  ALT_USB_INTREG_HCDMAB0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR1_ADDR  ALT_USB_INTREG_HCCHAR1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT1_ADDR  ALT_USB_INTREG_HCSPLT1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT1_ADDR  ALT_USB_INTREG_HCINT1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK1_ADDR  ALT_USB_INTREG_HCINTMSK1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ1_ADDR  ALT_USB_INTREG_HCTSIZ1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA1_ADDR  ALT_USB_INTREG_HCDMA1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB1_ADDR  ALT_USB_INTREG_HCDMAB1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR2_ADDR  ALT_USB_INTREG_HCCHAR2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT2_ADDR  ALT_USB_INTREG_HCSPLT2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT2_ADDR  ALT_USB_INTREG_HCINT2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK2_ADDR  ALT_USB_INTREG_HCINTMSK2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ2_ADDR  ALT_USB_INTREG_HCTSIZ2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA2_ADDR  ALT_USB_INTREG_HCDMA2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB2_ADDR  ALT_USB_INTREG_HCDMAB2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR3_ADDR  ALT_USB_INTREG_HCCHAR3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT3_ADDR  ALT_USB_INTREG_HCSPLT3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT3_ADDR  ALT_USB_INTREG_HCINT3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK3_ADDR  ALT_USB_INTREG_HCINTMSK3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ3_ADDR  ALT_USB_INTREG_HCTSIZ3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA3_ADDR  ALT_USB_INTREG_HCDMA3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB3_ADDR  ALT_USB_INTREG_HCDMAB3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR4_ADDR  ALT_USB_INTREG_HCCHAR4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT4_ADDR  ALT_USB_INTREG_HCSPLT4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT4_ADDR  ALT_USB_INTREG_HCINT4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK4_ADDR  ALT_USB_INTREG_HCINTMSK4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ4_ADDR  ALT_USB_INTREG_HCTSIZ4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA4_ADDR  ALT_USB_INTREG_HCDMA4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB4_ADDR  ALT_USB_INTREG_HCDMAB4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR5_ADDR  ALT_USB_INTREG_HCCHAR5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT5_ADDR  ALT_USB_INTREG_HCSPLT5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT5_ADDR  ALT_USB_INTREG_HCINT5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK5_ADDR  ALT_USB_INTREG_HCINTMSK5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ5_ADDR  ALT_USB_INTREG_HCTSIZ5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA5_ADDR  ALT_USB_INTREG_HCDMA5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB5_ADDR  ALT_USB_INTREG_HCDMAB5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR6_ADDR  ALT_USB_INTREG_HCCHAR6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT6_ADDR  ALT_USB_INTREG_HCSPLT6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT6_ADDR  ALT_USB_INTREG_HCINT6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK6_ADDR  ALT_USB_INTREG_HCINTMSK6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ6_ADDR  ALT_USB_INTREG_HCTSIZ6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA6_ADDR  ALT_USB_INTREG_HCDMA6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB6_ADDR  ALT_USB_INTREG_HCDMAB6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR7_ADDR  ALT_USB_INTREG_HCCHAR7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT7_ADDR  ALT_USB_INTREG_HCSPLT7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT7_ADDR  ALT_USB_INTREG_HCINT7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK7_ADDR  ALT_USB_INTREG_HCINTMSK7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ7_ADDR  ALT_USB_INTREG_HCTSIZ7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA7_ADDR  ALT_USB_INTREG_HCDMA7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB7_ADDR  ALT_USB_INTREG_HCDMAB7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR8_ADDR  ALT_USB_INTREG_HCCHAR8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT8_ADDR  ALT_USB_INTREG_HCSPLT8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT8_ADDR  ALT_USB_INTREG_HCINT8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK8_ADDR  ALT_USB_INTREG_HCINTMSK8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ8_ADDR  ALT_USB_INTREG_HCTSIZ8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA8_ADDR  ALT_USB_INTREG_HCDMA8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB8_ADDR  ALT_USB_INTREG_HCDMAB8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR9_ADDR  ALT_USB_INTREG_HCCHAR9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT9_ADDR  ALT_USB_INTREG_HCSPLT9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT9_ADDR  ALT_USB_INTREG_HCINT9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK9_ADDR  ALT_USB_INTREG_HCINTMSK9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ9_ADDR  ALT_USB_INTREG_HCTSIZ9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA9_ADDR  ALT_USB_INTREG_HCDMA9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB9_ADDR  ALT_USB_INTREG_HCDMAB9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR10_ADDR  ALT_USB_INTREG_HCCHAR10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT10_ADDR  ALT_USB_INTREG_HCSPLT10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT10_ADDR  ALT_USB_INTREG_HCINT10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK10_ADDR  ALT_USB_INTREG_HCINTMSK10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ10_ADDR  ALT_USB_INTREG_HCTSIZ10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA10_ADDR  ALT_USB_INTREG_HCDMA10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB10_ADDR  ALT_USB_INTREG_HCDMAB10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR11_ADDR  ALT_USB_INTREG_HCCHAR11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT11_ADDR  ALT_USB_INTREG_HCSPLT11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT11_ADDR  ALT_USB_INTREG_HCINT11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK11_ADDR  ALT_USB_INTREG_HCINTMSK11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ11_ADDR  ALT_USB_INTREG_HCTSIZ11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA11_ADDR  ALT_USB_INTREG_HCDMA11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB11_ADDR  ALT_USB_INTREG_HCDMAB11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR12_ADDR  ALT_USB_INTREG_HCCHAR12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT12_ADDR  ALT_USB_INTREG_HCSPLT12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT12_ADDR  ALT_USB_INTREG_HCINT12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK12_ADDR  ALT_USB_INTREG_HCINTMSK12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ12_ADDR  ALT_USB_INTREG_HCTSIZ12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA12_ADDR  ALT_USB_INTREG_HCDMA12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB12_ADDR  ALT_USB_INTREG_HCDMAB12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR13_ADDR  ALT_USB_INTREG_HCCHAR13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT13_ADDR  ALT_USB_INTREG_HCSPLT13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT13_ADDR  ALT_USB_INTREG_HCINT13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK13_ADDR  ALT_USB_INTREG_HCINTMSK13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ13_ADDR  ALT_USB_INTREG_HCTSIZ13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA13_ADDR  ALT_USB_INTREG_HCDMA13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB13_ADDR  ALT_USB_INTREG_HCDMAB13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR14_ADDR  ALT_USB_INTREG_HCCHAR14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT14_ADDR  ALT_USB_INTREG_HCSPLT14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT14_ADDR  ALT_USB_INTREG_HCINT14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK14_ADDR  ALT_USB_INTREG_HCINTMSK14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ14_ADDR  ALT_USB_INTREG_HCTSIZ14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA14_ADDR  ALT_USB_INTREG_HCDMA14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB14_ADDR  ALT_USB_INTREG_HCDMAB14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCCHAR15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCCHAR15_ADDR  ALT_USB_INTREG_HCCHAR15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCSPLT15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCSPLT15_ADDR  ALT_USB_INTREG_HCSPLT15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINT15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINT15_ADDR  ALT_USB_INTREG_HCINT15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCINTMSK15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCINTMSK15_ADDR  ALT_USB_INTREG_HCINTMSK15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCTSIZ15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCTSIZ15_ADDR  ALT_USB_INTREG_HCTSIZ15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMA15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMA15_ADDR  ALT_USB_INTREG_HCDMA15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_HCDMAB15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_HCDMAB15_ADDR  ALT_USB_INTREG_HCDMAB15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DCFG register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DCFG_ADDR  ALT_USB_INTREG_DCFG_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DCTL register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DCTL_ADDR  ALT_USB_INTREG_DCTL_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DSTS register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DSTS_ADDR  ALT_USB_INTREG_DSTS_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPMSK register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPMSK_ADDR  ALT_USB_INTREG_DIEPMSK_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPMSK register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPMSK_ADDR  ALT_USB_INTREG_DOEPMSK_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DAINT register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DAINT_ADDR  ALT_USB_INTREG_DAINT_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DAINTMSK register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DAINTMSK_ADDR  ALT_USB_INTREG_DAINTMSK_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DVBUSDIS register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DVBUSDIS_ADDR  ALT_USB_INTREG_DVBUSDIS_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DVBUSPULSE register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DVBUSPULSE_ADDR  ALT_USB_INTREG_DVBUSPULSE_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTHRCTL register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTHRCTL_ADDR  ALT_USB_INTREG_DTHRCTL_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPEMPMSK register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPEMPMSK_ADDR  ALT_USB_INTREG_DIEPEMPMSK_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL0_ADDR  ALT_USB_INTREG_DIEPCTL0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT0_ADDR  ALT_USB_INTREG_DIEPINT0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ0_ADDR  ALT_USB_INTREG_DIEPTSIZ0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA0_ADDR  ALT_USB_INTREG_DIEPDMA0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS0_ADDR  ALT_USB_INTREG_DTXFSTS0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB0_ADDR  ALT_USB_INTREG_DIEPDMAB0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL1_ADDR  ALT_USB_INTREG_DIEPCTL1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT1_ADDR  ALT_USB_INTREG_DIEPINT1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ1_ADDR  ALT_USB_INTREG_DIEPTSIZ1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA1_ADDR  ALT_USB_INTREG_DIEPDMA1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS1_ADDR  ALT_USB_INTREG_DTXFSTS1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB1_ADDR  ALT_USB_INTREG_DIEPDMAB1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL2_ADDR  ALT_USB_INTREG_DIEPCTL2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT2_ADDR  ALT_USB_INTREG_DIEPINT2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ2_ADDR  ALT_USB_INTREG_DIEPTSIZ2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA2_ADDR  ALT_USB_INTREG_DIEPDMA2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS2_ADDR  ALT_USB_INTREG_DTXFSTS2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB2_ADDR  ALT_USB_INTREG_DIEPDMAB2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL3_ADDR  ALT_USB_INTREG_DIEPCTL3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT3_ADDR  ALT_USB_INTREG_DIEPINT3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ3_ADDR  ALT_USB_INTREG_DIEPTSIZ3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA3_ADDR  ALT_USB_INTREG_DIEPDMA3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS3_ADDR  ALT_USB_INTREG_DTXFSTS3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB3_ADDR  ALT_USB_INTREG_DIEPDMAB3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL4_ADDR  ALT_USB_INTREG_DIEPCTL4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT4_ADDR  ALT_USB_INTREG_DIEPINT4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ4_ADDR  ALT_USB_INTREG_DIEPTSIZ4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA4_ADDR  ALT_USB_INTREG_DIEPDMA4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS4_ADDR  ALT_USB_INTREG_DTXFSTS4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB4_ADDR  ALT_USB_INTREG_DIEPDMAB4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL5_ADDR  ALT_USB_INTREG_DIEPCTL5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT5_ADDR  ALT_USB_INTREG_DIEPINT5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ5_ADDR  ALT_USB_INTREG_DIEPTSIZ5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA5_ADDR  ALT_USB_INTREG_DIEPDMA5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS5_ADDR  ALT_USB_INTREG_DTXFSTS5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB5_ADDR  ALT_USB_INTREG_DIEPDMAB5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL6_ADDR  ALT_USB_INTREG_DIEPCTL6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT6_ADDR  ALT_USB_INTREG_DIEPINT6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ6_ADDR  ALT_USB_INTREG_DIEPTSIZ6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA6_ADDR  ALT_USB_INTREG_DIEPDMA6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS6_ADDR  ALT_USB_INTREG_DTXFSTS6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB6_ADDR  ALT_USB_INTREG_DIEPDMAB6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL7_ADDR  ALT_USB_INTREG_DIEPCTL7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT7_ADDR  ALT_USB_INTREG_DIEPINT7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ7_ADDR  ALT_USB_INTREG_DIEPTSIZ7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA7_ADDR  ALT_USB_INTREG_DIEPDMA7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS7_ADDR  ALT_USB_INTREG_DTXFSTS7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB7_ADDR  ALT_USB_INTREG_DIEPDMAB7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL8_ADDR  ALT_USB_INTREG_DIEPCTL8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT8_ADDR  ALT_USB_INTREG_DIEPINT8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ8_ADDR  ALT_USB_INTREG_DIEPTSIZ8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA8_ADDR  ALT_USB_INTREG_DIEPDMA8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS8_ADDR  ALT_USB_INTREG_DTXFSTS8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB8_ADDR  ALT_USB_INTREG_DIEPDMAB8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL9_ADDR  ALT_USB_INTREG_DIEPCTL9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT9_ADDR  ALT_USB_INTREG_DIEPINT9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ9_ADDR  ALT_USB_INTREG_DIEPTSIZ9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA9_ADDR  ALT_USB_INTREG_DIEPDMA9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS9_ADDR  ALT_USB_INTREG_DTXFSTS9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB9_ADDR  ALT_USB_INTREG_DIEPDMAB9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL10_ADDR  ALT_USB_INTREG_DIEPCTL10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT10_ADDR  ALT_USB_INTREG_DIEPINT10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ10_ADDR  ALT_USB_INTREG_DIEPTSIZ10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA10_ADDR  ALT_USB_INTREG_DIEPDMA10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS10_ADDR  ALT_USB_INTREG_DTXFSTS10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB10_ADDR  ALT_USB_INTREG_DIEPDMAB10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL11_ADDR  ALT_USB_INTREG_DIEPCTL11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT11_ADDR  ALT_USB_INTREG_DIEPINT11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ11_ADDR  ALT_USB_INTREG_DIEPTSIZ11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA11_ADDR  ALT_USB_INTREG_DIEPDMA11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS11_ADDR  ALT_USB_INTREG_DTXFSTS11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB11_ADDR  ALT_USB_INTREG_DIEPDMAB11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL12_ADDR  ALT_USB_INTREG_DIEPCTL12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT12_ADDR  ALT_USB_INTREG_DIEPINT12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ12_ADDR  ALT_USB_INTREG_DIEPTSIZ12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA12_ADDR  ALT_USB_INTREG_DIEPDMA12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS12_ADDR  ALT_USB_INTREG_DTXFSTS12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB12_ADDR  ALT_USB_INTREG_DIEPDMAB12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL13_ADDR  ALT_USB_INTREG_DIEPCTL13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT13_ADDR  ALT_USB_INTREG_DIEPINT13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ13_ADDR  ALT_USB_INTREG_DIEPTSIZ13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA13_ADDR  ALT_USB_INTREG_DIEPDMA13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS13_ADDR  ALT_USB_INTREG_DTXFSTS13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB13_ADDR  ALT_USB_INTREG_DIEPDMAB13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL14_ADDR  ALT_USB_INTREG_DIEPCTL14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT14_ADDR  ALT_USB_INTREG_DIEPINT14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ14_ADDR  ALT_USB_INTREG_DIEPTSIZ14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA14_ADDR  ALT_USB_INTREG_DIEPDMA14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS14_ADDR  ALT_USB_INTREG_DTXFSTS14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB14_ADDR  ALT_USB_INTREG_DIEPDMAB14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPCTL15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPCTL15_ADDR  ALT_USB_INTREG_DIEPCTL15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPINT15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPINT15_ADDR  ALT_USB_INTREG_DIEPINT15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPTSIZ15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPTSIZ15_ADDR  ALT_USB_INTREG_DIEPTSIZ15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMA15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMA15_ADDR  ALT_USB_INTREG_DIEPDMA15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DTXFSTS15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DTXFSTS15_ADDR  ALT_USB_INTREG_DTXFSTS15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DIEPDMAB15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DIEPDMAB15_ADDR  ALT_USB_INTREG_DIEPDMAB15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL0_ADDR  ALT_USB_INTREG_DOEPCTL0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT0_ADDR  ALT_USB_INTREG_DOEPINT0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ0_ADDR  ALT_USB_INTREG_DOEPTSIZ0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA0_ADDR  ALT_USB_INTREG_DOEPDMA0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB0 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB0_ADDR  ALT_USB_INTREG_DOEPDMAB0_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL1_ADDR  ALT_USB_INTREG_DOEPCTL1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT1_ADDR  ALT_USB_INTREG_DOEPINT1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ1_ADDR  ALT_USB_INTREG_DOEPTSIZ1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA1_ADDR  ALT_USB_INTREG_DOEPDMA1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB1 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB1_ADDR  ALT_USB_INTREG_DOEPDMAB1_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL2_ADDR  ALT_USB_INTREG_DOEPCTL2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT2_ADDR  ALT_USB_INTREG_DOEPINT2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ2_ADDR  ALT_USB_INTREG_DOEPTSIZ2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA2_ADDR  ALT_USB_INTREG_DOEPDMA2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB2 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB2_ADDR  ALT_USB_INTREG_DOEPDMAB2_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL3_ADDR  ALT_USB_INTREG_DOEPCTL3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT3_ADDR  ALT_USB_INTREG_DOEPINT3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ3_ADDR  ALT_USB_INTREG_DOEPTSIZ3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA3_ADDR  ALT_USB_INTREG_DOEPDMA3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB3 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB3_ADDR  ALT_USB_INTREG_DOEPDMAB3_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL4_ADDR  ALT_USB_INTREG_DOEPCTL4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT4_ADDR  ALT_USB_INTREG_DOEPINT4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ4_ADDR  ALT_USB_INTREG_DOEPTSIZ4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA4_ADDR  ALT_USB_INTREG_DOEPDMA4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB4 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB4_ADDR  ALT_USB_INTREG_DOEPDMAB4_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL5_ADDR  ALT_USB_INTREG_DOEPCTL5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT5_ADDR  ALT_USB_INTREG_DOEPINT5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ5_ADDR  ALT_USB_INTREG_DOEPTSIZ5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA5_ADDR  ALT_USB_INTREG_DOEPDMA5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB5 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB5_ADDR  ALT_USB_INTREG_DOEPDMAB5_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL6_ADDR  ALT_USB_INTREG_DOEPCTL6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT6_ADDR  ALT_USB_INTREG_DOEPINT6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ6_ADDR  ALT_USB_INTREG_DOEPTSIZ6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA6_ADDR  ALT_USB_INTREG_DOEPDMA6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB6 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB6_ADDR  ALT_USB_INTREG_DOEPDMAB6_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL7_ADDR  ALT_USB_INTREG_DOEPCTL7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT7_ADDR  ALT_USB_INTREG_DOEPINT7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ7_ADDR  ALT_USB_INTREG_DOEPTSIZ7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA7_ADDR  ALT_USB_INTREG_DOEPDMA7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB7 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB7_ADDR  ALT_USB_INTREG_DOEPDMAB7_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL8_ADDR  ALT_USB_INTREG_DOEPCTL8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT8_ADDR  ALT_USB_INTREG_DOEPINT8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ8_ADDR  ALT_USB_INTREG_DOEPTSIZ8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA8_ADDR  ALT_USB_INTREG_DOEPDMA8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB8 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB8_ADDR  ALT_USB_INTREG_DOEPDMAB8_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL9_ADDR  ALT_USB_INTREG_DOEPCTL9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT9_ADDR  ALT_USB_INTREG_DOEPINT9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ9_ADDR  ALT_USB_INTREG_DOEPTSIZ9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA9_ADDR  ALT_USB_INTREG_DOEPDMA9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB9 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB9_ADDR  ALT_USB_INTREG_DOEPDMAB9_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL10_ADDR  ALT_USB_INTREG_DOEPCTL10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT10_ADDR  ALT_USB_INTREG_DOEPINT10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ10_ADDR  ALT_USB_INTREG_DOEPTSIZ10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA10_ADDR  ALT_USB_INTREG_DOEPDMA10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB10 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB10_ADDR  ALT_USB_INTREG_DOEPDMAB10_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL11_ADDR  ALT_USB_INTREG_DOEPCTL11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT11_ADDR  ALT_USB_INTREG_DOEPINT11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ11_ADDR  ALT_USB_INTREG_DOEPTSIZ11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA11_ADDR  ALT_USB_INTREG_DOEPDMA11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB11 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB11_ADDR  ALT_USB_INTREG_DOEPDMAB11_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL12_ADDR  ALT_USB_INTREG_DOEPCTL12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT12_ADDR  ALT_USB_INTREG_DOEPINT12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ12_ADDR  ALT_USB_INTREG_DOEPTSIZ12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA12_ADDR  ALT_USB_INTREG_DOEPDMA12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB12 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB12_ADDR  ALT_USB_INTREG_DOEPDMAB12_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL13_ADDR  ALT_USB_INTREG_DOEPCTL13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT13_ADDR  ALT_USB_INTREG_DOEPINT13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ13_ADDR  ALT_USB_INTREG_DOEPTSIZ13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA13_ADDR  ALT_USB_INTREG_DOEPDMA13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB13 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB13_ADDR  ALT_USB_INTREG_DOEPDMAB13_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL14_ADDR  ALT_USB_INTREG_DOEPCTL14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT14_ADDR  ALT_USB_INTREG_DOEPINT14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ14_ADDR  ALT_USB_INTREG_DOEPTSIZ14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA14_ADDR  ALT_USB_INTREG_DOEPDMA14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB14 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB14_ADDR  ALT_USB_INTREG_DOEPDMAB14_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPCTL15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPCTL15_ADDR  ALT_USB_INTREG_DOEPCTL15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPINT15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPINT15_ADDR  ALT_USB_INTREG_DOEPINT15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPTSIZ15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPTSIZ15_ADDR  ALT_USB_INTREG_DOEPTSIZ15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMA15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMA15_ADDR  ALT_USB_INTREG_DOEPDMA15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_DOEPDMAB15 register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_DOEPDMAB15_ADDR  ALT_USB_INTREG_DOEPDMAB15_ADDR(ALT_USB1_INTREG_ADDR)
/* The address of the ALT_USB_INTREG_PCGCCTL register for the ALT_USB1_INTREG instance. */
#define ALT_USB1_INTREG_PCGCCTL_ADDR  ALT_USB_INTREG_PCGCCTL_ADDR(ALT_USB1_INTREG_ADDR)
/* The base address byte offset for the start of the ALT_USB1_INTREG component. */
#define ALT_USB1_INTREG_OFST        0xffb40000
/* The start address of the ALT_USB1_INTREG component. */
#define ALT_USB1_INTREG_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_INTREG_OFST))
/* The lower bound address range of the ALT_USB1_INTREG component. */
#define ALT_USB1_INTREG_LB_ADDR     ALT_USB1_INTREG_ADDR
/* The upper bound address range of the ALT_USB1_INTREG component. */
#define ALT_USB1_INTREG_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_INTREG_ADDR) + 0xf00) - 1))


/*
 * Component Instance : usb1_DFIFO_0
 * 
 * Instance usb1_DFIFO_0 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_0 component. */
#define ALT_USB1_DFIFO_0_OFST        0xffb41000
/* The start address of the ALT_USB1_DFIFO_0 component. */
#define ALT_USB1_DFIFO_0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_0_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_0 component. */
#define ALT_USB1_DFIFO_0_LB_ADDR     ALT_USB1_DFIFO_0_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_0 component. */
#define ALT_USB1_DFIFO_0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_0_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_1
 * 
 * Instance usb1_DFIFO_1 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_1 component. */
#define ALT_USB1_DFIFO_1_OFST        0xffb42000
/* The start address of the ALT_USB1_DFIFO_1 component. */
#define ALT_USB1_DFIFO_1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_1_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_1 component. */
#define ALT_USB1_DFIFO_1_LB_ADDR     ALT_USB1_DFIFO_1_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_1 component. */
#define ALT_USB1_DFIFO_1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_1_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_2
 * 
 * Instance usb1_DFIFO_2 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_2 component. */
#define ALT_USB1_DFIFO_2_OFST        0xffb43000
/* The start address of the ALT_USB1_DFIFO_2 component. */
#define ALT_USB1_DFIFO_2_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_2_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_2 component. */
#define ALT_USB1_DFIFO_2_LB_ADDR     ALT_USB1_DFIFO_2_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_2 component. */
#define ALT_USB1_DFIFO_2_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_2_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_3
 * 
 * Instance usb1_DFIFO_3 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_3 component. */
#define ALT_USB1_DFIFO_3_OFST        0xffb44000
/* The start address of the ALT_USB1_DFIFO_3 component. */
#define ALT_USB1_DFIFO_3_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_3_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_3 component. */
#define ALT_USB1_DFIFO_3_LB_ADDR     ALT_USB1_DFIFO_3_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_3 component. */
#define ALT_USB1_DFIFO_3_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_3_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_4
 * 
 * Instance usb1_DFIFO_4 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_4 component. */
#define ALT_USB1_DFIFO_4_OFST        0xffb45000
/* The start address of the ALT_USB1_DFIFO_4 component. */
#define ALT_USB1_DFIFO_4_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_4_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_4 component. */
#define ALT_USB1_DFIFO_4_LB_ADDR     ALT_USB1_DFIFO_4_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_4 component. */
#define ALT_USB1_DFIFO_4_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_4_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_5
 * 
 * Instance usb1_DFIFO_5 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_5 component. */
#define ALT_USB1_DFIFO_5_OFST        0xffb46000
/* The start address of the ALT_USB1_DFIFO_5 component. */
#define ALT_USB1_DFIFO_5_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_5_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_5 component. */
#define ALT_USB1_DFIFO_5_LB_ADDR     ALT_USB1_DFIFO_5_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_5 component. */
#define ALT_USB1_DFIFO_5_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_5_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_6
 * 
 * Instance usb1_DFIFO_6 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_6 component. */
#define ALT_USB1_DFIFO_6_OFST        0xffb47000
/* The start address of the ALT_USB1_DFIFO_6 component. */
#define ALT_USB1_DFIFO_6_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_6_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_6 component. */
#define ALT_USB1_DFIFO_6_LB_ADDR     ALT_USB1_DFIFO_6_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_6 component. */
#define ALT_USB1_DFIFO_6_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_6_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_7
 * 
 * Instance usb1_DFIFO_7 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_7 component. */
#define ALT_USB1_DFIFO_7_OFST        0xffb48000
/* The start address of the ALT_USB1_DFIFO_7 component. */
#define ALT_USB1_DFIFO_7_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_7_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_7 component. */
#define ALT_USB1_DFIFO_7_LB_ADDR     ALT_USB1_DFIFO_7_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_7 component. */
#define ALT_USB1_DFIFO_7_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_7_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_8
 * 
 * Instance usb1_DFIFO_8 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_8 component. */
#define ALT_USB1_DFIFO_8_OFST        0xffb49000
/* The start address of the ALT_USB1_DFIFO_8 component. */
#define ALT_USB1_DFIFO_8_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_8_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_8 component. */
#define ALT_USB1_DFIFO_8_LB_ADDR     ALT_USB1_DFIFO_8_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_8 component. */
#define ALT_USB1_DFIFO_8_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_8_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_9
 * 
 * Instance usb1_DFIFO_9 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_9 component. */
#define ALT_USB1_DFIFO_9_OFST        0xffb4a000
/* The start address of the ALT_USB1_DFIFO_9 component. */
#define ALT_USB1_DFIFO_9_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_9_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_9 component. */
#define ALT_USB1_DFIFO_9_LB_ADDR     ALT_USB1_DFIFO_9_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_9 component. */
#define ALT_USB1_DFIFO_9_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_9_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_10
 * 
 * Instance usb1_DFIFO_10 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_10 component. */
#define ALT_USB1_DFIFO_10_OFST        0xffb4b000
/* The start address of the ALT_USB1_DFIFO_10 component. */
#define ALT_USB1_DFIFO_10_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_10_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_10 component. */
#define ALT_USB1_DFIFO_10_LB_ADDR     ALT_USB1_DFIFO_10_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_10 component. */
#define ALT_USB1_DFIFO_10_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_10_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_11
 * 
 * Instance usb1_DFIFO_11 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_11 component. */
#define ALT_USB1_DFIFO_11_OFST        0xffb4c000
/* The start address of the ALT_USB1_DFIFO_11 component. */
#define ALT_USB1_DFIFO_11_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_11_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_11 component. */
#define ALT_USB1_DFIFO_11_LB_ADDR     ALT_USB1_DFIFO_11_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_11 component. */
#define ALT_USB1_DFIFO_11_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_11_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_12
 * 
 * Instance usb1_DFIFO_12 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_12 component. */
#define ALT_USB1_DFIFO_12_OFST        0xffb4d000
/* The start address of the ALT_USB1_DFIFO_12 component. */
#define ALT_USB1_DFIFO_12_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_12_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_12 component. */
#define ALT_USB1_DFIFO_12_LB_ADDR     ALT_USB1_DFIFO_12_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_12 component. */
#define ALT_USB1_DFIFO_12_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_12_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_13
 * 
 * Instance usb1_DFIFO_13 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_13 component. */
#define ALT_USB1_DFIFO_13_OFST        0xffb4e000
/* The start address of the ALT_USB1_DFIFO_13 component. */
#define ALT_USB1_DFIFO_13_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_13_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_13 component. */
#define ALT_USB1_DFIFO_13_LB_ADDR     ALT_USB1_DFIFO_13_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_13 component. */
#define ALT_USB1_DFIFO_13_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_13_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_14
 * 
 * Instance usb1_DFIFO_14 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_14 component. */
#define ALT_USB1_DFIFO_14_OFST        0xffb4f000
/* The start address of the ALT_USB1_DFIFO_14 component. */
#define ALT_USB1_DFIFO_14_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_14_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_14 component. */
#define ALT_USB1_DFIFO_14_LB_ADDR     ALT_USB1_DFIFO_14_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_14 component. */
#define ALT_USB1_DFIFO_14_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_14_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_15
 * 
 * Instance usb1_DFIFO_15 of component ALT_USB_DFIFO.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_15 component. */
#define ALT_USB1_DFIFO_15_OFST        0xffb50000
/* The start address of the ALT_USB1_DFIFO_15 component. */
#define ALT_USB1_DFIFO_15_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_15_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_15 component. */
#define ALT_USB1_DFIFO_15_LB_ADDR     ALT_USB1_DFIFO_15_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_15 component. */
#define ALT_USB1_DFIFO_15_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_15_ADDR) + 0x1000) - 1))


/*
 * Component Instance : usb1_DFIFO_DA
 * 
 * Instance usb1_DFIFO_DA of component ALT_USB0_DFIFO_DA.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_USB1_DFIFO_DA component. */
#define ALT_USB1_DFIFO_DA_OFST        0xffb60000
/* The start address of the ALT_USB1_DFIFO_DA component. */
#define ALT_USB1_DFIFO_DA_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_USB1_DFIFO_DA_OFST))
/* The lower bound address range of the ALT_USB1_DFIFO_DA component. */
#define ALT_USB1_DFIFO_DA_LB_ADDR     ALT_USB1_DFIFO_DA_ADDR
/* The upper bound address range of the ALT_USB1_DFIFO_DA component. */
#define ALT_USB1_DFIFO_DA_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_USB1_DFIFO_DA_ADDR) + 0x8000) - 1))


/*
 * Component Instance : hps_nand_cfg
 * 
 * Instance hps_nand_cfg of component ALT_NAND_CFG.
 * 
 * 
 */
/* The address of the ALT_NAND_CFG_DEVICE_RESET register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_DEVICE_RESET_ADDR  ALT_NAND_CFG_DEVICE_RESET_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_TRANSFER_SPARE_REG register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_TRANSFER_SPARE_REG_ADDR  ALT_NAND_CFG_TRANSFER_SPARE_REG_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_LOAD_WAIT_CNT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_LOAD_WAIT_CNT_ADDR  ALT_NAND_CFG_LOAD_WAIT_CNT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_PROGRAM_WAIT_CNT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_PROGRAM_WAIT_CNT_ADDR  ALT_NAND_CFG_PROGRAM_WAIT_CNT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_ERASE_WAIT_CNT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_ERASE_WAIT_CNT_ADDR  ALT_NAND_CFG_ERASE_WAIT_CNT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_INT_MON_CYCCNT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_INT_MON_CYCCNT_ADDR  ALT_NAND_CFG_INT_MON_CYCCNT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_RB_PIN_ENABLED register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_RB_PIN_ENABLED_ADDR  ALT_NAND_CFG_RB_PIN_ENABLED_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_MULTIPLANE_OPERATION register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_MULTIPLANE_OPERATION_ADDR  ALT_NAND_CFG_MULTIPLANE_OPERATION_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_MULTIPLANE_READ_ENABLE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_MULTIPLANE_READ_ENABLE_ADDR  ALT_NAND_CFG_MULTIPLANE_READ_ENABLE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_COPYBACK_DISABLE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_COPYBACK_DISABLE_ADDR  ALT_NAND_CFG_COPYBACK_DISABLE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_CACHE_WRITE_ENABLE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_CACHE_WRITE_ENABLE_ADDR  ALT_NAND_CFG_CACHE_WRITE_ENABLE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_CACHE_READ_ENABLE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_CACHE_READ_ENABLE_ADDR  ALT_NAND_CFG_CACHE_READ_ENABLE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_PREFETCH_MODE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_PREFETCH_MODE_ADDR  ALT_NAND_CFG_PREFETCH_MODE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_CHIP_ENABLE_DONT_CARE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_CHIP_ENABLE_DONT_CARE_ADDR  ALT_NAND_CFG_CHIP_ENABLE_DONT_CARE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_ECC_ENABLE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_ECC_ENABLE_ADDR  ALT_NAND_CFG_ECC_ENABLE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_GLOBAL_INT_ENABLE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_GLOBAL_INT_ENABLE_ADDR  ALT_NAND_CFG_GLOBAL_INT_ENABLE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_TWHR2_AND_WE_2_RE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_TWHR2_AND_WE_2_RE_ADDR  ALT_NAND_CFG_TWHR2_AND_WE_2_RE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR  ALT_NAND_CFG_TCWAW_AND_ADDR_2_DATA_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_RE_2_WE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_RE_2_WE_ADDR  ALT_NAND_CFG_RE_2_WE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_ACC_CLKS register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_ACC_CLKS_ADDR  ALT_NAND_CFG_ACC_CLKS_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_NUMBER_OF_PLANES register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_NUMBER_OF_PLANES_ADDR  ALT_NAND_CFG_NUMBER_OF_PLANES_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_PAGES_PER_BLOCK register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_PAGES_PER_BLOCK_ADDR  ALT_NAND_CFG_PAGES_PER_BLOCK_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_DEVICE_WIDTH register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_DEVICE_WIDTH_ADDR  ALT_NAND_CFG_DEVICE_WIDTH_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_DEVICE_MAIN_AREA_SIZE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_DEVICE_MAIN_AREA_SIZE_ADDR  ALT_NAND_CFG_DEVICE_MAIN_AREA_SIZE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_DEVICE_SPARE_AREA_SIZE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_DEVICE_SPARE_AREA_SIZE_ADDR  ALT_NAND_CFG_DEVICE_SPARE_AREA_SIZE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_TWO_ROW_ADDR_CYCLES register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_TWO_ROW_ADDR_CYCLES_ADDR  ALT_NAND_CFG_TWO_ROW_ADDR_CYCLES_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_MULTIPLANE_ADDR_RESTRICT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_MULTIPLANE_ADDR_RESTRICT_ADDR  ALT_NAND_CFG_MULTIPLANE_ADDR_RESTRICT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_ECC_CORRECTION register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_ECC_CORRECTION_ADDR  ALT_NAND_CFG_ECC_CORRECTION_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_READ_MODE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_READ_MODE_ADDR  ALT_NAND_CFG_READ_MODE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_WRITE_MODE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_WRITE_MODE_ADDR  ALT_NAND_CFG_WRITE_MODE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_COPYBACK_MODE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_COPYBACK_MODE_ADDR  ALT_NAND_CFG_COPYBACK_MODE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_RDWR_EN_LO_CNT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_RDWR_EN_LO_CNT_ADDR  ALT_NAND_CFG_RDWR_EN_LO_CNT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_RDWR_EN_HI_CNT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_RDWR_EN_HI_CNT_ADDR  ALT_NAND_CFG_RDWR_EN_HI_CNT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_MAX_RD_DELAY register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_MAX_RD_DELAY_ADDR  ALT_NAND_CFG_MAX_RD_DELAY_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_CS_SETUP_CNT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_CS_SETUP_CNT_ADDR  ALT_NAND_CFG_CS_SETUP_CNT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_SPARE_AREA_SKIP_BYTES register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_SPARE_AREA_SKIP_BYTES_ADDR  ALT_NAND_CFG_SPARE_AREA_SKIP_BYTES_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_SPARE_AREA_MARKER register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_SPARE_AREA_MARKER_ADDR  ALT_NAND_CFG_SPARE_AREA_MARKER_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_DEVICES_CONNECTED register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_DEVICES_CONNECTED_ADDR  ALT_NAND_CFG_DEVICES_CONNECTED_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_DIE_MASK register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_DIE_MASK_ADDR  ALT_NAND_CFG_DIE_MASK_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_FIRST_BLOCK_OF_NEXT_PLANE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_FIRST_BLOCK_OF_NEXT_PLANE_ADDR  ALT_NAND_CFG_FIRST_BLOCK_OF_NEXT_PLANE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_WRITE_PROTECT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_WRITE_PROTECT_ADDR  ALT_NAND_CFG_WRITE_PROTECT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_RE_2_RE register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_RE_2_RE_ADDR  ALT_NAND_CFG_RE_2_RE_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_POR_RESET_COUNT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_POR_RESET_COUNT_ADDR  ALT_NAND_CFG_POR_RESET_COUNT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The address of the ALT_NAND_CFG_WATCHDOG_RESET_COUNT register for the ALT_HPS_NAND_CFG instance. */
#define ALT_HPS_NAND_CFG_WATCHDOG_RESET_COUNT_ADDR  ALT_NAND_CFG_WATCHDOG_RESET_COUNT_ADDR(ALT_HPS_NAND_CFG_ADDR)
/* The base address byte offset for the start of the ALT_HPS_NAND_CFG component. */
#define ALT_HPS_NAND_CFG_OFST        0xffb80000
/* The start address of the ALT_HPS_NAND_CFG component. */
#define ALT_HPS_NAND_CFG_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_NAND_CFG_OFST))
/* The lower bound address range of the ALT_HPS_NAND_CFG component. */
#define ALT_HPS_NAND_CFG_LB_ADDR     ALT_HPS_NAND_CFG_ADDR
/* The upper bound address range of the ALT_HPS_NAND_CFG component. */
#define ALT_HPS_NAND_CFG_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_NAND_CFG_ADDR) + 0x2b4) - 1))


/*
 * Component Instance : hps_nand_param
 * 
 * Instance hps_nand_param of component ALT_NAND_PARAM.
 * 
 * 
 */
/* The address of the ALT_NAND_PARAM_MANUFACTURER_ID register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_MANUFACTURER_ID_ADDR  ALT_NAND_PARAM_MANUFACTURER_ID_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_DEVICE_ID register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_DEVICE_ID_ADDR  ALT_NAND_PARAM_DEVICE_ID_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_DEVICE_PARAM_0 register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_DEVICE_PARAM_0_ADDR  ALT_NAND_PARAM_DEVICE_PARAM_0_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_DEVICE_PARAM_1 register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_DEVICE_PARAM_1_ADDR  ALT_NAND_PARAM_DEVICE_PARAM_1_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_DEVICE_PARAM_2 register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_DEVICE_PARAM_2_ADDR  ALT_NAND_PARAM_DEVICE_PARAM_2_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_LOGICAL_PAGE_DATA_SIZE register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_LOGICAL_PAGE_DATA_SIZE_ADDR  ALT_NAND_PARAM_LOGICAL_PAGE_DATA_SIZE_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_LOGICAL_PAGE_SPARE_SIZE register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_LOGICAL_PAGE_SPARE_SIZE_ADDR  ALT_NAND_PARAM_LOGICAL_PAGE_SPARE_SIZE_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_REVISION register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_REVISION_ADDR  ALT_NAND_PARAM_REVISION_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_DEVICE_FEATURES register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_ONFI_DEVICE_FEATURES_ADDR  ALT_NAND_PARAM_ONFI_DEVICE_FEATURES_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_OPTIONAL_COMMANDS register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_ONFI_OPTIONAL_COMMANDS_ADDR  ALT_NAND_PARAM_ONFI_OPTIONAL_COMMANDS_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_TIMING_MODE register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_ONFI_TIMING_MODE_ADDR  ALT_NAND_PARAM_ONFI_TIMING_MODE_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_PGM_CACHE_TIMING_MODE register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_ONFI_PGM_CACHE_TIMING_MODE_ADDR  ALT_NAND_PARAM_ONFI_PGM_CACHE_TIMING_MODE_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_LUNS register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_ONFI_DEVICE_NO_OF_LUNS_ADDR  ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_LUNS_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_L register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_L_ADDR  ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_L_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_U register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_U_ADDR  ALT_NAND_PARAM_ONFI_DEVICE_NO_OF_BLOCKS_PER_LUN_U_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The address of the ALT_NAND_PARAM_FEATURES register for the ALT_HPS_NAND_PARAM instance. */
#define ALT_HPS_NAND_PARAM_FEATURES_ADDR  ALT_NAND_PARAM_FEATURES_ADDR(ALT_HPS_NAND_PARAM_ADDR)
/* The base address byte offset for the start of the ALT_HPS_NAND_PARAM component. */
#define ALT_HPS_NAND_PARAM_OFST        0xffb80300
/* The start address of the ALT_HPS_NAND_PARAM component. */
#define ALT_HPS_NAND_PARAM_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_NAND_PARAM_OFST))
/* The lower bound address range of the ALT_HPS_NAND_PARAM component. */
#define ALT_HPS_NAND_PARAM_LB_ADDR     ALT_HPS_NAND_PARAM_ADDR
/* The upper bound address range of the ALT_HPS_NAND_PARAM component. */
#define ALT_HPS_NAND_PARAM_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_NAND_PARAM_ADDR) + 0xf4) - 1))


/*
 * Component Instance : hps_nand_status
 * 
 * Instance hps_nand_status of component ALT_NAND_STAT.
 * 
 * 
 */
/* The address of the ALT_NAND_STAT_TRANSFER_MODE register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_TRANSFER_MODE_ADDR  ALT_NAND_STAT_TRANSFER_MODE_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_STATUS0 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_INTR_STATUS0_ADDR  ALT_NAND_STAT_INTR_STATUS0_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_EN0 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_INTR_EN0_ADDR  ALT_NAND_STAT_INTR_EN0_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_PAGE_CNT0 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_PAGE_CNT0_ADDR  ALT_NAND_STAT_PAGE_CNT0_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_PAGE_ADDR0 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_ERR_PAGE_ADDR0_ADDR  ALT_NAND_STAT_ERR_PAGE_ADDR0_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_BLOCK_ADDR0 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_ERR_BLOCK_ADDR0_ADDR  ALT_NAND_STAT_ERR_BLOCK_ADDR0_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_STATUS1 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_INTR_STATUS1_ADDR  ALT_NAND_STAT_INTR_STATUS1_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_EN1 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_INTR_EN1_ADDR  ALT_NAND_STAT_INTR_EN1_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_PAGE_CNT1 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_PAGE_CNT1_ADDR  ALT_NAND_STAT_PAGE_CNT1_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_PAGE_ADDR1 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_ERR_PAGE_ADDR1_ADDR  ALT_NAND_STAT_ERR_PAGE_ADDR1_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_BLOCK_ADDR1 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_ERR_BLOCK_ADDR1_ADDR  ALT_NAND_STAT_ERR_BLOCK_ADDR1_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_STATUS2 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_INTR_STATUS2_ADDR  ALT_NAND_STAT_INTR_STATUS2_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_EN2 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_INTR_EN2_ADDR  ALT_NAND_STAT_INTR_EN2_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_PAGE_CNT2 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_PAGE_CNT2_ADDR  ALT_NAND_STAT_PAGE_CNT2_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_PAGE_ADDR2 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_ERR_PAGE_ADDR2_ADDR  ALT_NAND_STAT_ERR_PAGE_ADDR2_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_BLOCK_ADDR2 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_ERR_BLOCK_ADDR2_ADDR  ALT_NAND_STAT_ERR_BLOCK_ADDR2_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_STATUS3 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_INTR_STATUS3_ADDR  ALT_NAND_STAT_INTR_STATUS3_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_INTR_EN3 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_INTR_EN3_ADDR  ALT_NAND_STAT_INTR_EN3_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_PAGE_CNT3 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_PAGE_CNT3_ADDR  ALT_NAND_STAT_PAGE_CNT3_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_PAGE_ADDR3 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_ERR_PAGE_ADDR3_ADDR  ALT_NAND_STAT_ERR_PAGE_ADDR3_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The address of the ALT_NAND_STAT_ERR_BLOCK_ADDR3 register for the ALT_HPS_NAND_STATUS instance. */
#define ALT_HPS_NAND_STATUS_ERR_BLOCK_ADDR3_ADDR  ALT_NAND_STAT_ERR_BLOCK_ADDR3_ADDR(ALT_HPS_NAND_STATUS_ADDR)
/* The base address byte offset for the start of the ALT_HPS_NAND_STATUS component. */
#define ALT_HPS_NAND_STATUS_OFST        0xffb80400
/* The start address of the ALT_HPS_NAND_STATUS component. */
#define ALT_HPS_NAND_STATUS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_NAND_STATUS_OFST))
/* The lower bound address range of the ALT_HPS_NAND_STATUS component. */
#define ALT_HPS_NAND_STATUS_LB_ADDR     ALT_HPS_NAND_STATUS_ADDR
/* The upper bound address range of the ALT_HPS_NAND_STATUS component. */
#define ALT_HPS_NAND_STATUS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_NAND_STATUS_ADDR) + 0x144) - 1))


/*
 * Component Instance : hps_nand_ecc
 * 
 * Instance hps_nand_ecc of component ALT_NAND_ECC.
 * 
 * 
 */
/* The address of the ALT_NAND_ECC_ECCCORINFO_B01 register for the ALT_HPS_NAND_ECC instance. */
#define ALT_HPS_NAND_ECC_ECCCORINFO_B01_ADDR  ALT_NAND_ECC_ECCCORINFO_B01_ADDR(ALT_HPS_NAND_ECC_ADDR)
/* The address of the ALT_NAND_ECC_ECCCORINFO_B23 register for the ALT_HPS_NAND_ECC instance. */
#define ALT_HPS_NAND_ECC_ECCCORINFO_B23_ADDR  ALT_NAND_ECC_ECCCORINFO_B23_ADDR(ALT_HPS_NAND_ECC_ADDR)
/* The base address byte offset for the start of the ALT_HPS_NAND_ECC component. */
#define ALT_HPS_NAND_ECC_OFST        0xffb80650
/* The start address of the ALT_HPS_NAND_ECC component. */
#define ALT_HPS_NAND_ECC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_NAND_ECC_OFST))
/* The lower bound address range of the ALT_HPS_NAND_ECC component. */
#define ALT_HPS_NAND_ECC_LB_ADDR     ALT_HPS_NAND_ECC_ADDR
/* The upper bound address range of the ALT_HPS_NAND_ECC component. */
#define ALT_HPS_NAND_ECC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_NAND_ECC_ADDR) + 0x14) - 1))


/*
 * Component Instance : hps_nand_dma
 * 
 * Instance hps_nand_dma of component ALT_NAND_DMA.
 * 
 * 
 */
/* The address of the ALT_NAND_DMA_DMA_ENABLE register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_DMA_ENABLE_ADDR  ALT_NAND_DMA_DMA_ENABLE_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_DMA_INTR register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_DMA_INTR_ADDR  ALT_NAND_DMA_DMA_INTR_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_DMA_INTR_EN register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_DMA_INTR_EN_ADDR  ALT_NAND_DMA_DMA_INTR_EN_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_TARGET_ERR_ADDR_LO register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_TARGET_ERR_ADDR_LO_ADDR  ALT_NAND_DMA_TARGET_ERR_ADDR_LO_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_TARGET_ERR_ADDR_HI register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_TARGET_ERR_ADDR_HI_ADDR  ALT_NAND_DMA_TARGET_ERR_ADDR_HI_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_CHNL_ACTIVE register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_CHNL_ACTIVE_ADDR  ALT_NAND_DMA_CHNL_ACTIVE_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_FLASH_BURST_LENGTH register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_FLASH_BURST_LENGTH_ADDR  ALT_NAND_DMA_FLASH_BURST_LENGTH_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_CHIP_INTERLEAVE_ENABLE_AND_ALLOW_INT_READS register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_CHIP_INTERLEAVE_ENABLE_AND_ALLOW_INT_READS_ADDR  ALT_NAND_DMA_CHIP_INTERLEAVE_ENABLE_AND_ALLOW_INT_READS_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_RESCAN_BUFFER_FLAG register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_RESCAN_BUFFER_FLAG_ADDR  ALT_NAND_DMA_RESCAN_BUFFER_FLAG_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_NO_OF_BLOCKS_PER_LUN register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_NO_OF_BLOCKS_PER_LUN_ADDR  ALT_NAND_DMA_NO_OF_BLOCKS_PER_LUN_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_LUN_STATUS_CMD register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_LUN_STATUS_CMD_ADDR  ALT_NAND_DMA_LUN_STATUS_CMD_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_CMD_DMA_CHANNEL_ERROR_ADDR  ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The address of the ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN register for the ALT_HPS_NAND_DMA instance. */
#define ALT_HPS_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_ADDR  ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_EN_ADDR(ALT_HPS_NAND_DMA_ADDR)
/* The base address byte offset for the start of the ALT_HPS_NAND_DMA component. */
#define ALT_HPS_NAND_DMA_OFST        0xffb80700
/* The start address of the ALT_HPS_NAND_DMA component. */
#define ALT_HPS_NAND_DMA_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_NAND_DMA_OFST))
/* The lower bound address range of the ALT_HPS_NAND_DMA component. */
#define ALT_HPS_NAND_DMA_LB_ADDR     ALT_HPS_NAND_DMA_ADDR
/* The upper bound address range of the ALT_HPS_NAND_DMA component. */
#define ALT_HPS_NAND_DMA_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_NAND_DMA_ADDR) + 0xd4) - 1))


/*
 * Component Instance : hps_nand_data
 * 
 * Instance hps_nand_data of component ALT_NAND_DATA.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_HPS_NAND_DATA component. */
#define ALT_HPS_NAND_DATA_OFST        0xffb90000
/* The start address of the ALT_HPS_NAND_DATA component. */
#define ALT_HPS_NAND_DATA_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_HPS_NAND_DATA_OFST))
/* The lower bound address range of the ALT_HPS_NAND_DATA component. */
#define ALT_HPS_NAND_DATA_LB_ADDR     ALT_HPS_NAND_DATA_ADDR
/* The upper bound address range of the ALT_HPS_NAND_DATA component. */
#define ALT_HPS_NAND_DATA_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_HPS_NAND_DATA_ADDR) + 0x10000) - 1))


/*
 * Component Instance : uart0
 * 
 * Instance uart0 of component ALT_UART.
 * 
 * 
 */
/* The address of the ALT_UART_RBR register for the ALT_UART0 instance. */
#define ALT_UART0_RBR_ADDR  ALT_UART_RBR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_IER register for the ALT_UART0 instance. */
#define ALT_UART0_IER_ADDR  ALT_UART_IER_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_IIR register for the ALT_UART0 instance. */
#define ALT_UART0_IIR_ADDR  ALT_UART_IIR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_LCR register for the ALT_UART0 instance. */
#define ALT_UART0_LCR_ADDR  ALT_UART_LCR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_MCR register for the ALT_UART0 instance. */
#define ALT_UART0_MCR_ADDR  ALT_UART_MCR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_LSR register for the ALT_UART0 instance. */
#define ALT_UART0_LSR_ADDR  ALT_UART_LSR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_MSR register for the ALT_UART0 instance. */
#define ALT_UART0_MSR_ADDR  ALT_UART_MSR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SCR register for the ALT_UART0 instance. */
#define ALT_UART0_SCR_ADDR  ALT_UART_SCR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR0 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR0_ADDR  ALT_UART_SRBR0_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR1 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR1_ADDR  ALT_UART_SRBR1_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR2 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR2_ADDR  ALT_UART_SRBR2_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR3 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR3_ADDR  ALT_UART_SRBR3_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR4 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR4_ADDR  ALT_UART_SRBR4_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR5 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR5_ADDR  ALT_UART_SRBR5_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR6 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR6_ADDR  ALT_UART_SRBR6_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR7 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR7_ADDR  ALT_UART_SRBR7_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR8 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR8_ADDR  ALT_UART_SRBR8_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR9 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR9_ADDR  ALT_UART_SRBR9_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR10 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR10_ADDR  ALT_UART_SRBR10_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR11 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR11_ADDR  ALT_UART_SRBR11_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR12 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR12_ADDR  ALT_UART_SRBR12_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR13 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR13_ADDR  ALT_UART_SRBR13_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR14 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR14_ADDR  ALT_UART_SRBR14_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRBR15 register for the ALT_UART0 instance. */
#define ALT_UART0_SRBR15_ADDR  ALT_UART_SRBR15_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_FAR register for the ALT_UART0 instance. */
#define ALT_UART0_FAR_ADDR  ALT_UART_FAR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_TFR register for the ALT_UART0 instance. */
#define ALT_UART0_TFR_ADDR  ALT_UART_TFR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_RFW register for the ALT_UART0 instance. */
#define ALT_UART0_RFW_ADDR  ALT_UART_RFW_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_USR register for the ALT_UART0 instance. */
#define ALT_UART0_USR_ADDR  ALT_UART_USR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_TFL register for the ALT_UART0 instance. */
#define ALT_UART0_TFL_ADDR  ALT_UART_TFL_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_RFL register for the ALT_UART0 instance. */
#define ALT_UART0_RFL_ADDR  ALT_UART_RFL_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRR register for the ALT_UART0 instance. */
#define ALT_UART0_SRR_ADDR  ALT_UART_SRR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRTS register for the ALT_UART0 instance. */
#define ALT_UART0_SRTS_ADDR  ALT_UART_SRTS_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SBCR register for the ALT_UART0 instance. */
#define ALT_UART0_SBCR_ADDR  ALT_UART_SBCR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SDMAM register for the ALT_UART0 instance. */
#define ALT_UART0_SDMAM_ADDR  ALT_UART_SDMAM_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SFE register for the ALT_UART0 instance. */
#define ALT_UART0_SFE_ADDR  ALT_UART_SFE_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_SRT register for the ALT_UART0 instance. */
#define ALT_UART0_SRT_ADDR  ALT_UART_SRT_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_STET register for the ALT_UART0 instance. */
#define ALT_UART0_STET_ADDR  ALT_UART_STET_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_HTX register for the ALT_UART0 instance. */
#define ALT_UART0_HTX_ADDR  ALT_UART_HTX_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_DMASA register for the ALT_UART0 instance. */
#define ALT_UART0_DMASA_ADDR  ALT_UART_DMASA_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_CPR register for the ALT_UART0 instance. */
#define ALT_UART0_CPR_ADDR  ALT_UART_CPR_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_UCV register for the ALT_UART0 instance. */
#define ALT_UART0_UCV_ADDR  ALT_UART_UCV_ADDR(ALT_UART0_ADDR)
/* The address of the ALT_UART_CTR register for the ALT_UART0 instance. */
#define ALT_UART0_CTR_ADDR  ALT_UART_CTR_ADDR(ALT_UART0_ADDR)
/* The base address byte offset for the start of the ALT_UART0 component. */
#define ALT_UART0_OFST        0xffc02000
/* The start address of the ALT_UART0 component. */
#define ALT_UART0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_UART0_OFST))
/* The lower bound address range of the ALT_UART0 component. */
#define ALT_UART0_LB_ADDR     ALT_UART0_ADDR
/* The upper bound address range of the ALT_UART0 component. */
#define ALT_UART0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_UART0_ADDR) + 0x100) - 1))


/*
 * Component Instance : uart1
 * 
 * Instance uart1 of component ALT_UART.
 * 
 * 
 */
/* The address of the ALT_UART_RBR register for the ALT_UART1 instance. */
#define ALT_UART1_RBR_ADDR  ALT_UART_RBR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_IER register for the ALT_UART1 instance. */
#define ALT_UART1_IER_ADDR  ALT_UART_IER_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_IIR register for the ALT_UART1 instance. */
#define ALT_UART1_IIR_ADDR  ALT_UART_IIR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_LCR register for the ALT_UART1 instance. */
#define ALT_UART1_LCR_ADDR  ALT_UART_LCR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_MCR register for the ALT_UART1 instance. */
#define ALT_UART1_MCR_ADDR  ALT_UART_MCR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_LSR register for the ALT_UART1 instance. */
#define ALT_UART1_LSR_ADDR  ALT_UART_LSR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_MSR register for the ALT_UART1 instance. */
#define ALT_UART1_MSR_ADDR  ALT_UART_MSR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SCR register for the ALT_UART1 instance. */
#define ALT_UART1_SCR_ADDR  ALT_UART_SCR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR0 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR0_ADDR  ALT_UART_SRBR0_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR1 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR1_ADDR  ALT_UART_SRBR1_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR2 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR2_ADDR  ALT_UART_SRBR2_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR3 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR3_ADDR  ALT_UART_SRBR3_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR4 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR4_ADDR  ALT_UART_SRBR4_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR5 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR5_ADDR  ALT_UART_SRBR5_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR6 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR6_ADDR  ALT_UART_SRBR6_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR7 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR7_ADDR  ALT_UART_SRBR7_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR8 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR8_ADDR  ALT_UART_SRBR8_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR9 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR9_ADDR  ALT_UART_SRBR9_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR10 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR10_ADDR  ALT_UART_SRBR10_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR11 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR11_ADDR  ALT_UART_SRBR11_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR12 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR12_ADDR  ALT_UART_SRBR12_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR13 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR13_ADDR  ALT_UART_SRBR13_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR14 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR14_ADDR  ALT_UART_SRBR14_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRBR15 register for the ALT_UART1 instance. */
#define ALT_UART1_SRBR15_ADDR  ALT_UART_SRBR15_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_FAR register for the ALT_UART1 instance. */
#define ALT_UART1_FAR_ADDR  ALT_UART_FAR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_TFR register for the ALT_UART1 instance. */
#define ALT_UART1_TFR_ADDR  ALT_UART_TFR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_RFW register for the ALT_UART1 instance. */
#define ALT_UART1_RFW_ADDR  ALT_UART_RFW_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_USR register for the ALT_UART1 instance. */
#define ALT_UART1_USR_ADDR  ALT_UART_USR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_TFL register for the ALT_UART1 instance. */
#define ALT_UART1_TFL_ADDR  ALT_UART_TFL_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_RFL register for the ALT_UART1 instance. */
#define ALT_UART1_RFL_ADDR  ALT_UART_RFL_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRR register for the ALT_UART1 instance. */
#define ALT_UART1_SRR_ADDR  ALT_UART_SRR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRTS register for the ALT_UART1 instance. */
#define ALT_UART1_SRTS_ADDR  ALT_UART_SRTS_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SBCR register for the ALT_UART1 instance. */
#define ALT_UART1_SBCR_ADDR  ALT_UART_SBCR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SDMAM register for the ALT_UART1 instance. */
#define ALT_UART1_SDMAM_ADDR  ALT_UART_SDMAM_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SFE register for the ALT_UART1 instance. */
#define ALT_UART1_SFE_ADDR  ALT_UART_SFE_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_SRT register for the ALT_UART1 instance. */
#define ALT_UART1_SRT_ADDR  ALT_UART_SRT_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_STET register for the ALT_UART1 instance. */
#define ALT_UART1_STET_ADDR  ALT_UART_STET_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_HTX register for the ALT_UART1 instance. */
#define ALT_UART1_HTX_ADDR  ALT_UART_HTX_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_DMASA register for the ALT_UART1 instance. */
#define ALT_UART1_DMASA_ADDR  ALT_UART_DMASA_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_CPR register for the ALT_UART1 instance. */
#define ALT_UART1_CPR_ADDR  ALT_UART_CPR_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_UCV register for the ALT_UART1 instance. */
#define ALT_UART1_UCV_ADDR  ALT_UART_UCV_ADDR(ALT_UART1_ADDR)
/* The address of the ALT_UART_CTR register for the ALT_UART1 instance. */
#define ALT_UART1_CTR_ADDR  ALT_UART_CTR_ADDR(ALT_UART1_ADDR)
/* The base address byte offset for the start of the ALT_UART1 component. */
#define ALT_UART1_OFST        0xffc02100
/* The start address of the ALT_UART1 component. */
#define ALT_UART1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_UART1_OFST))
/* The lower bound address range of the ALT_UART1 component. */
#define ALT_UART1_LB_ADDR     ALT_UART1_ADDR
/* The upper bound address range of the ALT_UART1 component. */
#define ALT_UART1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_UART1_ADDR) + 0x100) - 1))


/*
 * Component Instance : i2c0
 * 
 * Instance i2c0 of component ALT_I2C.
 * 
 * 
 */
/* The address of the ALT_I2C_IC_CON register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CON_ADDR  ALT_I2C_IC_CON_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_TAR register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_TAR_ADDR  ALT_I2C_IC_TAR_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SAR register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_SAR_ADDR  ALT_I2C_IC_SAR_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_DATA_CMD register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_DATA_CMD_ADDR  ALT_I2C_IC_DATA_CMD_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_HCNT register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_SS_SCL_HCNT_ADDR  ALT_I2C_IC_SS_SCL_HCNT_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_LCNT register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_SS_SCL_LCNT_ADDR  ALT_I2C_IC_SS_SCL_LCNT_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_HCNT register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_FS_SCL_HCNT_ADDR  ALT_I2C_IC_FS_SCL_HCNT_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_LCNT register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_FS_SCL_LCNT_ADDR  ALT_I2C_IC_FS_SCL_LCNT_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_INTR_STAT register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_INTR_STAT_ADDR  ALT_I2C_IC_INTR_STAT_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_INTR_MASK register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_INTR_MASK_ADDR  ALT_I2C_IC_INTR_MASK_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_RAW_INTR_STAT register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_RAW_INTR_STAT_ADDR  ALT_I2C_IC_RAW_INTR_STAT_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_RX_TL register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_RX_TL_ADDR  ALT_I2C_IC_RX_TL_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_TX_TL register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_TX_TL_ADDR  ALT_I2C_IC_TX_TL_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_INTR register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_INTR_ADDR  ALT_I2C_IC_CLR_INTR_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_UNDER register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_RX_UNDER_ADDR  ALT_I2C_IC_CLR_RX_UNDER_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_OVER register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_RX_OVER_ADDR  ALT_I2C_IC_CLR_RX_OVER_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_OVER register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_TX_OVER_ADDR  ALT_I2C_IC_CLR_TX_OVER_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RD_REQ register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_RD_REQ_ADDR  ALT_I2C_IC_CLR_RD_REQ_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_ABRT register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_TX_ABRT_ADDR  ALT_I2C_IC_CLR_TX_ABRT_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_DONE register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_RX_DONE_ADDR  ALT_I2C_IC_CLR_RX_DONE_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_ACTIVITY register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_ACTIVITY_ADDR  ALT_I2C_IC_CLR_ACTIVITY_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_STOP_DET register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_STOP_DET_ADDR  ALT_I2C_IC_CLR_STOP_DET_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_START_DET register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_START_DET_ADDR  ALT_I2C_IC_CLR_START_DET_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_GEN_CALL register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_GEN_CALL_ADDR  ALT_I2C_IC_CLR_GEN_CALL_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_ENABLE register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_ENABLE_ADDR  ALT_I2C_IC_ENABLE_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_STATUS register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_STATUS_ADDR  ALT_I2C_IC_STATUS_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_TXFLR register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_TXFLR_ADDR  ALT_I2C_IC_TXFLR_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_RXFLR register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_RXFLR_ADDR  ALT_I2C_IC_RXFLR_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SDA_HOLD register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_SDA_HOLD_ADDR  ALT_I2C_IC_SDA_HOLD_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_TX_ABRT_SOURCE register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_TX_ABRT_SOURCE_ADDR  ALT_I2C_IC_TX_ABRT_SOURCE_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SLV_DATA_NACK_ONLY register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_SLV_DATA_NACK_ONLY_ADDR  ALT_I2C_IC_SLV_DATA_NACK_ONLY_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_DMA_CR register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_DMA_CR_ADDR  ALT_I2C_IC_DMA_CR_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_DMA_TDLR register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_DMA_TDLR_ADDR  ALT_I2C_IC_DMA_TDLR_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_DMA_RDLR register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_DMA_RDLR_ADDR  ALT_I2C_IC_DMA_RDLR_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_SDA_SETUP register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_SDA_SETUP_ADDR  ALT_I2C_IC_SDA_SETUP_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_ACK_GENERAL_CALL register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_ACK_GENERAL_CALL_ADDR  ALT_I2C_IC_ACK_GENERAL_CALL_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_ENABLE_STATUS register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_ENABLE_STATUS_ADDR  ALT_I2C_IC_ENABLE_STATUS_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_FS_SPKLEN register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_FS_SPKLEN_ADDR  ALT_I2C_IC_FS_SPKLEN_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RESTART_DET register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_CLR_RESTART_DET_ADDR  ALT_I2C_IC_CLR_RESTART_DET_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_COMP_PARAM_1 register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_COMP_PARAM_1_ADDR  ALT_I2C_IC_COMP_PARAM_1_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_COMP_VERSION register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_COMP_VERSION_ADDR  ALT_I2C_IC_COMP_VERSION_ADDR(ALT_I2C0_ADDR)
/* The address of the ALT_I2C_IC_COMP_TYPE register for the ALT_I2C0 instance. */
#define ALT_I2C0_IC_COMP_TYPE_ADDR  ALT_I2C_IC_COMP_TYPE_ADDR(ALT_I2C0_ADDR)
/* The base address byte offset for the start of the ALT_I2C0 component. */
#define ALT_I2C0_OFST        0xffc02800
/* The start address of the ALT_I2C0 component. */
#define ALT_I2C0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_I2C0_OFST))
/* The lower bound address range of the ALT_I2C0 component. */
#define ALT_I2C0_LB_ADDR     ALT_I2C0_ADDR
/* The upper bound address range of the ALT_I2C0 component. */
#define ALT_I2C0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_I2C0_ADDR) + 0x100) - 1))


/*
 * Component Instance : i2c1
 * 
 * Instance i2c1 of component ALT_I2C.
 * 
 * 
 */
/* The address of the ALT_I2C_IC_CON register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CON_ADDR  ALT_I2C_IC_CON_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_TAR register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_TAR_ADDR  ALT_I2C_IC_TAR_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SAR register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_SAR_ADDR  ALT_I2C_IC_SAR_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_DATA_CMD register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_DATA_CMD_ADDR  ALT_I2C_IC_DATA_CMD_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_HCNT register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_SS_SCL_HCNT_ADDR  ALT_I2C_IC_SS_SCL_HCNT_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_LCNT register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_SS_SCL_LCNT_ADDR  ALT_I2C_IC_SS_SCL_LCNT_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_HCNT register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_FS_SCL_HCNT_ADDR  ALT_I2C_IC_FS_SCL_HCNT_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_LCNT register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_FS_SCL_LCNT_ADDR  ALT_I2C_IC_FS_SCL_LCNT_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_INTR_STAT register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_INTR_STAT_ADDR  ALT_I2C_IC_INTR_STAT_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_INTR_MASK register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_INTR_MASK_ADDR  ALT_I2C_IC_INTR_MASK_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_RAW_INTR_STAT register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_RAW_INTR_STAT_ADDR  ALT_I2C_IC_RAW_INTR_STAT_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_RX_TL register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_RX_TL_ADDR  ALT_I2C_IC_RX_TL_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_TX_TL register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_TX_TL_ADDR  ALT_I2C_IC_TX_TL_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_INTR register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_INTR_ADDR  ALT_I2C_IC_CLR_INTR_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_UNDER register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_RX_UNDER_ADDR  ALT_I2C_IC_CLR_RX_UNDER_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_OVER register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_RX_OVER_ADDR  ALT_I2C_IC_CLR_RX_OVER_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_OVER register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_TX_OVER_ADDR  ALT_I2C_IC_CLR_TX_OVER_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RD_REQ register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_RD_REQ_ADDR  ALT_I2C_IC_CLR_RD_REQ_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_ABRT register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_TX_ABRT_ADDR  ALT_I2C_IC_CLR_TX_ABRT_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_DONE register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_RX_DONE_ADDR  ALT_I2C_IC_CLR_RX_DONE_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_ACTIVITY register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_ACTIVITY_ADDR  ALT_I2C_IC_CLR_ACTIVITY_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_STOP_DET register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_STOP_DET_ADDR  ALT_I2C_IC_CLR_STOP_DET_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_START_DET register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_START_DET_ADDR  ALT_I2C_IC_CLR_START_DET_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_GEN_CALL register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_GEN_CALL_ADDR  ALT_I2C_IC_CLR_GEN_CALL_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_ENABLE register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_ENABLE_ADDR  ALT_I2C_IC_ENABLE_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_STATUS register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_STATUS_ADDR  ALT_I2C_IC_STATUS_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_TXFLR register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_TXFLR_ADDR  ALT_I2C_IC_TXFLR_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_RXFLR register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_RXFLR_ADDR  ALT_I2C_IC_RXFLR_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SDA_HOLD register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_SDA_HOLD_ADDR  ALT_I2C_IC_SDA_HOLD_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_TX_ABRT_SOURCE register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_TX_ABRT_SOURCE_ADDR  ALT_I2C_IC_TX_ABRT_SOURCE_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SLV_DATA_NACK_ONLY register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_SLV_DATA_NACK_ONLY_ADDR  ALT_I2C_IC_SLV_DATA_NACK_ONLY_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_DMA_CR register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_DMA_CR_ADDR  ALT_I2C_IC_DMA_CR_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_DMA_TDLR register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_DMA_TDLR_ADDR  ALT_I2C_IC_DMA_TDLR_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_DMA_RDLR register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_DMA_RDLR_ADDR  ALT_I2C_IC_DMA_RDLR_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_SDA_SETUP register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_SDA_SETUP_ADDR  ALT_I2C_IC_SDA_SETUP_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_ACK_GENERAL_CALL register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_ACK_GENERAL_CALL_ADDR  ALT_I2C_IC_ACK_GENERAL_CALL_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_ENABLE_STATUS register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_ENABLE_STATUS_ADDR  ALT_I2C_IC_ENABLE_STATUS_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_FS_SPKLEN register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_FS_SPKLEN_ADDR  ALT_I2C_IC_FS_SPKLEN_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RESTART_DET register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_CLR_RESTART_DET_ADDR  ALT_I2C_IC_CLR_RESTART_DET_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_COMP_PARAM_1 register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_COMP_PARAM_1_ADDR  ALT_I2C_IC_COMP_PARAM_1_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_COMP_VERSION register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_COMP_VERSION_ADDR  ALT_I2C_IC_COMP_VERSION_ADDR(ALT_I2C1_ADDR)
/* The address of the ALT_I2C_IC_COMP_TYPE register for the ALT_I2C1 instance. */
#define ALT_I2C1_IC_COMP_TYPE_ADDR  ALT_I2C_IC_COMP_TYPE_ADDR(ALT_I2C1_ADDR)
/* The base address byte offset for the start of the ALT_I2C1 component. */
#define ALT_I2C1_OFST        0xffc02900
/* The start address of the ALT_I2C1 component. */
#define ALT_I2C1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_I2C1_OFST))
/* The lower bound address range of the ALT_I2C1 component. */
#define ALT_I2C1_LB_ADDR     ALT_I2C1_ADDR
/* The upper bound address range of the ALT_I2C1 component. */
#define ALT_I2C1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_I2C1_ADDR) + 0x100) - 1))


/*
 * Component Instance : i2c_emac0
 * 
 * Instance i2c_emac0 of component ALT_I2C.
 * 
 * 
 */
/* The address of the ALT_I2C_IC_CON register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CON_ADDR  ALT_I2C_IC_CON_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_TAR register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_TAR_ADDR  ALT_I2C_IC_TAR_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_SAR register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_SAR_ADDR  ALT_I2C_IC_SAR_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_DATA_CMD register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_DATA_CMD_ADDR  ALT_I2C_IC_DATA_CMD_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_HCNT register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_SS_SCL_HCNT_ADDR  ALT_I2C_IC_SS_SCL_HCNT_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_LCNT register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_SS_SCL_LCNT_ADDR  ALT_I2C_IC_SS_SCL_LCNT_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_HCNT register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_FS_SCL_HCNT_ADDR  ALT_I2C_IC_FS_SCL_HCNT_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_LCNT register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_FS_SCL_LCNT_ADDR  ALT_I2C_IC_FS_SCL_LCNT_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_INTR_STAT register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_INTR_STAT_ADDR  ALT_I2C_IC_INTR_STAT_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_INTR_MASK register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_INTR_MASK_ADDR  ALT_I2C_IC_INTR_MASK_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_RAW_INTR_STAT register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_RAW_INTR_STAT_ADDR  ALT_I2C_IC_RAW_INTR_STAT_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_RX_TL register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_RX_TL_ADDR  ALT_I2C_IC_RX_TL_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_TX_TL register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_TX_TL_ADDR  ALT_I2C_IC_TX_TL_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_INTR register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_INTR_ADDR  ALT_I2C_IC_CLR_INTR_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_UNDER register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_RX_UNDER_ADDR  ALT_I2C_IC_CLR_RX_UNDER_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_OVER register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_RX_OVER_ADDR  ALT_I2C_IC_CLR_RX_OVER_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_OVER register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_TX_OVER_ADDR  ALT_I2C_IC_CLR_TX_OVER_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RD_REQ register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_RD_REQ_ADDR  ALT_I2C_IC_CLR_RD_REQ_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_ABRT register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_TX_ABRT_ADDR  ALT_I2C_IC_CLR_TX_ABRT_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_DONE register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_RX_DONE_ADDR  ALT_I2C_IC_CLR_RX_DONE_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_ACTIVITY register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_ACTIVITY_ADDR  ALT_I2C_IC_CLR_ACTIVITY_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_STOP_DET register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_STOP_DET_ADDR  ALT_I2C_IC_CLR_STOP_DET_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_START_DET register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_START_DET_ADDR  ALT_I2C_IC_CLR_START_DET_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_GEN_CALL register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_GEN_CALL_ADDR  ALT_I2C_IC_CLR_GEN_CALL_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_ENABLE register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_ENABLE_ADDR  ALT_I2C_IC_ENABLE_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_STATUS register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_STATUS_ADDR  ALT_I2C_IC_STATUS_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_TXFLR register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_TXFLR_ADDR  ALT_I2C_IC_TXFLR_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_RXFLR register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_RXFLR_ADDR  ALT_I2C_IC_RXFLR_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_SDA_HOLD register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_SDA_HOLD_ADDR  ALT_I2C_IC_SDA_HOLD_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_TX_ABRT_SOURCE register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_TX_ABRT_SOURCE_ADDR  ALT_I2C_IC_TX_ABRT_SOURCE_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_SLV_DATA_NACK_ONLY register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_SLV_DATA_NACK_ONLY_ADDR  ALT_I2C_IC_SLV_DATA_NACK_ONLY_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_DMA_CR register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_DMA_CR_ADDR  ALT_I2C_IC_DMA_CR_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_DMA_TDLR register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_DMA_TDLR_ADDR  ALT_I2C_IC_DMA_TDLR_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_DMA_RDLR register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_DMA_RDLR_ADDR  ALT_I2C_IC_DMA_RDLR_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_SDA_SETUP register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_SDA_SETUP_ADDR  ALT_I2C_IC_SDA_SETUP_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_ACK_GENERAL_CALL register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_ACK_GENERAL_CALL_ADDR  ALT_I2C_IC_ACK_GENERAL_CALL_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_ENABLE_STATUS register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_ENABLE_STATUS_ADDR  ALT_I2C_IC_ENABLE_STATUS_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_FS_SPKLEN register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_FS_SPKLEN_ADDR  ALT_I2C_IC_FS_SPKLEN_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_CLR_RESTART_DET register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_CLR_RESTART_DET_ADDR  ALT_I2C_IC_CLR_RESTART_DET_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_COMP_PARAM_1 register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_COMP_PARAM_1_ADDR  ALT_I2C_IC_COMP_PARAM_1_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_COMP_VERSION register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_COMP_VERSION_ADDR  ALT_I2C_IC_COMP_VERSION_ADDR(ALT_I2C_EMAC0_ADDR)
/* The address of the ALT_I2C_IC_COMP_TYPE register for the ALT_I2C_EMAC0 instance. */
#define ALT_I2C_EMAC0_IC_COMP_TYPE_ADDR  ALT_I2C_IC_COMP_TYPE_ADDR(ALT_I2C_EMAC0_ADDR)
/* The base address byte offset for the start of the ALT_I2C_EMAC0 component. */
#define ALT_I2C_EMAC0_OFST        0xffc02a00
/* The start address of the ALT_I2C_EMAC0 component. */
#define ALT_I2C_EMAC0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_I2C_EMAC0_OFST))
/* The lower bound address range of the ALT_I2C_EMAC0 component. */
#define ALT_I2C_EMAC0_LB_ADDR     ALT_I2C_EMAC0_ADDR
/* The upper bound address range of the ALT_I2C_EMAC0 component. */
#define ALT_I2C_EMAC0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_I2C_EMAC0_ADDR) + 0x100) - 1))


/*
 * Component Instance : i2c_emac1
 * 
 * Instance i2c_emac1 of component ALT_I2C.
 * 
 * 
 */
/* The address of the ALT_I2C_IC_CON register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CON_ADDR  ALT_I2C_IC_CON_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_TAR register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_TAR_ADDR  ALT_I2C_IC_TAR_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_SAR register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_SAR_ADDR  ALT_I2C_IC_SAR_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_DATA_CMD register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_DATA_CMD_ADDR  ALT_I2C_IC_DATA_CMD_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_HCNT register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_SS_SCL_HCNT_ADDR  ALT_I2C_IC_SS_SCL_HCNT_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_LCNT register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_SS_SCL_LCNT_ADDR  ALT_I2C_IC_SS_SCL_LCNT_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_HCNT register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_FS_SCL_HCNT_ADDR  ALT_I2C_IC_FS_SCL_HCNT_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_LCNT register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_FS_SCL_LCNT_ADDR  ALT_I2C_IC_FS_SCL_LCNT_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_INTR_STAT register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_INTR_STAT_ADDR  ALT_I2C_IC_INTR_STAT_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_INTR_MASK register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_INTR_MASK_ADDR  ALT_I2C_IC_INTR_MASK_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_RAW_INTR_STAT register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_RAW_INTR_STAT_ADDR  ALT_I2C_IC_RAW_INTR_STAT_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_RX_TL register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_RX_TL_ADDR  ALT_I2C_IC_RX_TL_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_TX_TL register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_TX_TL_ADDR  ALT_I2C_IC_TX_TL_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_INTR register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_INTR_ADDR  ALT_I2C_IC_CLR_INTR_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_UNDER register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_RX_UNDER_ADDR  ALT_I2C_IC_CLR_RX_UNDER_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_OVER register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_RX_OVER_ADDR  ALT_I2C_IC_CLR_RX_OVER_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_OVER register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_TX_OVER_ADDR  ALT_I2C_IC_CLR_TX_OVER_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RD_REQ register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_RD_REQ_ADDR  ALT_I2C_IC_CLR_RD_REQ_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_ABRT register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_TX_ABRT_ADDR  ALT_I2C_IC_CLR_TX_ABRT_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_DONE register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_RX_DONE_ADDR  ALT_I2C_IC_CLR_RX_DONE_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_ACTIVITY register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_ACTIVITY_ADDR  ALT_I2C_IC_CLR_ACTIVITY_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_STOP_DET register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_STOP_DET_ADDR  ALT_I2C_IC_CLR_STOP_DET_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_START_DET register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_START_DET_ADDR  ALT_I2C_IC_CLR_START_DET_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_GEN_CALL register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_GEN_CALL_ADDR  ALT_I2C_IC_CLR_GEN_CALL_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_ENABLE register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_ENABLE_ADDR  ALT_I2C_IC_ENABLE_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_STATUS register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_STATUS_ADDR  ALT_I2C_IC_STATUS_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_TXFLR register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_TXFLR_ADDR  ALT_I2C_IC_TXFLR_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_RXFLR register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_RXFLR_ADDR  ALT_I2C_IC_RXFLR_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_SDA_HOLD register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_SDA_HOLD_ADDR  ALT_I2C_IC_SDA_HOLD_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_TX_ABRT_SOURCE register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_TX_ABRT_SOURCE_ADDR  ALT_I2C_IC_TX_ABRT_SOURCE_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_SLV_DATA_NACK_ONLY register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_SLV_DATA_NACK_ONLY_ADDR  ALT_I2C_IC_SLV_DATA_NACK_ONLY_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_DMA_CR register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_DMA_CR_ADDR  ALT_I2C_IC_DMA_CR_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_DMA_TDLR register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_DMA_TDLR_ADDR  ALT_I2C_IC_DMA_TDLR_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_DMA_RDLR register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_DMA_RDLR_ADDR  ALT_I2C_IC_DMA_RDLR_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_SDA_SETUP register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_SDA_SETUP_ADDR  ALT_I2C_IC_SDA_SETUP_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_ACK_GENERAL_CALL register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_ACK_GENERAL_CALL_ADDR  ALT_I2C_IC_ACK_GENERAL_CALL_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_ENABLE_STATUS register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_ENABLE_STATUS_ADDR  ALT_I2C_IC_ENABLE_STATUS_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_FS_SPKLEN register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_FS_SPKLEN_ADDR  ALT_I2C_IC_FS_SPKLEN_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_CLR_RESTART_DET register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_CLR_RESTART_DET_ADDR  ALT_I2C_IC_CLR_RESTART_DET_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_COMP_PARAM_1 register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_COMP_PARAM_1_ADDR  ALT_I2C_IC_COMP_PARAM_1_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_COMP_VERSION register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_COMP_VERSION_ADDR  ALT_I2C_IC_COMP_VERSION_ADDR(ALT_I2C_EMAC1_ADDR)
/* The address of the ALT_I2C_IC_COMP_TYPE register for the ALT_I2C_EMAC1 instance. */
#define ALT_I2C_EMAC1_IC_COMP_TYPE_ADDR  ALT_I2C_IC_COMP_TYPE_ADDR(ALT_I2C_EMAC1_ADDR)
/* The base address byte offset for the start of the ALT_I2C_EMAC1 component. */
#define ALT_I2C_EMAC1_OFST        0xffc02b00
/* The start address of the ALT_I2C_EMAC1 component. */
#define ALT_I2C_EMAC1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_I2C_EMAC1_OFST))
/* The lower bound address range of the ALT_I2C_EMAC1 component. */
#define ALT_I2C_EMAC1_LB_ADDR     ALT_I2C_EMAC1_ADDR
/* The upper bound address range of the ALT_I2C_EMAC1 component. */
#define ALT_I2C_EMAC1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_I2C_EMAC1_ADDR) + 0x100) - 1))


/*
 * Component Instance : i2c_emac2
 * 
 * Instance i2c_emac2 of component ALT_I2C.
 * 
 * 
 */
/* The address of the ALT_I2C_IC_CON register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CON_ADDR  ALT_I2C_IC_CON_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_TAR register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_TAR_ADDR  ALT_I2C_IC_TAR_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_SAR register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_SAR_ADDR  ALT_I2C_IC_SAR_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_DATA_CMD register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_DATA_CMD_ADDR  ALT_I2C_IC_DATA_CMD_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_HCNT register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_SS_SCL_HCNT_ADDR  ALT_I2C_IC_SS_SCL_HCNT_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_SS_SCL_LCNT register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_SS_SCL_LCNT_ADDR  ALT_I2C_IC_SS_SCL_LCNT_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_HCNT register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_FS_SCL_HCNT_ADDR  ALT_I2C_IC_FS_SCL_HCNT_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_FS_SCL_LCNT register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_FS_SCL_LCNT_ADDR  ALT_I2C_IC_FS_SCL_LCNT_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_INTR_STAT register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_INTR_STAT_ADDR  ALT_I2C_IC_INTR_STAT_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_INTR_MASK register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_INTR_MASK_ADDR  ALT_I2C_IC_INTR_MASK_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_RAW_INTR_STAT register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_RAW_INTR_STAT_ADDR  ALT_I2C_IC_RAW_INTR_STAT_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_RX_TL register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_RX_TL_ADDR  ALT_I2C_IC_RX_TL_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_TX_TL register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_TX_TL_ADDR  ALT_I2C_IC_TX_TL_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_INTR register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_INTR_ADDR  ALT_I2C_IC_CLR_INTR_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_UNDER register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_RX_UNDER_ADDR  ALT_I2C_IC_CLR_RX_UNDER_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_OVER register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_RX_OVER_ADDR  ALT_I2C_IC_CLR_RX_OVER_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_OVER register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_TX_OVER_ADDR  ALT_I2C_IC_CLR_TX_OVER_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_RD_REQ register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_RD_REQ_ADDR  ALT_I2C_IC_CLR_RD_REQ_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_TX_ABRT register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_TX_ABRT_ADDR  ALT_I2C_IC_CLR_TX_ABRT_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_RX_DONE register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_RX_DONE_ADDR  ALT_I2C_IC_CLR_RX_DONE_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_ACTIVITY register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_ACTIVITY_ADDR  ALT_I2C_IC_CLR_ACTIVITY_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_STOP_DET register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_STOP_DET_ADDR  ALT_I2C_IC_CLR_STOP_DET_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_START_DET register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_START_DET_ADDR  ALT_I2C_IC_CLR_START_DET_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_GEN_CALL register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_GEN_CALL_ADDR  ALT_I2C_IC_CLR_GEN_CALL_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_ENABLE register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_ENABLE_ADDR  ALT_I2C_IC_ENABLE_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_STATUS register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_STATUS_ADDR  ALT_I2C_IC_STATUS_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_TXFLR register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_TXFLR_ADDR  ALT_I2C_IC_TXFLR_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_RXFLR register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_RXFLR_ADDR  ALT_I2C_IC_RXFLR_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_SDA_HOLD register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_SDA_HOLD_ADDR  ALT_I2C_IC_SDA_HOLD_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_TX_ABRT_SOURCE register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_TX_ABRT_SOURCE_ADDR  ALT_I2C_IC_TX_ABRT_SOURCE_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_SLV_DATA_NACK_ONLY register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_SLV_DATA_NACK_ONLY_ADDR  ALT_I2C_IC_SLV_DATA_NACK_ONLY_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_DMA_CR register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_DMA_CR_ADDR  ALT_I2C_IC_DMA_CR_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_DMA_TDLR register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_DMA_TDLR_ADDR  ALT_I2C_IC_DMA_TDLR_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_DMA_RDLR register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_DMA_RDLR_ADDR  ALT_I2C_IC_DMA_RDLR_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_SDA_SETUP register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_SDA_SETUP_ADDR  ALT_I2C_IC_SDA_SETUP_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_ACK_GENERAL_CALL register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_ACK_GENERAL_CALL_ADDR  ALT_I2C_IC_ACK_GENERAL_CALL_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_ENABLE_STATUS register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_ENABLE_STATUS_ADDR  ALT_I2C_IC_ENABLE_STATUS_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_FS_SPKLEN register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_FS_SPKLEN_ADDR  ALT_I2C_IC_FS_SPKLEN_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_CLR_RESTART_DET register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_CLR_RESTART_DET_ADDR  ALT_I2C_IC_CLR_RESTART_DET_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_COMP_PARAM_1 register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_COMP_PARAM_1_ADDR  ALT_I2C_IC_COMP_PARAM_1_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_COMP_VERSION register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_COMP_VERSION_ADDR  ALT_I2C_IC_COMP_VERSION_ADDR(ALT_I2C_EMAC2_ADDR)
/* The address of the ALT_I2C_IC_COMP_TYPE register for the ALT_I2C_EMAC2 instance. */
#define ALT_I2C_EMAC2_IC_COMP_TYPE_ADDR  ALT_I2C_IC_COMP_TYPE_ADDR(ALT_I2C_EMAC2_ADDR)
/* The base address byte offset for the start of the ALT_I2C_EMAC2 component. */
#define ALT_I2C_EMAC2_OFST        0xffc02c00
/* The start address of the ALT_I2C_EMAC2 component. */
#define ALT_I2C_EMAC2_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_I2C_EMAC2_OFST))
/* The lower bound address range of the ALT_I2C_EMAC2 component. */
#define ALT_I2C_EMAC2_LB_ADDR     ALT_I2C_EMAC2_ADDR
/* The upper bound address range of the ALT_I2C_EMAC2 component. */
#define ALT_I2C_EMAC2_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_I2C_EMAC2_ADDR) + 0x100) - 1))


/*
 * Component Instance : tmr_sp0
 * 
 * Instance tmr_sp0 of component ALT_TMR.
 * 
 * 
 */
/* The address of the ALT_TMR_TIMER1LOADCOUNT register for the ALT_TMR_SP0 instance. */
#define ALT_TMR_SP0_TIMER1LOADCOUNT_ADDR  ALT_TMR_TIMER1LOADCOUNT_ADDR(ALT_TMR_SP0_ADDR)
/* The address of the ALT_TMR_TIMER1CURRENTVAL register for the ALT_TMR_SP0 instance. */
#define ALT_TMR_SP0_TIMER1CURRENTVAL_ADDR  ALT_TMR_TIMER1CURRENTVAL_ADDR(ALT_TMR_SP0_ADDR)
/* The address of the ALT_TMR_TIMER1CONTROLREG register for the ALT_TMR_SP0 instance. */
#define ALT_TMR_SP0_TIMER1CONTROLREG_ADDR  ALT_TMR_TIMER1CONTROLREG_ADDR(ALT_TMR_SP0_ADDR)
/* The address of the ALT_TMR_TIMER1EOI register for the ALT_TMR_SP0 instance. */
#define ALT_TMR_SP0_TIMER1EOI_ADDR  ALT_TMR_TIMER1EOI_ADDR(ALT_TMR_SP0_ADDR)
/* The address of the ALT_TMR_TIMER1INTSTAT register for the ALT_TMR_SP0 instance. */
#define ALT_TMR_SP0_TIMER1INTSTAT_ADDR  ALT_TMR_TIMER1INTSTAT_ADDR(ALT_TMR_SP0_ADDR)
/* The address of the ALT_TMR_TIMERSINTSTAT register for the ALT_TMR_SP0 instance. */
#define ALT_TMR_SP0_TIMERSINTSTAT_ADDR  ALT_TMR_TIMERSINTSTAT_ADDR(ALT_TMR_SP0_ADDR)
/* The address of the ALT_TMR_TIMERSEOI register for the ALT_TMR_SP0 instance. */
#define ALT_TMR_SP0_TIMERSEOI_ADDR  ALT_TMR_TIMERSEOI_ADDR(ALT_TMR_SP0_ADDR)
/* The address of the ALT_TMR_TIMERSRAWINTSTAT register for the ALT_TMR_SP0 instance. */
#define ALT_TMR_SP0_TIMERSRAWINTSTAT_ADDR  ALT_TMR_TIMERSRAWINTSTAT_ADDR(ALT_TMR_SP0_ADDR)
/* The address of the ALT_TMR_TIMERSCOMPVERSION register for the ALT_TMR_SP0 instance. */
#define ALT_TMR_SP0_TIMERSCOMPVERSION_ADDR  ALT_TMR_TIMERSCOMPVERSION_ADDR(ALT_TMR_SP0_ADDR)
/* The base address byte offset for the start of the ALT_TMR_SP0 component. */
#define ALT_TMR_SP0_OFST        0xffc03000
/* The start address of the ALT_TMR_SP0 component. */
#define ALT_TMR_SP0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_TMR_SP0_OFST))
/* The lower bound address range of the ALT_TMR_SP0 component. */
#define ALT_TMR_SP0_LB_ADDR     ALT_TMR_SP0_ADDR
/* The upper bound address range of the ALT_TMR_SP0 component. */
#define ALT_TMR_SP0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_TMR_SP0_ADDR) + 0x100) - 1))


/*
 * Component Instance : tmr_sp1
 * 
 * Instance tmr_sp1 of component ALT_TMR.
 * 
 * 
 */
/* The address of the ALT_TMR_TIMER1LOADCOUNT register for the ALT_TMR_SP1 instance. */
#define ALT_TMR_SP1_TIMER1LOADCOUNT_ADDR  ALT_TMR_TIMER1LOADCOUNT_ADDR(ALT_TMR_SP1_ADDR)
/* The address of the ALT_TMR_TIMER1CURRENTVAL register for the ALT_TMR_SP1 instance. */
#define ALT_TMR_SP1_TIMER1CURRENTVAL_ADDR  ALT_TMR_TIMER1CURRENTVAL_ADDR(ALT_TMR_SP1_ADDR)
/* The address of the ALT_TMR_TIMER1CONTROLREG register for the ALT_TMR_SP1 instance. */
#define ALT_TMR_SP1_TIMER1CONTROLREG_ADDR  ALT_TMR_TIMER1CONTROLREG_ADDR(ALT_TMR_SP1_ADDR)
/* The address of the ALT_TMR_TIMER1EOI register for the ALT_TMR_SP1 instance. */
#define ALT_TMR_SP1_TIMER1EOI_ADDR  ALT_TMR_TIMER1EOI_ADDR(ALT_TMR_SP1_ADDR)
/* The address of the ALT_TMR_TIMER1INTSTAT register for the ALT_TMR_SP1 instance. */
#define ALT_TMR_SP1_TIMER1INTSTAT_ADDR  ALT_TMR_TIMER1INTSTAT_ADDR(ALT_TMR_SP1_ADDR)
/* The address of the ALT_TMR_TIMERSINTSTAT register for the ALT_TMR_SP1 instance. */
#define ALT_TMR_SP1_TIMERSINTSTAT_ADDR  ALT_TMR_TIMERSINTSTAT_ADDR(ALT_TMR_SP1_ADDR)
/* The address of the ALT_TMR_TIMERSEOI register for the ALT_TMR_SP1 instance. */
#define ALT_TMR_SP1_TIMERSEOI_ADDR  ALT_TMR_TIMERSEOI_ADDR(ALT_TMR_SP1_ADDR)
/* The address of the ALT_TMR_TIMERSRAWINTSTAT register for the ALT_TMR_SP1 instance. */
#define ALT_TMR_SP1_TIMERSRAWINTSTAT_ADDR  ALT_TMR_TIMERSRAWINTSTAT_ADDR(ALT_TMR_SP1_ADDR)
/* The address of the ALT_TMR_TIMERSCOMPVERSION register for the ALT_TMR_SP1 instance. */
#define ALT_TMR_SP1_TIMERSCOMPVERSION_ADDR  ALT_TMR_TIMERSCOMPVERSION_ADDR(ALT_TMR_SP1_ADDR)
/* The base address byte offset for the start of the ALT_TMR_SP1 component. */
#define ALT_TMR_SP1_OFST        0xffc03100
/* The start address of the ALT_TMR_SP1 component. */
#define ALT_TMR_SP1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_TMR_SP1_OFST))
/* The lower bound address range of the ALT_TMR_SP1 component. */
#define ALT_TMR_SP1_LB_ADDR     ALT_TMR_SP1_ADDR
/* The upper bound address range of the ALT_TMR_SP1 component. */
#define ALT_TMR_SP1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_TMR_SP1_ADDR) + 0x100) - 1))


/*
 * Component Instance : gpio0
 * 
 * Instance gpio0 of component ALT_GPIO.
 * 
 * 
 */
/* The address of the ALT_GPIO_GPIO_SWPORTA_DR register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_SWPORTA_DR_ADDR  ALT_GPIO_GPIO_SWPORTA_DR_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_SWPORTA_DDR register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_SWPORTA_DDR_ADDR  ALT_GPIO_GPIO_SWPORTA_DDR_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_INTEN register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_INTEN_ADDR  ALT_GPIO_GPIO_INTEN_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_INTMASK register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_INTMASK_ADDR  ALT_GPIO_GPIO_INTMASK_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_INTTYPE_LEVEL register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_INTTYPE_LEVEL_ADDR  ALT_GPIO_GPIO_INTTYPE_LEVEL_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_INT_POLARITY register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_INT_POLARITY_ADDR  ALT_GPIO_GPIO_INT_POLARITY_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_INTSTATUS register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_INTSTATUS_ADDR  ALT_GPIO_GPIO_INTSTATUS_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_RAW_INTSTATUS register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_RAW_INTSTATUS_ADDR  ALT_GPIO_GPIO_RAW_INTSTATUS_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_DEBOUNCE register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_DEBOUNCE_ADDR  ALT_GPIO_GPIO_DEBOUNCE_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_PORTA_EOI register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_PORTA_EOI_ADDR  ALT_GPIO_GPIO_PORTA_EOI_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_EXT_PORTA register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_EXT_PORTA_ADDR  ALT_GPIO_GPIO_EXT_PORTA_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_LS_SYNC register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_LS_SYNC_ADDR  ALT_GPIO_GPIO_LS_SYNC_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_ID_CODE register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_ID_CODE_ADDR  ALT_GPIO_GPIO_ID_CODE_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_VER_ID_CODE register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_VER_ID_CODE_ADDR  ALT_GPIO_GPIO_VER_ID_CODE_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_CONFIG_REG2 register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_CONFIG_REG2_ADDR  ALT_GPIO_GPIO_CONFIG_REG2_ADDR(ALT_GPIO0_ADDR)
/* The address of the ALT_GPIO_GPIO_CONFIG_REG1 register for the ALT_GPIO0 instance. */
#define ALT_GPIO0_GPIO_CONFIG_REG1_ADDR  ALT_GPIO_GPIO_CONFIG_REG1_ADDR(ALT_GPIO0_ADDR)
/* The base address byte offset for the start of the ALT_GPIO0 component. */
#define ALT_GPIO0_OFST        0xffc03200
/* The start address of the ALT_GPIO0 component. */
#define ALT_GPIO0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GPIO0_OFST))
/* The lower bound address range of the ALT_GPIO0 component. */
#define ALT_GPIO0_LB_ADDR     ALT_GPIO0_ADDR
/* The upper bound address range of the ALT_GPIO0 component. */
#define ALT_GPIO0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GPIO0_ADDR) + 0x80) - 1))


/*
 * Component Instance : gpio1
 * 
 * Instance gpio1 of component ALT_GPIO.
 * 
 * 
 */
/* The address of the ALT_GPIO_GPIO_SWPORTA_DR register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_SWPORTA_DR_ADDR  ALT_GPIO_GPIO_SWPORTA_DR_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_SWPORTA_DDR register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_SWPORTA_DDR_ADDR  ALT_GPIO_GPIO_SWPORTA_DDR_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_INTEN register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_INTEN_ADDR  ALT_GPIO_GPIO_INTEN_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_INTMASK register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_INTMASK_ADDR  ALT_GPIO_GPIO_INTMASK_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_INTTYPE_LEVEL register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_INTTYPE_LEVEL_ADDR  ALT_GPIO_GPIO_INTTYPE_LEVEL_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_INT_POLARITY register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_INT_POLARITY_ADDR  ALT_GPIO_GPIO_INT_POLARITY_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_INTSTATUS register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_INTSTATUS_ADDR  ALT_GPIO_GPIO_INTSTATUS_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_RAW_INTSTATUS register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_RAW_INTSTATUS_ADDR  ALT_GPIO_GPIO_RAW_INTSTATUS_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_DEBOUNCE register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_DEBOUNCE_ADDR  ALT_GPIO_GPIO_DEBOUNCE_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_PORTA_EOI register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_PORTA_EOI_ADDR  ALT_GPIO_GPIO_PORTA_EOI_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_EXT_PORTA register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_EXT_PORTA_ADDR  ALT_GPIO_GPIO_EXT_PORTA_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_LS_SYNC register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_LS_SYNC_ADDR  ALT_GPIO_GPIO_LS_SYNC_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_ID_CODE register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_ID_CODE_ADDR  ALT_GPIO_GPIO_ID_CODE_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_VER_ID_CODE register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_VER_ID_CODE_ADDR  ALT_GPIO_GPIO_VER_ID_CODE_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_CONFIG_REG2 register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_CONFIG_REG2_ADDR  ALT_GPIO_GPIO_CONFIG_REG2_ADDR(ALT_GPIO1_ADDR)
/* The address of the ALT_GPIO_GPIO_CONFIG_REG1 register for the ALT_GPIO1 instance. */
#define ALT_GPIO1_GPIO_CONFIG_REG1_ADDR  ALT_GPIO_GPIO_CONFIG_REG1_ADDR(ALT_GPIO1_ADDR)
/* The base address byte offset for the start of the ALT_GPIO1 component. */
#define ALT_GPIO1_OFST        0xffc03300
/* The start address of the ALT_GPIO1 component. */
#define ALT_GPIO1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GPIO1_OFST))
/* The lower bound address range of the ALT_GPIO1 component. */
#define ALT_GPIO1_LB_ADDR     ALT_GPIO1_ADDR
/* The upper bound address range of the ALT_GPIO1 component. */
#define ALT_GPIO1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GPIO1_ADDR) + 0x80) - 1))


/*
 * Component Instance : tmr_sys0
 * 
 * Instance tmr_sys0 of component ALT_TMR.
 * 
 * 
 */
/* The address of the ALT_TMR_TIMER1LOADCOUNT register for the ALT_TMR_SYS0 instance. */
#define ALT_TMR_SYS0_TIMER1LOADCOUNT_ADDR  ALT_TMR_TIMER1LOADCOUNT_ADDR(ALT_TMR_SYS0_ADDR)
/* The address of the ALT_TMR_TIMER1CURRENTVAL register for the ALT_TMR_SYS0 instance. */
#define ALT_TMR_SYS0_TIMER1CURRENTVAL_ADDR  ALT_TMR_TIMER1CURRENTVAL_ADDR(ALT_TMR_SYS0_ADDR)
/* The address of the ALT_TMR_TIMER1CONTROLREG register for the ALT_TMR_SYS0 instance. */
#define ALT_TMR_SYS0_TIMER1CONTROLREG_ADDR  ALT_TMR_TIMER1CONTROLREG_ADDR(ALT_TMR_SYS0_ADDR)
/* The address of the ALT_TMR_TIMER1EOI register for the ALT_TMR_SYS0 instance. */
#define ALT_TMR_SYS0_TIMER1EOI_ADDR  ALT_TMR_TIMER1EOI_ADDR(ALT_TMR_SYS0_ADDR)
/* The address of the ALT_TMR_TIMER1INTSTAT register for the ALT_TMR_SYS0 instance. */
#define ALT_TMR_SYS0_TIMER1INTSTAT_ADDR  ALT_TMR_TIMER1INTSTAT_ADDR(ALT_TMR_SYS0_ADDR)
/* The address of the ALT_TMR_TIMERSINTSTAT register for the ALT_TMR_SYS0 instance. */
#define ALT_TMR_SYS0_TIMERSINTSTAT_ADDR  ALT_TMR_TIMERSINTSTAT_ADDR(ALT_TMR_SYS0_ADDR)
/* The address of the ALT_TMR_TIMERSEOI register for the ALT_TMR_SYS0 instance. */
#define ALT_TMR_SYS0_TIMERSEOI_ADDR  ALT_TMR_TIMERSEOI_ADDR(ALT_TMR_SYS0_ADDR)
/* The address of the ALT_TMR_TIMERSRAWINTSTAT register for the ALT_TMR_SYS0 instance. */
#define ALT_TMR_SYS0_TIMERSRAWINTSTAT_ADDR  ALT_TMR_TIMERSRAWINTSTAT_ADDR(ALT_TMR_SYS0_ADDR)
/* The address of the ALT_TMR_TIMERSCOMPVERSION register for the ALT_TMR_SYS0 instance. */
#define ALT_TMR_SYS0_TIMERSCOMPVERSION_ADDR  ALT_TMR_TIMERSCOMPVERSION_ADDR(ALT_TMR_SYS0_ADDR)
/* The base address byte offset for the start of the ALT_TMR_SYS0 component. */
#define ALT_TMR_SYS0_OFST        0xffd00000
/* The start address of the ALT_TMR_SYS0 component. */
#define ALT_TMR_SYS0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_TMR_SYS0_OFST))
/* The lower bound address range of the ALT_TMR_SYS0 component. */
#define ALT_TMR_SYS0_LB_ADDR     ALT_TMR_SYS0_ADDR
/* The upper bound address range of the ALT_TMR_SYS0 component. */
#define ALT_TMR_SYS0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_TMR_SYS0_ADDR) + 0x100) - 1))


/*
 * Component Instance : tmr_sys1
 * 
 * Instance tmr_sys1 of component ALT_TMR.
 * 
 * 
 */
/* The address of the ALT_TMR_TIMER1LOADCOUNT register for the ALT_TMR_SYS1 instance. */
#define ALT_TMR_SYS1_TIMER1LOADCOUNT_ADDR  ALT_TMR_TIMER1LOADCOUNT_ADDR(ALT_TMR_SYS1_ADDR)
/* The address of the ALT_TMR_TIMER1CURRENTVAL register for the ALT_TMR_SYS1 instance. */
#define ALT_TMR_SYS1_TIMER1CURRENTVAL_ADDR  ALT_TMR_TIMER1CURRENTVAL_ADDR(ALT_TMR_SYS1_ADDR)
/* The address of the ALT_TMR_TIMER1CONTROLREG register for the ALT_TMR_SYS1 instance. */
#define ALT_TMR_SYS1_TIMER1CONTROLREG_ADDR  ALT_TMR_TIMER1CONTROLREG_ADDR(ALT_TMR_SYS1_ADDR)
/* The address of the ALT_TMR_TIMER1EOI register for the ALT_TMR_SYS1 instance. */
#define ALT_TMR_SYS1_TIMER1EOI_ADDR  ALT_TMR_TIMER1EOI_ADDR(ALT_TMR_SYS1_ADDR)
/* The address of the ALT_TMR_TIMER1INTSTAT register for the ALT_TMR_SYS1 instance. */
#define ALT_TMR_SYS1_TIMER1INTSTAT_ADDR  ALT_TMR_TIMER1INTSTAT_ADDR(ALT_TMR_SYS1_ADDR)
/* The address of the ALT_TMR_TIMERSINTSTAT register for the ALT_TMR_SYS1 instance. */
#define ALT_TMR_SYS1_TIMERSINTSTAT_ADDR  ALT_TMR_TIMERSINTSTAT_ADDR(ALT_TMR_SYS1_ADDR)
/* The address of the ALT_TMR_TIMERSEOI register for the ALT_TMR_SYS1 instance. */
#define ALT_TMR_SYS1_TIMERSEOI_ADDR  ALT_TMR_TIMERSEOI_ADDR(ALT_TMR_SYS1_ADDR)
/* The address of the ALT_TMR_TIMERSRAWINTSTAT register for the ALT_TMR_SYS1 instance. */
#define ALT_TMR_SYS1_TIMERSRAWINTSTAT_ADDR  ALT_TMR_TIMERSRAWINTSTAT_ADDR(ALT_TMR_SYS1_ADDR)
/* The address of the ALT_TMR_TIMERSCOMPVERSION register for the ALT_TMR_SYS1 instance. */
#define ALT_TMR_SYS1_TIMERSCOMPVERSION_ADDR  ALT_TMR_TIMERSCOMPVERSION_ADDR(ALT_TMR_SYS1_ADDR)
/* The base address byte offset for the start of the ALT_TMR_SYS1 component. */
#define ALT_TMR_SYS1_OFST        0xffd00100
/* The start address of the ALT_TMR_SYS1 component. */
#define ALT_TMR_SYS1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_TMR_SYS1_OFST))
/* The lower bound address range of the ALT_TMR_SYS1 component. */
#define ALT_TMR_SYS1_LB_ADDR     ALT_TMR_SYS1_ADDR
/* The upper bound address range of the ALT_TMR_SYS1 component. */
#define ALT_TMR_SYS1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_TMR_SYS1_ADDR) + 0x100) - 1))


/*
 * Component Instance : wdt0
 * 
 * Instance wdt0 of component ALT_WDT.
 * 
 * 
 */
/* The address of the ALT_WDT_WDT_CR register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_CR_ADDR  ALT_WDT_WDT_CR_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_TORR register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_TORR_ADDR  ALT_WDT_WDT_TORR_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_CCVR register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_CCVR_ADDR  ALT_WDT_WDT_CCVR_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_CRR register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_CRR_ADDR  ALT_WDT_WDT_CRR_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_STAT register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_STAT_ADDR  ALT_WDT_WDT_STAT_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_EOI register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_EOI_ADDR  ALT_WDT_WDT_EOI_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_5 register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_COMP_PARAM_5_ADDR  ALT_WDT_WDT_COMP_PARAM_5_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_4 register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_COMP_PARAM_4_ADDR  ALT_WDT_WDT_COMP_PARAM_4_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_3 register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_COMP_PARAM_3_ADDR  ALT_WDT_WDT_COMP_PARAM_3_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_2 register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_COMP_PARAM_2_ADDR  ALT_WDT_WDT_COMP_PARAM_2_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_1 register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_COMP_PARAM_1_ADDR  ALT_WDT_WDT_COMP_PARAM_1_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_COMP_VERSION register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_COMP_VERSION_ADDR  ALT_WDT_WDT_COMP_VERSION_ADDR(ALT_WDT0_ADDR)
/* The address of the ALT_WDT_WDT_COMP_TYPE register for the ALT_WDT0 instance. */
#define ALT_WDT0_WDT_COMP_TYPE_ADDR  ALT_WDT_WDT_COMP_TYPE_ADDR(ALT_WDT0_ADDR)
/* The base address byte offset for the start of the ALT_WDT0 component. */
#define ALT_WDT0_OFST        0xffd00200
/* The start address of the ALT_WDT0 component. */
#define ALT_WDT0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_WDT0_OFST))
/* The lower bound address range of the ALT_WDT0 component. */
#define ALT_WDT0_LB_ADDR     ALT_WDT0_ADDR
/* The upper bound address range of the ALT_WDT0 component. */
#define ALT_WDT0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_WDT0_ADDR) + 0x100) - 1))


/*
 * Component Instance : wdt1
 * 
 * Instance wdt1 of component ALT_WDT.
 * 
 * 
 */
/* The address of the ALT_WDT_WDT_CR register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_CR_ADDR  ALT_WDT_WDT_CR_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_TORR register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_TORR_ADDR  ALT_WDT_WDT_TORR_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_CCVR register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_CCVR_ADDR  ALT_WDT_WDT_CCVR_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_CRR register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_CRR_ADDR  ALT_WDT_WDT_CRR_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_STAT register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_STAT_ADDR  ALT_WDT_WDT_STAT_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_EOI register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_EOI_ADDR  ALT_WDT_WDT_EOI_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_5 register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_COMP_PARAM_5_ADDR  ALT_WDT_WDT_COMP_PARAM_5_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_4 register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_COMP_PARAM_4_ADDR  ALT_WDT_WDT_COMP_PARAM_4_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_3 register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_COMP_PARAM_3_ADDR  ALT_WDT_WDT_COMP_PARAM_3_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_2 register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_COMP_PARAM_2_ADDR  ALT_WDT_WDT_COMP_PARAM_2_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_1 register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_COMP_PARAM_1_ADDR  ALT_WDT_WDT_COMP_PARAM_1_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_COMP_VERSION register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_COMP_VERSION_ADDR  ALT_WDT_WDT_COMP_VERSION_ADDR(ALT_WDT1_ADDR)
/* The address of the ALT_WDT_WDT_COMP_TYPE register for the ALT_WDT1 instance. */
#define ALT_WDT1_WDT_COMP_TYPE_ADDR  ALT_WDT_WDT_COMP_TYPE_ADDR(ALT_WDT1_ADDR)
/* The base address byte offset for the start of the ALT_WDT1 component. */
#define ALT_WDT1_OFST        0xffd00300
/* The start address of the ALT_WDT1 component. */
#define ALT_WDT1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_WDT1_OFST))
/* The lower bound address range of the ALT_WDT1 component. */
#define ALT_WDT1_LB_ADDR     ALT_WDT1_ADDR
/* The upper bound address range of the ALT_WDT1 component. */
#define ALT_WDT1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_WDT1_ADDR) + 0x100) - 1))


/*
 * Component Instance : wdt2
 * 
 * Instance wdt2 of component ALT_WDT.
 * 
 * 
 */
/* The address of the ALT_WDT_WDT_CR register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_CR_ADDR  ALT_WDT_WDT_CR_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_TORR register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_TORR_ADDR  ALT_WDT_WDT_TORR_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_CCVR register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_CCVR_ADDR  ALT_WDT_WDT_CCVR_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_CRR register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_CRR_ADDR  ALT_WDT_WDT_CRR_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_STAT register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_STAT_ADDR  ALT_WDT_WDT_STAT_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_EOI register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_EOI_ADDR  ALT_WDT_WDT_EOI_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_5 register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_COMP_PARAM_5_ADDR  ALT_WDT_WDT_COMP_PARAM_5_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_4 register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_COMP_PARAM_4_ADDR  ALT_WDT_WDT_COMP_PARAM_4_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_3 register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_COMP_PARAM_3_ADDR  ALT_WDT_WDT_COMP_PARAM_3_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_2 register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_COMP_PARAM_2_ADDR  ALT_WDT_WDT_COMP_PARAM_2_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_1 register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_COMP_PARAM_1_ADDR  ALT_WDT_WDT_COMP_PARAM_1_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_COMP_VERSION register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_COMP_VERSION_ADDR  ALT_WDT_WDT_COMP_VERSION_ADDR(ALT_WDT2_ADDR)
/* The address of the ALT_WDT_WDT_COMP_TYPE register for the ALT_WDT2 instance. */
#define ALT_WDT2_WDT_COMP_TYPE_ADDR  ALT_WDT_WDT_COMP_TYPE_ADDR(ALT_WDT2_ADDR)
/* The base address byte offset for the start of the ALT_WDT2 component. */
#define ALT_WDT2_OFST        0xffd00400
/* The start address of the ALT_WDT2 component. */
#define ALT_WDT2_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_WDT2_OFST))
/* The lower bound address range of the ALT_WDT2 component. */
#define ALT_WDT2_LB_ADDR     ALT_WDT2_ADDR
/* The upper bound address range of the ALT_WDT2 component. */
#define ALT_WDT2_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_WDT2_ADDR) + 0x100) - 1))


/*
 * Component Instance : wdt3
 * 
 * Instance wdt3 of component ALT_WDT.
 * 
 * 
 */
/* The address of the ALT_WDT_WDT_CR register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_CR_ADDR  ALT_WDT_WDT_CR_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_TORR register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_TORR_ADDR  ALT_WDT_WDT_TORR_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_CCVR register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_CCVR_ADDR  ALT_WDT_WDT_CCVR_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_CRR register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_CRR_ADDR  ALT_WDT_WDT_CRR_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_STAT register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_STAT_ADDR  ALT_WDT_WDT_STAT_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_EOI register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_EOI_ADDR  ALT_WDT_WDT_EOI_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_5 register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_COMP_PARAM_5_ADDR  ALT_WDT_WDT_COMP_PARAM_5_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_4 register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_COMP_PARAM_4_ADDR  ALT_WDT_WDT_COMP_PARAM_4_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_3 register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_COMP_PARAM_3_ADDR  ALT_WDT_WDT_COMP_PARAM_3_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_2 register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_COMP_PARAM_2_ADDR  ALT_WDT_WDT_COMP_PARAM_2_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_COMP_PARAM_1 register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_COMP_PARAM_1_ADDR  ALT_WDT_WDT_COMP_PARAM_1_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_COMP_VERSION register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_COMP_VERSION_ADDR  ALT_WDT_WDT_COMP_VERSION_ADDR(ALT_WDT3_ADDR)
/* The address of the ALT_WDT_WDT_COMP_TYPE register for the ALT_WDT3 instance. */
#define ALT_WDT3_WDT_COMP_TYPE_ADDR  ALT_WDT_WDT_COMP_TYPE_ADDR(ALT_WDT3_ADDR)
/* The base address byte offset for the start of the ALT_WDT3 component. */
#define ALT_WDT3_OFST        0xffd00500
/* The start address of the ALT_WDT3 component. */
#define ALT_WDT3_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_WDT3_OFST))
/* The lower bound address range of the ALT_WDT3 component. */
#define ALT_WDT3_LB_ADDR     ALT_WDT3_ADDR
/* The upper bound address range of the ALT_WDT3 component. */
#define ALT_WDT3_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_WDT3_ADDR) + 0x100) - 1))


/*
 * Component Instance : cs_gtimer_rw_sec
 * 
 * Instance cs_gtimer_rw_sec of component ALT_CS_GTIMER.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_CS_GTIMER_RW_SEC component. */
#define ALT_CS_GTIMER_RW_SEC_OFST        0xffd01000
/* The start address of the ALT_CS_GTIMER_RW_SEC component. */
#define ALT_CS_GTIMER_RW_SEC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_CS_GTIMER_RW_SEC_OFST))
/* The lower bound address range of the ALT_CS_GTIMER_RW_SEC component. */
#define ALT_CS_GTIMER_RW_SEC_LB_ADDR     ALT_CS_GTIMER_RW_SEC_ADDR
/* The upper bound address range of the ALT_CS_GTIMER_RW_SEC component. */
#define ALT_CS_GTIMER_RW_SEC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_CS_GTIMER_RW_SEC_ADDR) + 0x1000) - 1))


/*
 * Component Instance : cs_gtimer_ro_nsec
 * 
 * Instance cs_gtimer_ro_nsec of component ALT_CS_GTIMER.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_CS_GTIMER_RO_NSEC component. */
#define ALT_CS_GTIMER_RO_NSEC_OFST        0xffd02000
/* The start address of the ALT_CS_GTIMER_RO_NSEC component. */
#define ALT_CS_GTIMER_RO_NSEC_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_CS_GTIMER_RO_NSEC_OFST))
/* The lower bound address range of the ALT_CS_GTIMER_RO_NSEC component. */
#define ALT_CS_GTIMER_RO_NSEC_LB_ADDR     ALT_CS_GTIMER_RO_NSEC_ADDR
/* The upper bound address range of the ALT_CS_GTIMER_RO_NSEC component. */
#define ALT_CS_GTIMER_RO_NSEC_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_CS_GTIMER_RO_NSEC_ADDR) + 0x1000) - 1))


/*
 * Component Instance : clkmgr
 * 
 * Instance clkmgr of component ALT_CLKMGR.
 * 
 * 
 */
/* The address of the ALT_CLKMGR_CTRL register for the ALT_CLKMGR instance. */
#define ALT_CLKMGR_CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_ADDR) + ALT_CLKMGR_CTRL_OFST))
/* The address of the ALT_CLKMGR_STAT register for the ALT_CLKMGR instance. */
#define ALT_CLKMGR_STAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_ADDR) + ALT_CLKMGR_STAT_OFST))
/* The address of the ALT_CLKMGR_TESTIOCTRL register for the ALT_CLKMGR instance. */
#define ALT_CLKMGR_TESTIOCTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_ADDR) + ALT_CLKMGR_TESTIOCTRL_OFST))
/* The address of the ALT_CLKMGR_INTRGEN register for the ALT_CLKMGR instance. */
#define ALT_CLKMGR_INTRGEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_ADDR) + ALT_CLKMGR_INTRGEN_OFST))
/* The address of the ALT_CLKMGR_INTRMSK register for the ALT_CLKMGR instance. */
#define ALT_CLKMGR_INTRMSK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_ADDR) + ALT_CLKMGR_INTRMSK_OFST))
/* The address of the ALT_CLKMGR_INTRCLR register for the ALT_CLKMGR instance. */
#define ALT_CLKMGR_INTRCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_ADDR) + ALT_CLKMGR_INTRCLR_OFST))
/* The address of the ALT_CLKMGR_INTRSTS register for the ALT_CLKMGR instance. */
#define ALT_CLKMGR_INTRSTS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_ADDR) + ALT_CLKMGR_INTRSTS_OFST))
/* The address of the ALT_CLKMGR_INTRSTK register for the ALT_CLKMGR instance. */
#define ALT_CLKMGR_INTRSTK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_ADDR) + ALT_CLKMGR_INTRSTK_OFST))
/* The address of the ALT_CLKMGR_INTRRAW register for the ALT_CLKMGR instance. */
#define ALT_CLKMGR_INTRRAW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_ADDR) + ALT_CLKMGR_INTRRAW_OFST))
/* The base address byte offset for the start of the ALT_CLKMGR component. */
#define ALT_CLKMGR_OFST        0xffd10000
/* The start address of the ALT_CLKMGR component. */
#define ALT_CLKMGR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_CLKMGR_OFST))
/* The lower bound address range of the ALT_CLKMGR component. */
#define ALT_CLKMGR_LB_ADDR     ALT_CLKMGR_ADDR
/* The upper bound address range of the ALT_CLKMGR component. */
#define ALT_CLKMGR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_CLKMGR_ADDR) + 0x2c) - 1))


/*
 * Component Instance : clkmgr_mainpll
 * 
 * Instance clkmgr_mainpll of component ALT_CLKMGR_MAINPLL.
 * 
 * 
 */
/* The address of the ALT_CLKMGR_MAINPLL_EN register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_EN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_EN_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_ENS register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_ENS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_ENS_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_ENR register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_ENR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_ENR_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_BYPASS register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_BYPASS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_BYPASS_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_BYPASSS register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_BYPASSS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_BYPASSS_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_BYPASSR register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_BYPASSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_BYPASSR_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_MPUCLK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_MPUCLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_MPUCLK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_NOCCLK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_NOCCLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_NOCCLK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_CNTR2CLK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_CNTR2CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_CNTR2CLK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_CNTR3CLK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_CNTR3CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_CNTR3CLK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_CNTR4CLK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_CNTR4CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_CNTR4CLK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_CNTR5CLK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_CNTR5CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_CNTR5CLK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_CNTR6CLK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_CNTR6CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_CNTR6CLK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_CNTR7CLK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_CNTR7CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_CNTR7CLK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_CNTR8CLK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_CNTR8CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_CNTR8CLK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_CNTR9CLK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_CNTR9CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_CNTR9CLK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_NOCDIV register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_NOCDIV_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_NOCDIV_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_PLLGLOB register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_PLLGLOB_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_PLLGLOB_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_FDBCK register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_FDBCK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_FDBCK_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_MEM register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_MEM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_MEM_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_MEMSTAT register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_MEMSTAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_MEMSTAT_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_PLLC0 register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_PLLC0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_PLLC0_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_PLLC1 register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_PLLC1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_PLLC1_OFST))
/* The address of the ALT_CLKMGR_MAINPLL_VCOCALIB register for the ALT_CLKMGR_MAINPLL instance. */
#define ALT_CLKMGR_MAINPLL_VCOCALIB_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + ALT_CLKMGR_MAINPLL_VCOCALIB_OFST))
/* The base address byte offset for the start of the ALT_CLKMGR_MAINPLL component. */
#define ALT_CLKMGR_MAINPLL_OFST        0xffd10030
/* The start address of the ALT_CLKMGR_MAINPLL component. */
#define ALT_CLKMGR_MAINPLL_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_CLKMGR_MAINPLL_OFST))
/* The lower bound address range of the ALT_CLKMGR_MAINPLL component. */
#define ALT_CLKMGR_MAINPLL_LB_ADDR     ALT_CLKMGR_MAINPLL_ADDR
/* The upper bound address range of the ALT_CLKMGR_MAINPLL component. */
#define ALT_CLKMGR_MAINPLL_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_CLKMGR_MAINPLL_ADDR) + 0x70) - 1))


/*
 * Component Instance : clkmgr_perpll
 * 
 * Instance clkmgr_perpll of component ALT_CLKMGR_PERPLL.
 * 
 * 
 */
/* The address of the ALT_CLKMGR_PERPLL_EN register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_EN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_EN_OFST))
/* The address of the ALT_CLKMGR_PERPLL_ENS register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_ENS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_ENS_OFST))
/* The address of the ALT_CLKMGR_PERPLL_ENR register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_ENR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_ENR_OFST))
/* The address of the ALT_CLKMGR_PERPLL_BYPASS register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_BYPASS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_BYPASS_OFST))
/* The address of the ALT_CLKMGR_PERPLL_BYPASSS register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_BYPASSS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_BYPASSS_OFST))
/* The address of the ALT_CLKMGR_PERPLL_BYPASSR register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_BYPASSR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_BYPASSR_OFST))
/* The address of the ALT_CLKMGR_PERPLL_CNTR2CLK register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_CNTR2CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_CNTR2CLK_OFST))
/* The address of the ALT_CLKMGR_PERPLL_CNTR3CLK register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_CNTR3CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_CNTR3CLK_OFST))
/* The address of the ALT_CLKMGR_PERPLL_CNTR4CLK register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_CNTR4CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_CNTR4CLK_OFST))
/* The address of the ALT_CLKMGR_PERPLL_CNTR5CLK register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_CNTR5CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_CNTR5CLK_OFST))
/* The address of the ALT_CLKMGR_PERPLL_CNTR6CLK register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_CNTR6CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_CNTR6CLK_OFST))
/* The address of the ALT_CLKMGR_PERPLL_CNTR7CLK register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_CNTR7CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_CNTR7CLK_OFST))
/* The address of the ALT_CLKMGR_PERPLL_CNTR8CLK register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_CNTR8CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_CNTR8CLK_OFST))
/* The address of the ALT_CLKMGR_PERPLL_CNTR9CLK register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_CNTR9CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_CNTR9CLK_OFST))
/* The address of the ALT_CLKMGR_PERPLL_EMACCTL register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_EMACCTL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_EMACCTL_OFST))
/* The address of the ALT_CLKMGR_PERPLL_GPIODIV register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_GPIODIV_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_GPIODIV_OFST))
/* The address of the ALT_CLKMGR_PERPLL_PLLGLOB register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_PLLGLOB_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_PLLGLOB_OFST))
/* The address of the ALT_CLKMGR_PERPLL_FDBCK register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_FDBCK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_FDBCK_OFST))
/* The address of the ALT_CLKMGR_PERPLL_MEM register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_MEM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_MEM_OFST))
/* The address of the ALT_CLKMGR_PERPLL_MEMSTAT register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_MEMSTAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_MEMSTAT_OFST))
/* The address of the ALT_CLKMGR_PERPLL_PLLC0 register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_PLLC0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_PLLC0_OFST))
/* The address of the ALT_CLKMGR_PERPLL_PLLC1 register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_PLLC1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_PLLC1_OFST))
/* The address of the ALT_CLKMGR_PERPLL_VCOCALIB register for the ALT_CLKMGR_PERPLL instance. */
#define ALT_CLKMGR_PERPLL_VCOCALIB_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + ALT_CLKMGR_PERPLL_VCOCALIB_OFST))
/* The base address byte offset for the start of the ALT_CLKMGR_PERPLL component. */
#define ALT_CLKMGR_PERPLL_OFST        0xffd100a4
/* The start address of the ALT_CLKMGR_PERPLL component. */
#define ALT_CLKMGR_PERPLL_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_CLKMGR_PERPLL_OFST))
/* The lower bound address range of the ALT_CLKMGR_PERPLL component. */
#define ALT_CLKMGR_PERPLL_LB_ADDR     ALT_CLKMGR_PERPLL_ADDR
/* The upper bound address range of the ALT_CLKMGR_PERPLL component. */
#define ALT_CLKMGR_PERPLL_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_CLKMGR_PERPLL_ADDR) + 0x80) - 1))


/*
 * Component Instance : clkmgr_altera
 * 
 * Instance clkmgr_altera of component ALT_CLKMGR_ALTERA.
 * 
 * 
 */
/* The address of the ALT_CLKMGR_ALTERA_JTAG register for the ALT_CLKMGR_ALTERA instance. */
#define ALT_CLKMGR_ALTERA_JTAG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_CLKMGR_ALTERA_ADDR) + ALT_CLKMGR_ALTERA_JTAG_OFST))
/* The base address byte offset for the start of the ALT_CLKMGR_ALTERA component. */
#define ALT_CLKMGR_ALTERA_OFST        0xffd10128
/* The start address of the ALT_CLKMGR_ALTERA component. */
#define ALT_CLKMGR_ALTERA_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_CLKMGR_ALTERA_OFST))
/* The lower bound address range of the ALT_CLKMGR_ALTERA component. */
#define ALT_CLKMGR_ALTERA_LB_ADDR     ALT_CLKMGR_ALTERA_ADDR
/* The upper bound address range of the ALT_CLKMGR_ALTERA component. */
#define ALT_CLKMGR_ALTERA_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_CLKMGR_ALTERA_ADDR) + 0x20) - 1))


/*
 * Component Instance : rstmgr
 * 
 * Instance rstmgr of component ALT_RSTMGR.
 * 
 * 
 */
/* The address of the ALT_RSTMGR_STAT register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_STAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_STAT_OFST))
/* The address of the ALT_RSTMGR_MPURSTSTAT register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_MPURSTSTAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_MPURSTSTAT_OFST))
/* The address of the ALT_RSTMGR_MISCSTAT register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_MISCSTAT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_MISCSTAT_OFST))
/* The address of the ALT_RSTMGR_HDSKEN register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_HDSKEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_HDSKEN_OFST))
/* The address of the ALT_RSTMGR_HDSKREQ register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_HDSKREQ_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_HDSKREQ_OFST))
/* The address of the ALT_RSTMGR_HDSKACK register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_HDSKACK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_HDSKACK_OFST))
/* The address of the ALT_RSTMGR_HDSKSTALL register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_HDSKSTALL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_HDSKSTALL_OFST))
/* The address of the ALT_RSTMGR_MPUMODRST register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_MPUMODRST_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_MPUMODRST_OFST))
/* The address of the ALT_RSTMGR_PER0MODRST register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_PER0MODRST_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_PER0MODRST_OFST))
/* The address of the ALT_RSTMGR_PER1MODRST register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_PER1MODRST_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_PER1MODRST_OFST))
/* The address of the ALT_RSTMGR_BRGMODRST register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_BRGMODRST_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_BRGMODRST_OFST))
/* The address of the ALT_RSTMGR_COLDMODRST register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_COLDMODRST_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_COLDMODRST_OFST))
/* The address of the ALT_RSTMGR_DBGMODRST register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_DBGMODRST_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_DBGMODRST_OFST))
/* The address of the ALT_RSTMGR_TAPMODRST register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_TAPMODRST_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_TAPMODRST_OFST))
/* The address of the ALT_RSTMGR_BRGWARMMASK register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_BRGWARMMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_BRGWARMMASK_OFST))
/* The address of the ALT_RSTMGR_TSTSTA register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_TSTSTA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_TSTSTA_OFST))
/* The address of the ALT_RSTMGR_HDSKTIMEOUT register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_HDSKTIMEOUT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_HDSKTIMEOUT_OFST))
/* The address of the ALT_RSTMGR_MPUL2FLUSHTIMEOUT register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_MPUL2FLUSHTIMEOUT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_MPUL2FLUSHTIMEOUT_OFST))
/* The address of the ALT_RSTMGR_DBGHDSKTIMEOUT register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_DBGHDSKTIMEOUT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_DBGHDSKTIMEOUT_OFST))
/* The address of the ALT_RSTMGR_OCRAMLOAD register for the ALT_RSTMGR instance. */
#define ALT_RSTMGR_OCRAMLOAD_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_RSTMGR_ADDR) + ALT_RSTMGR_OCRAMLOAD_OFST))
/* The base address byte offset for the start of the ALT_RSTMGR component. */
#define ALT_RSTMGR_OFST        0xffd11000
/* The start address of the ALT_RSTMGR component. */
#define ALT_RSTMGR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_RSTMGR_OFST))
/* The lower bound address range of the ALT_RSTMGR component. */
#define ALT_RSTMGR_LB_ADDR     ALT_RSTMGR_ADDR
/* The upper bound address range of the ALT_RSTMGR component. */
#define ALT_RSTMGR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_RSTMGR_ADDR) + 0x100) - 1))


/*
 * Component Instance : sysmgr_core
 * 
 * Instance sysmgr_core of component ALT_SYSMGR_CORE.
 * 
 * 
 */
/* The address of the ALT_SYSMGR_CORE_SILICONID1 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_SILICONID1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_SILICONID1_OFST))
/* The address of the ALT_SYSMGR_CORE_SILICONID2 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_SILICONID2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_SILICONID2_OFST))
/* The address of the ALT_SYSMGR_CORE_WDDBG register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_WDDBG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_WDDBG_OFST))
/* The address of the ALT_SYSMGR_CORE_MPU_STATUS register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_MPU_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_MPU_STATUS_OFST))
/* The address of the ALT_SYSMGR_CORE_MPU_ACE register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_MPU_ACE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_MPU_ACE_OFST))
/* The address of the ALT_SYSMGR_CORE_DMA register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_DMA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_DMA_OFST))
/* The address of the ALT_SYSMGR_CORE_DMA_PERIPH register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_DMA_PERIPH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_DMA_PERIPH_OFST))
/* The address of the ALT_SYSMGR_CORE_SDMMC register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_SDMMC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_SDMMC_OFST))
/* The address of the ALT_SYSMGR_CORE_SDMMC_L3MASTER register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_SDMMC_L3MASTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_SDMMC_L3MASTER_OFST))
/* The address of the ALT_SYSMGR_CORE_NAND_BOOTSTRAP register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_NAND_BOOTSTRAP_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_NAND_BOOTSTRAP_OFST))
/* The address of the ALT_SYSMGR_CORE_NAND_L3MASTER register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_NAND_L3MASTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_NAND_L3MASTER_OFST))
/* The address of the ALT_SYSMGR_CORE_USB0_L3MASTER register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_USB0_L3MASTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_USB0_L3MASTER_OFST))
/* The address of the ALT_SYSMGR_CORE_USB1_L3MASTER register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_USB1_L3MASTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_USB1_L3MASTER_OFST))
/* The address of the ALT_SYSMGR_CORE_EMAC_GLOBAL register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_EMAC_GLOBAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_EMAC_GLOBAL_OFST))
/* The address of the ALT_SYSMGR_CORE_EMAC0 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_EMAC0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_EMAC0_OFST))
/* The address of the ALT_SYSMGR_CORE_EMAC1 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_EMAC1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_EMAC1_OFST))
/* The address of the ALT_SYSMGR_CORE_EMAC2 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_EMAC2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_EMAC2_OFST))
/* The address of the ALT_SYSMGR_CORE_EMAC0_ACE register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_EMAC0_ACE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_EMAC0_ACE_OFST))
/* The address of the ALT_SYSMGR_CORE_EMAC1_ACE register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_EMAC1_ACE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_EMAC1_ACE_OFST))
/* The address of the ALT_SYSMGR_CORE_EMAC2_ACE register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_EMAC2_ACE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_EMAC2_ACE_OFST))
/* The address of the ALT_SYSMGR_CORE_NAND_AXUSER register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_NAND_AXUSER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_NAND_AXUSER_OFST))
/* The address of the ALT_SYSMGR_CORE_FPGAINTF_EN_1 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_FPGAINTF_EN_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_FPGAINTF_EN_1_OFST))
/* The address of the ALT_SYSMGR_CORE_FPGAINTF_EN_2 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_FPGAINTF_EN_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_FPGAINTF_EN_2_OFST))
/* The address of the ALT_SYSMGR_CORE_FPGAINTF_EN_3 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_FPGAINTF_EN_3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_FPGAINTF_EN_3_OFST))
/* The address of the ALT_SYSMGR_CORE_DMA_L3MASTER register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_DMA_L3MASTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_DMA_L3MASTER_OFST))
/* The address of the ALT_SYSMGR_CORE_ETR_L3MASTER register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_ETR_L3MASTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_ETR_L3MASTER_OFST))
/* The address of the ALT_SYSMGR_CORE_SEC_CTRL_SLT register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_SEC_CTRL_SLT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_SEC_CTRL_SLT_OFST))
/* The address of the ALT_SYSMGR_CORE_OSC_TRIM register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_OSC_TRIM_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_OSC_TRIM_OFST))
/* The address of the ALT_SYSMGR_CORE_ECC_INTMASK_VALUE register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_ECC_INTMASK_VALUE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_ECC_INTMASK_VALUE_OFST))
/* The address of the ALT_SYSMGR_CORE_ECC_INTMASK_SET register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_ECC_INTMASK_SET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_ECC_INTMASK_SET_OFST))
/* The address of the ALT_SYSMGR_CORE_ECC_INTMASK_CLR register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_ECC_INTMASK_CLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_ECC_INTMASK_CLR_OFST))
/* The address of the ALT_SYSMGR_CORE_ECC_INTSTATUS_SERR register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_ECC_INTSTATUS_SERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_ECC_INTSTATUS_SERR_OFST))
/* The address of the ALT_SYSMGR_CORE_ECC_INTSTATUS_DERR register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_ECC_INTSTATUS_DERR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_ECC_INTSTATUS_DERR_OFST))
/* The address of the ALT_SYSMGR_CORE_NOC_ADDR_REMAP register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_NOC_ADDR_REMAP_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_NOC_ADDR_REMAP_OFST))
/* The address of the ALT_SYSMGR_CORE_HMC_CLK register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_HMC_CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_HMC_CLK_OFST))
/* The address of the ALT_SYSMGR_CORE_IO_PA_CTRL register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_IO_PA_CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_IO_PA_CTRL_OFST))
/* The address of the ALT_SYSMGR_CORE_NOC_TIMEOUT register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_NOC_TIMEOUT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_NOC_TIMEOUT_OFST))
/* The address of the ALT_SYSMGR_CORE_NOC_IDLEREQ_SET register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_NOC_IDLEREQ_SET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_NOC_IDLEREQ_SET_OFST))
/* The address of the ALT_SYSMGR_CORE_NOC_IDLEREQ_CLR register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_NOC_IDLEREQ_CLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_NOC_IDLEREQ_CLR_OFST))
/* The address of the ALT_SYSMGR_CORE_NOC_IDLEREQ_VALUE register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_NOC_IDLEREQ_VALUE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_NOC_IDLEREQ_VALUE_OFST))
/* The address of the ALT_SYSMGR_CORE_NOC_IDLEACK register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_NOC_IDLEACK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_NOC_IDLEACK_OFST))
/* The address of the ALT_SYSMGR_CORE_NOC_IDLESTATUS register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_NOC_IDLESTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_NOC_IDLESTATUS_OFST))
/* The address of the ALT_SYSMGR_CORE_FPGA2SOC_CTRL register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_FPGA2SOC_CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_FPGA2SOC_CTRL_OFST))
/* The address of the ALT_SYSMGR_CORE_FPGA_CONFIG register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_FPGA_CONFIG_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_FPGA_CONFIG_OFST))
/* The address of the ALT_SYSMGR_CORE_IOCSRCLK_GATE register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_IOCSRCLK_GATE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_IOCSRCLK_GATE_OFST))
/* The address of the ALT_SYSMGR_CORE_GPO register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_GPO_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_GPO_OFST))
/* The address of the ALT_SYSMGR_CORE_GPI register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_GPI_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_GPI_OFST))
/* The address of the ALT_SYSMGR_CORE_MPU register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_MPU_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_MPU_OFST))
/* The address of the ALT_SYSMGR_CORE_SDM_HPS_SPARE register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_SDM_HPS_SPARE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_SDM_HPS_SPARE_OFST))
/* The address of the ALT_SYSMGR_CORE_HPS_SDM_SPARE register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_HPS_SDM_SPARE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_HPS_SDM_SPARE_OFST))
/* The address of the ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD0 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD0_OFST))
/* The address of the ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD1 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD1_OFST))
/* The address of the ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD2 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD2_OFST))
/* The address of the ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD3 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD3_OFST))
/* The address of the ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD4 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD4_OFST))
/* The address of the ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD5 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD5_OFST))
/* The address of the ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD6 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD6_OFST))
/* The address of the ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD7 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD7_OFST))
/* The address of the ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD8 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD8_OFST))
/* The address of the ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD9 register for the ALT_SYSMGR_CORE instance. */
#define ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + ALT_SYSMGR_CORE_BOOT_SCRATCH_COLD9_OFST))
/* The base address byte offset for the start of the ALT_SYSMGR_CORE component. */
#define ALT_SYSMGR_CORE_OFST        0xffd12000
/* The start address of the ALT_SYSMGR_CORE component. */
#define ALT_SYSMGR_CORE_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SYSMGR_CORE_OFST))
/* The lower bound address range of the ALT_SYSMGR_CORE component. */
#define ALT_SYSMGR_CORE_LB_ADDR     ALT_SYSMGR_CORE_ADDR
/* The upper bound address range of the ALT_SYSMGR_CORE component. */
#define ALT_SYSMGR_CORE_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SYSMGR_CORE_ADDR) + 0x500) - 1))


/*
 * Component Instance : pinmux
 * 
 * Instance pinmux of component ALT_PINMUX.
 * 
 * 
 */
/* The address of the ALT_PINMUX_PIN0SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN0SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN0SEL_OFST))
/* The address of the ALT_PINMUX_PIN1SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN1SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN1SEL_OFST))
/* The address of the ALT_PINMUX_PIN2SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN2SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN2SEL_OFST))
/* The address of the ALT_PINMUX_PIN3SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN3SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN3SEL_OFST))
/* The address of the ALT_PINMUX_PIN4SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN4SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN4SEL_OFST))
/* The address of the ALT_PINMUX_PIN5SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN5SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN5SEL_OFST))
/* The address of the ALT_PINMUX_PIN6SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN6SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN6SEL_OFST))
/* The address of the ALT_PINMUX_PIN7SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN7SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN7SEL_OFST))
/* The address of the ALT_PINMUX_PIN8SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN8SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN8SEL_OFST))
/* The address of the ALT_PINMUX_PIN9SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN9SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN9SEL_OFST))
/* The address of the ALT_PINMUX_PIN10SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN10SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN10SEL_OFST))
/* The address of the ALT_PINMUX_PIN11SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN11SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN11SEL_OFST))
/* The address of the ALT_PINMUX_PIN12SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN12SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN12SEL_OFST))
/* The address of the ALT_PINMUX_PIN13SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN13SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN13SEL_OFST))
/* The address of the ALT_PINMUX_PIN14SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN14SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN14SEL_OFST))
/* The address of the ALT_PINMUX_PIN15SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN15SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN15SEL_OFST))
/* The address of the ALT_PINMUX_PIN16SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN16SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN16SEL_OFST))
/* The address of the ALT_PINMUX_PIN17SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN17SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN17SEL_OFST))
/* The address of the ALT_PINMUX_PIN18SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN18SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN18SEL_OFST))
/* The address of the ALT_PINMUX_PIN19SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN19SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN19SEL_OFST))
/* The address of the ALT_PINMUX_PIN20SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN20SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN20SEL_OFST))
/* The address of the ALT_PINMUX_PIN21SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN21SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN21SEL_OFST))
/* The address of the ALT_PINMUX_PIN22SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN22SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN22SEL_OFST))
/* The address of the ALT_PINMUX_PIN23SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN23SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN23SEL_OFST))
/* The address of the ALT_PINMUX_PIN24SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN24SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN24SEL_OFST))
/* The address of the ALT_PINMUX_PIN25SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN25SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN25SEL_OFST))
/* The address of the ALT_PINMUX_PIN26SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN26SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN26SEL_OFST))
/* The address of the ALT_PINMUX_PIN27SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN27SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN27SEL_OFST))
/* The address of the ALT_PINMUX_PIN28SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN28SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN28SEL_OFST))
/* The address of the ALT_PINMUX_PIN29SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN29SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN29SEL_OFST))
/* The address of the ALT_PINMUX_PIN30SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN30SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN30SEL_OFST))
/* The address of the ALT_PINMUX_PIN31SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN31SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN31SEL_OFST))
/* The address of the ALT_PINMUX_PIN32SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN32SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN32SEL_OFST))
/* The address of the ALT_PINMUX_PIN33SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN33SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN33SEL_OFST))
/* The address of the ALT_PINMUX_PIN34SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN34SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN34SEL_OFST))
/* The address of the ALT_PINMUX_PIN35SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN35SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN35SEL_OFST))
/* The address of the ALT_PINMUX_PIN36SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN36SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN36SEL_OFST))
/* The address of the ALT_PINMUX_PIN37SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN37SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN37SEL_OFST))
/* The address of the ALT_PINMUX_PIN38SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN38SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN38SEL_OFST))
/* The address of the ALT_PINMUX_PIN39SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN39SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN39SEL_OFST))
/* The address of the ALT_PINMUX_PIN40SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN40SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN40SEL_OFST))
/* The address of the ALT_PINMUX_PIN41SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN41SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN41SEL_OFST))
/* The address of the ALT_PINMUX_PIN42SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN42SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN42SEL_OFST))
/* The address of the ALT_PINMUX_PIN43SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN43SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN43SEL_OFST))
/* The address of the ALT_PINMUX_PIN44SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN44SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN44SEL_OFST))
/* The address of the ALT_PINMUX_PIN45SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN45SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN45SEL_OFST))
/* The address of the ALT_PINMUX_PIN46SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN46SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN46SEL_OFST))
/* The address of the ALT_PINMUX_PIN47SEL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PIN47SEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PIN47SEL_OFST))
/* The address of the ALT_PINMUX_IO0CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO0CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO0CTRL_OFST))
/* The address of the ALT_PINMUX_IO1CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO1CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO1CTRL_OFST))
/* The address of the ALT_PINMUX_IO2CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO2CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO2CTRL_OFST))
/* The address of the ALT_PINMUX_IO3CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO3CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO3CTRL_OFST))
/* The address of the ALT_PINMUX_IO4CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO4CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO4CTRL_OFST))
/* The address of the ALT_PINMUX_IO5CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO5CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO5CTRL_OFST))
/* The address of the ALT_PINMUX_IO6CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO6CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO6CTRL_OFST))
/* The address of the ALT_PINMUX_IO7CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO7CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO7CTRL_OFST))
/* The address of the ALT_PINMUX_IO8CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO8CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO8CTRL_OFST))
/* The address of the ALT_PINMUX_IO9CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO9CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO9CTRL_OFST))
/* The address of the ALT_PINMUX_IO10CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO10CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO10CTRL_OFST))
/* The address of the ALT_PINMUX_IO11CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO11CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO11CTRL_OFST))
/* The address of the ALT_PINMUX_IO12CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO12CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO12CTRL_OFST))
/* The address of the ALT_PINMUX_IO13CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO13CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO13CTRL_OFST))
/* The address of the ALT_PINMUX_IO14CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO14CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO14CTRL_OFST))
/* The address of the ALT_PINMUX_IO15CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO15CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO15CTRL_OFST))
/* The address of the ALT_PINMUX_IO16CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO16CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO16CTRL_OFST))
/* The address of the ALT_PINMUX_IO17CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO17CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO17CTRL_OFST))
/* The address of the ALT_PINMUX_IO18CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO18CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO18CTRL_OFST))
/* The address of the ALT_PINMUX_IO19CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO19CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO19CTRL_OFST))
/* The address of the ALT_PINMUX_IO20CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO20CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO20CTRL_OFST))
/* The address of the ALT_PINMUX_IO21CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO21CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO21CTRL_OFST))
/* The address of the ALT_PINMUX_IO22CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO22CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO22CTRL_OFST))
/* The address of the ALT_PINMUX_IO23CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO23CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO23CTRL_OFST))
/* The address of the ALT_PINMUX_IO24CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO24CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO24CTRL_OFST))
/* The address of the ALT_PINMUX_IO25CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO25CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO25CTRL_OFST))
/* The address of the ALT_PINMUX_IO26CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO26CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO26CTRL_OFST))
/* The address of the ALT_PINMUX_IO27CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO27CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO27CTRL_OFST))
/* The address of the ALT_PINMUX_IO28CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO28CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO28CTRL_OFST))
/* The address of the ALT_PINMUX_IO29CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO29CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO29CTRL_OFST))
/* The address of the ALT_PINMUX_IO30CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO30CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO30CTRL_OFST))
/* The address of the ALT_PINMUX_IO31CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO31CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO31CTRL_OFST))
/* The address of the ALT_PINMUX_IO32CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO32CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO32CTRL_OFST))
/* The address of the ALT_PINMUX_IO33CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO33CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO33CTRL_OFST))
/* The address of the ALT_PINMUX_IO34CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO34CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO34CTRL_OFST))
/* The address of the ALT_PINMUX_IO35CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO35CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO35CTRL_OFST))
/* The address of the ALT_PINMUX_IO36CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO36CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO36CTRL_OFST))
/* The address of the ALT_PINMUX_IO37CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO37CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO37CTRL_OFST))
/* The address of the ALT_PINMUX_IO38CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO38CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO38CTRL_OFST))
/* The address of the ALT_PINMUX_IO39CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO39CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO39CTRL_OFST))
/* The address of the ALT_PINMUX_IO40CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO40CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO40CTRL_OFST))
/* The address of the ALT_PINMUX_IO41CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO41CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO41CTRL_OFST))
/* The address of the ALT_PINMUX_IO42CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO42CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO42CTRL_OFST))
/* The address of the ALT_PINMUX_IO43CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO43CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO43CTRL_OFST))
/* The address of the ALT_PINMUX_IO44CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO44CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO44CTRL_OFST))
/* The address of the ALT_PINMUX_IO45CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO45CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO45CTRL_OFST))
/* The address of the ALT_PINMUX_IO46CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO46CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO46CTRL_OFST))
/* The address of the ALT_PINMUX_IO47CTRL register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO47CTRL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO47CTRL_OFST))
/* The address of the ALT_PINMUX_PINMUX_EMAC0_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_EMAC0_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_EMAC0_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_EMAC1_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_EMAC1_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_EMAC1_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_EMAC2_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_EMAC2_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_EMAC2_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_I2C0_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_I2C0_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_I2C0_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_I2C1_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_I2C1_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_I2C1_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_I2C_EMAC0_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_I2C_EMAC0_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_I2C_EMAC0_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_I2C_EMAC1_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_I2C_EMAC1_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_I2C_EMAC1_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_I2C_EMAC2_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_I2C_EMAC2_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_I2C_EMAC2_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_NAND_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_NAND_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_NAND_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_SPIM0_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_SPIM0_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_SPIM0_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_SPIM1_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_SPIM1_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_SPIM1_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_SPIS0_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_SPIS0_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_SPIS0_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_SPIS1_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_SPIS1_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_SPIS1_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_UART0_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_UART0_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_UART0_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_UART1_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_UART1_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_UART1_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_MDIO0_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_MDIO0_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_MDIO0_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_MDIO1_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_MDIO1_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_MDIO1_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_MDIO2_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_MDIO2_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_MDIO2_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_JTAG_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_JTAG_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_JTAG_USEFPGA_OFST))
/* The address of the ALT_PINMUX_PINMUX_SDMMC_USEFPGA register for the ALT_PINMUX instance. */
#define ALT_PINMUX_PINMUX_SDMMC_USEFPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_PINMUX_SDMMC_USEFPGA_OFST))
/* The address of the ALT_PINMUX_HPS_OSC_CLK register for the ALT_PINMUX instance. */
#define ALT_PINMUX_HPS_OSC_CLK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_HPS_OSC_CLK_OFST))
/* The address of the ALT_PINMUX_IO0_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO0_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO0_DELAY_OFST))
/* The address of the ALT_PINMUX_IO1_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO1_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO1_DELAY_OFST))
/* The address of the ALT_PINMUX_IO2_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO2_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO2_DELAY_OFST))
/* The address of the ALT_PINMUX_IO3_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO3_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO3_DELAY_OFST))
/* The address of the ALT_PINMUX_IO4_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO4_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO4_DELAY_OFST))
/* The address of the ALT_PINMUX_IO5_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO5_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO5_DELAY_OFST))
/* The address of the ALT_PINMUX_IO6_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO6_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO6_DELAY_OFST))
/* The address of the ALT_PINMUX_IO7_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO7_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO7_DELAY_OFST))
/* The address of the ALT_PINMUX_IO8_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO8_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO8_DELAY_OFST))
/* The address of the ALT_PINMUX_IO9_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO9_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO9_DELAY_OFST))
/* The address of the ALT_PINMUX_IO10_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO10_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO10_DELAY_OFST))
/* The address of the ALT_PINMUX_IO11_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO11_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO11_DELAY_OFST))
/* The address of the ALT_PINMUX_IO12_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO12_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO12_DELAY_OFST))
/* The address of the ALT_PINMUX_IO13_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO13_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO13_DELAY_OFST))
/* The address of the ALT_PINMUX_IO14_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO14_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO14_DELAY_OFST))
/* The address of the ALT_PINMUX_IO15_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO15_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO15_DELAY_OFST))
/* The address of the ALT_PINMUX_IO16_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO16_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO16_DELAY_OFST))
/* The address of the ALT_PINMUX_IO17_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO17_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO17_DELAY_OFST))
/* The address of the ALT_PINMUX_IO18_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO18_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO18_DELAY_OFST))
/* The address of the ALT_PINMUX_IO19_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO19_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO19_DELAY_OFST))
/* The address of the ALT_PINMUX_IO20_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO20_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO20_DELAY_OFST))
/* The address of the ALT_PINMUX_IO21_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO21_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO21_DELAY_OFST))
/* The address of the ALT_PINMUX_IO22_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO22_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO22_DELAY_OFST))
/* The address of the ALT_PINMUX_IO23_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO23_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO23_DELAY_OFST))
/* The address of the ALT_PINMUX_IO24_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO24_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO24_DELAY_OFST))
/* The address of the ALT_PINMUX_IO25_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO25_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO25_DELAY_OFST))
/* The address of the ALT_PINMUX_IO26_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO26_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO26_DELAY_OFST))
/* The address of the ALT_PINMUX_IO27_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO27_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO27_DELAY_OFST))
/* The address of the ALT_PINMUX_IO28_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO28_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO28_DELAY_OFST))
/* The address of the ALT_PINMUX_IO29_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO29_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO29_DELAY_OFST))
/* The address of the ALT_PINMUX_IO30_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO30_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO30_DELAY_OFST))
/* The address of the ALT_PINMUX_IO31_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO31_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO31_DELAY_OFST))
/* The address of the ALT_PINMUX_IO32_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO32_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO32_DELAY_OFST))
/* The address of the ALT_PINMUX_IO33_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO33_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO33_DELAY_OFST))
/* The address of the ALT_PINMUX_IO34_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO34_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO34_DELAY_OFST))
/* The address of the ALT_PINMUX_IO35_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO35_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO35_DELAY_OFST))
/* The address of the ALT_PINMUX_IO36_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO36_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO36_DELAY_OFST))
/* The address of the ALT_PINMUX_IO37_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO37_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO37_DELAY_OFST))
/* The address of the ALT_PINMUX_IO38_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO38_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO38_DELAY_OFST))
/* The address of the ALT_PINMUX_IO39_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO39_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO39_DELAY_OFST))
/* The address of the ALT_PINMUX_IO40_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO40_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO40_DELAY_OFST))
/* The address of the ALT_PINMUX_IO41_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO41_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO41_DELAY_OFST))
/* The address of the ALT_PINMUX_IO42_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO42_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO42_DELAY_OFST))
/* The address of the ALT_PINMUX_IO43_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO43_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO43_DELAY_OFST))
/* The address of the ALT_PINMUX_IO44_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO44_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO44_DELAY_OFST))
/* The address of the ALT_PINMUX_IO45_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO45_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO45_DELAY_OFST))
/* The address of the ALT_PINMUX_IO46_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO46_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO46_DELAY_OFST))
/* The address of the ALT_PINMUX_IO47_DELAY register for the ALT_PINMUX instance. */
#define ALT_PINMUX_IO47_DELAY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_PINMUX_ADDR) + ALT_PINMUX_IO47_DELAY_OFST))
/* The base address byte offset for the start of the ALT_PINMUX component. */
#define ALT_PINMUX_OFST        0xffd13000
/* The start address of the ALT_PINMUX component. */
#define ALT_PINMUX_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_PINMUX_OFST))
/* The lower bound address range of the ALT_PINMUX component. */
#define ALT_PINMUX_LB_ADDR     ALT_PINMUX_ADDR
/* The upper bound address range of the ALT_PINMUX component. */
#define ALT_PINMUX_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_PINMUX_ADDR) + 0x1000) - 1))


/*
 * Component Instance : noc_fw_l4_per_scr
 * 
 * Instance noc_fw_l4_per_scr of component ALT_NOC_FW_L4_PER_SCR.
 * 
 * 
 */
/* The address of the ALT_NOC_FW_L4_PER_SCR_NAND_REGISTER register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_NAND_REGISTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_NAND_REGISTER_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_NAND_DATA register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_NAND_DATA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_NAND_DATA_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_USB0_REGISTER register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_USB0_REGISTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_USB0_REGISTER_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_USB1_REGISTER register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_USB1_REGISTER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_USB1_REGISTER_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_SPI_MASTER0 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_SPI_MASTER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_SPI_MASTER0_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_SPI_MASTER1 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_SPI_MASTER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_SPI_MASTER1_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_SPI_SLAVE0 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_SPI_SLAVE0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_SPI_SLAVE0_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_SPI_SLAVE1 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_SPI_SLAVE1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_SPI_SLAVE1_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_EMAC0 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_EMAC0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_EMAC0_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_EMAC1 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_EMAC1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_EMAC1_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_EMAC2 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_EMAC2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_EMAC2_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_SDMMC register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_SDMMC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_SDMMC_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_GPIO0 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_GPIO0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_GPIO0_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_GPIO1 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_GPIO1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_GPIO1_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_I2C0 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_I2C0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_I2C0_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_I2C1 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_I2C1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_I2C1_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_I2C2 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_I2C2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_I2C2_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_I2C3 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_I2C3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_I2C3_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_I2C4 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_I2C4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_I2C4_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_SP_TIMER0 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_SP_TIMER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_SP_TIMER0_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_SP_TIMER1 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_SP_TIMER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_SP_TIMER1_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_UART0 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_UART0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_UART0_OFST))
/* The address of the ALT_NOC_FW_L4_PER_SCR_UART1 register for the ALT_NOC_FW_L4_PER_SCR instance. */
#define ALT_NOC_FW_L4_PER_SCR_UART1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + ALT_NOC_FW_L4_PER_SCR_UART1_OFST))
/* The base address byte offset for the start of the ALT_NOC_FW_L4_PER_SCR component. */
#define ALT_NOC_FW_L4_PER_SCR_OFST        0xffd21000
/* The start address of the ALT_NOC_FW_L4_PER_SCR component. */
#define ALT_NOC_FW_L4_PER_SCR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_FW_L4_PER_SCR_OFST))
/* The lower bound address range of the ALT_NOC_FW_L4_PER_SCR component. */
#define ALT_NOC_FW_L4_PER_SCR_LB_ADDR     ALT_NOC_FW_L4_PER_SCR_ADDR
/* The upper bound address range of the ALT_NOC_FW_L4_PER_SCR component. */
#define ALT_NOC_FW_L4_PER_SCR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_FW_L4_PER_SCR_ADDR) + 0x100) - 1))


/*
 * Component Instance : noc_fw_l4_sys_scr
 * 
 * Instance noc_fw_l4_sys_scr of component ALT_NOC_FW_L4_SYS_SCR.
 * 
 * 
 */
/* The address of the ALT_NOC_FW_L4_SYS_SCR_DMA_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_DMA_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_DMA_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_EMAC0RX_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_EMAC0RX_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_EMAC0RX_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_EMAC0TX_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_EMAC0TX_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_EMAC0TX_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_EMAC1RX_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_EMAC1RX_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_EMAC1RX_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_EMAC1TX_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_EMAC1TX_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_EMAC1TX_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_EMAC2RX_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_EMAC2RX_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_EMAC2RX_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_EMAC2TX_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_EMAC2TX_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_EMAC2TX_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_NAND_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_NAND_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_NAND_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_NAND_READ_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_NAND_READ_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_NAND_READ_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_NAND_WRITE_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_NAND_WRITE_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_NAND_WRITE_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_OCRAM_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_OCRAM_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_OCRAM_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_SDMMC_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_SDMMC_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_SDMMC_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_USB0_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_USB0_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_USB0_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_USB1_ECC register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_USB1_ECC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_USB1_ECC_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_CLOCK_MANAGER register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_CLOCK_MANAGER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_CLOCK_MANAGER_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_IO_MANAGER register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_IO_MANAGER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_IO_MANAGER_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_RESET_MANAGER register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_RESET_MANAGER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_RESET_MANAGER_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_SYSTEM_MANAGER register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_SYSTEM_MANAGER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_SYSTEM_MANAGER_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_OSC0_TIMER register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_OSC0_TIMER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_OSC0_TIMER_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_OSC1_TIMER register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_OSC1_TIMER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_OSC1_TIMER_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_WATCHDOG0 register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_WATCHDOG0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_WATCHDOG0_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_WATCHDOG1 register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_WATCHDOG1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_WATCHDOG1_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_WATCHDOG2 register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_WATCHDOG2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_WATCHDOG2_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_WATCHDOG3 register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_WATCHDOG3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_WATCHDOG3_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_DAP register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_DAP_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_DAP_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_L4_NOC_PROBES register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_L4_NOC_PROBES_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_L4_NOC_PROBES_OFST))
/* The address of the ALT_NOC_FW_L4_SYS_SCR_L4_NOC_QOS register for the ALT_NOC_FW_L4_SYS_SCR instance. */
#define ALT_NOC_FW_L4_SYS_SCR_L4_NOC_QOS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + ALT_NOC_FW_L4_SYS_SCR_L4_NOC_QOS_OFST))
/* The base address byte offset for the start of the ALT_NOC_FW_L4_SYS_SCR component. */
#define ALT_NOC_FW_L4_SYS_SCR_OFST        0xffd21100
/* The start address of the ALT_NOC_FW_L4_SYS_SCR component. */
#define ALT_NOC_FW_L4_SYS_SCR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_FW_L4_SYS_SCR_OFST))
/* The lower bound address range of the ALT_NOC_FW_L4_SYS_SCR component. */
#define ALT_NOC_FW_L4_SYS_SCR_LB_ADDR     ALT_NOC_FW_L4_SYS_SCR_ADDR
/* The upper bound address range of the ALT_NOC_FW_L4_SYS_SCR component. */
#define ALT_NOC_FW_L4_SYS_SCR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_FW_L4_SYS_SCR_ADDR) + 0x100) - 1))


/*
 * Component Instance : noc_fw_h2f_scr
 * 
 * Instance noc_fw_h2f_scr of component ALT_NOC_FW_H2F_SCR.
 * 
 * 
 */
/* The address of the ALT_NOC_FW_H2F_SCR_SOC2FPGA register for the ALT_NOC_FW_H2F_SCR instance. */
#define ALT_NOC_FW_H2F_SCR_SOC2FPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_H2F_SCR_ADDR) + ALT_NOC_FW_H2F_SCR_SOC2FPGA_OFST))
/* The base address byte offset for the start of the ALT_NOC_FW_H2F_SCR component. */
#define ALT_NOC_FW_H2F_SCR_OFST        0xffd21200
/* The start address of the ALT_NOC_FW_H2F_SCR component. */
#define ALT_NOC_FW_H2F_SCR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_FW_H2F_SCR_OFST))
/* The lower bound address range of the ALT_NOC_FW_H2F_SCR component. */
#define ALT_NOC_FW_H2F_SCR_LB_ADDR     ALT_NOC_FW_H2F_SCR_ADDR
/* The upper bound address range of the ALT_NOC_FW_H2F_SCR component. */
#define ALT_NOC_FW_H2F_SCR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_FW_H2F_SCR_ADDR) + 0x100) - 1))


/*
 * Component Instance : noc_fw_lwh2f_scr
 * 
 * Instance noc_fw_lwh2f_scr of component ALT_NOC_FW_LWH2F_SCR.
 * 
 * 
 */
/* The address of the ALT_NOC_FW_LWH2F_SCR_LWSOC2FPGA register for the ALT_NOC_FW_LWH2F_SCR instance. */
#define ALT_NOC_FW_LWH2F_SCR_LWSOC2FPGA_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_LWH2F_SCR_ADDR) + ALT_NOC_FW_LWH2F_SCR_LWSOC2FPGA_OFST))
/* The base address byte offset for the start of the ALT_NOC_FW_LWH2F_SCR component. */
#define ALT_NOC_FW_LWH2F_SCR_OFST        0xffd21300
/* The start address of the ALT_NOC_FW_LWH2F_SCR component. */
#define ALT_NOC_FW_LWH2F_SCR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_FW_LWH2F_SCR_OFST))
/* The lower bound address range of the ALT_NOC_FW_LWH2F_SCR component. */
#define ALT_NOC_FW_LWH2F_SCR_LB_ADDR     ALT_NOC_FW_LWH2F_SCR_ADDR
/* The upper bound address range of the ALT_NOC_FW_LWH2F_SCR component. */
#define ALT_NOC_FW_LWH2F_SCR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_FW_LWH2F_SCR_ADDR) + 0x100) - 1))


/*
 * Component Instance : noc_fw_tcu_scr
 * 
 * Instance noc_fw_tcu_scr of component ALT_NOC_FW_TCU_SCR.
 * 
 * 
 */
/* The address of the ALT_NOC_FW_TCU_SCR_TCU register for the ALT_NOC_FW_TCU_SCR instance. */
#define ALT_NOC_FW_TCU_SCR_TCU_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_TCU_SCR_ADDR) + ALT_NOC_FW_TCU_SCR_TCU_OFST))
/* The base address byte offset for the start of the ALT_NOC_FW_TCU_SCR component. */
#define ALT_NOC_FW_TCU_SCR_OFST        0xffd21400
/* The start address of the ALT_NOC_FW_TCU_SCR component. */
#define ALT_NOC_FW_TCU_SCR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_FW_TCU_SCR_OFST))
/* The lower bound address range of the ALT_NOC_FW_TCU_SCR component. */
#define ALT_NOC_FW_TCU_SCR_LB_ADDR     ALT_NOC_FW_TCU_SCR_ADDR
/* The upper bound address range of the ALT_NOC_FW_TCU_SCR component. */
#define ALT_NOC_FW_TCU_SCR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_FW_TCU_SCR_ADDR) + 0x100) - 1))


/*
 * Component Instance : noc_ccu_ios_cs_obs_at_main_atbendpt
 * 
 * Instance noc_ccu_ios_cs_obs_at_main_atbendpt of component ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_COREID register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_REVISIONID register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBID register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBID_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBEN register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_ATBEN_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_SYNCPERIOD register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_SYNCPERIOD_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_CS_OBS_AT_MAIN_ATBENDPOINT_SYNCPERIOD_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT component. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_OFST        0xffd22000
/* The start address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT component. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_OFST))
/* The lower bound address range of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT component. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_LB_ADDR     ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_ADDR
/* The upper bound address range of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT component. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT_ADDR) + 0x80) - 1))


/*
 * Component Instance : noc_ccu_ios_cs_obs_at_main_errlog_0
 * 
 * Instance noc_ccu_ios_cs_obs_at_main_errlog_0 of component ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ID_COREID register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ID_REVISIONID register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_FAULTEN register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_FAULTEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_FAULTEN_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRVLD register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRVLD_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRVLD_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRCLR register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRCLR_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG0 register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG0_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG1 register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG1_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG3 register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG3_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG4 register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG4_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG5 register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG5_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG7 register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_ERRLOG7_OFST))
/* The address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_STALLEN register for the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 instance. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_STALLEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_CS_OBS_AT_MAIN_ERRORLOGGER_0_STALLEN_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 component. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_OFST        0xffd22080
/* The start address of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 component. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_OFST))
/* The lower bound address range of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 component. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_LB_ADDR     ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR
/* The upper bound address range of the ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0 component. */
#define ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0_ADDR) + 0x80) - 1))


/*
 * Component Instance : noc_ccu_main_prb
 * 
 * Instance noc_ccu_main_prb of component ALT_NOC_CCU_MAIN_PRB.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_ID_COREID register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_ID_REVISIONID register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_MAINCTL register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_MAINCTL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_MAINCTL_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_CFGCTL register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_CFGCTL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_CFGCTL_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERLUT register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERLUT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERLUT_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_TRACEALARMEN register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_TRACEALARMEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_TRACEALARMEN_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_TRACEALARMSTATUS register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_TRACEALARMSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_TRACEALARMSTATUS_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_TRACEALARMCLR register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_TRACEALARMCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_TRACEALARMCLR_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATPERIOD register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATPERIOD_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATPERIOD_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATGO register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATGO_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATGO_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMMIN register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMMIN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMMIN_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMMAX register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMMAX_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMMAX_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMSTATUS register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMSTATUS_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMCLR register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMCLR_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMEN register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_STATALARMEN_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ROUTEIDBASE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ROUTEIDBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ROUTEIDBASE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ROUTEIDMASK register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ROUTEIDMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ROUTEIDMASK_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_WINDOWSIZE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_WINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_WINDOWSIZE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_SECURITYBASE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_SECURITYBASE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_SECURITYMASK register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_SECURITYMASK_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_OPCODE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_OPCODE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_STATUS register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_STATUS_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_LENGTH register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_LENGTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_LENGTH_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_URGENCY register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_URGENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_0_URGENCY_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ROUTEIDBASE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ROUTEIDBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ROUTEIDBASE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ROUTEIDMASK register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ROUTEIDMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ROUTEIDMASK_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_WINDOWSIZE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_WINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_WINDOWSIZE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_SECURITYBASE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_SECURITYBASE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_SECURITYMASK register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_SECURITYMASK_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_OPCODE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_OPCODE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_STATUS register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_STATUS_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_LENGTH register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_LENGTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_LENGTH_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_URGENCY register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_URGENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_FILTERS_1_URGENCY_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_0_SRC register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_0_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_0_SRC_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_0_ALARMMODE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_0_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_0_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_0_VAL register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_0_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_0_VAL_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_1_SRC register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_1_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_1_SRC_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_1_ALARMMODE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_1_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_1_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_1_VAL register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_1_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_1_VAL_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_2_SRC register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_2_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_2_SRC_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_2_ALARMMODE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_2_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_2_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_2_VAL register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_2_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_2_VAL_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_3_SRC register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_3_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_3_SRC_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_3_ALARMMODE register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_3_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_3_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_3_VAL register for the ALT_NOC_CCU_MAIN_PRB instance. */
#define ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_3_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + ALT_NOC_CCU_MAIN_PRB_PROBE_CCU_MAIN_PROBE_COUNTERS_3_VAL_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_MAIN_PRB component. */
#define ALT_NOC_CCU_MAIN_PRB_OFST        0xffd22400
/* The start address of the ALT_NOC_CCU_MAIN_PRB component. */
#define ALT_NOC_CCU_MAIN_PRB_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_MAIN_PRB_OFST))
/* The lower bound address range of the ALT_NOC_CCU_MAIN_PRB component. */
#define ALT_NOC_CCU_MAIN_PRB_LB_ADDR     ALT_NOC_CCU_MAIN_PRB_ADDR
/* The upper bound address range of the ALT_NOC_CCU_MAIN_PRB component. */
#define ALT_NOC_CCU_MAIN_PRB_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_MAIN_PRB_ADDR) + 0x400) - 1))


/*
 * Component Instance : noc_ccu_emac_main_prb
 * 
 * Instance noc_ccu_emac_main_prb of component ALT_NOC_CCU_EMAC_MAIN_PRB.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_ID_COREID register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_ID_REVISIONID register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_MAINCTL register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_MAINCTL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_MAINCTL_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_CFGCTL register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_CFGCTL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_CFGCTL_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERLUT register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERLUT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERLUT_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_TRACEALARMEN register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_TRACEALARMEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_TRACEALARMEN_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_TRACEALARMSTATUS register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_TRACEALARMSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_TRACEALARMSTATUS_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_TRACEALARMCLR register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_TRACEALARMCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_TRACEALARMCLR_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATPERIOD register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATPERIOD_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATPERIOD_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATGO register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATGO_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATGO_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMMIN register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMMIN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMMIN_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMMAX register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMMAX_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMMAX_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMSTATUS register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMSTATUS_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMCLR register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMCLR_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMEN register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_STATALARMEN_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ROUTEIDBASE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ROUTEIDBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ROUTEIDBASE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ROUTEIDMASK register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ROUTEIDMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ROUTEIDMASK_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_WINDOWSIZE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_WINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_WINDOWSIZE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_SECURITYBASE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_SECURITYBASE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_SECURITYMASK register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_SECURITYMASK_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_OPCODE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_OPCODE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_STATUS register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_STATUS_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_LENGTH register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_LENGTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_LENGTH_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_URGENCY register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_URGENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_0_URGENCY_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ROUTEIDBASE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ROUTEIDBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ROUTEIDBASE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ROUTEIDMASK register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ROUTEIDMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ROUTEIDMASK_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_WINDOWSIZE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_WINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_WINDOWSIZE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_SECURITYBASE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_SECURITYBASE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_SECURITYMASK register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_SECURITYMASK_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_OPCODE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_OPCODE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_STATUS register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_STATUS_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_LENGTH register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_LENGTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_LENGTH_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_URGENCY register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_URGENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_FILTERS_1_URGENCY_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_0_SRC register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_0_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_0_SRC_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_0_ALARMMODE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_0_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_0_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_0_VAL register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_0_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_0_VAL_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_1_SRC register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_1_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_1_SRC_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_1_ALARMMODE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_1_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_1_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_1_VAL register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_1_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_1_VAL_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_2_SRC register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_2_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_2_SRC_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_2_ALARMMODE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_2_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_2_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_2_VAL register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_2_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_2_VAL_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_3_SRC register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_3_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_3_SRC_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_3_ALARMMODE register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_3_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_3_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_3_VAL register for the ALT_NOC_CCU_EMAC_MAIN_PRB instance. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_3_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_PROBE_EMAC_MAIN_PROBE_COUNTERS_3_VAL_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_EMAC_MAIN_PRB component. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_OFST        0xffd22800
/* The start address of the ALT_NOC_CCU_EMAC_MAIN_PRB component. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_EMAC_MAIN_PRB_OFST))
/* The lower bound address range of the ALT_NOC_CCU_EMAC_MAIN_PRB component. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_LB_ADDR     ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR
/* The upper bound address range of the ALT_NOC_CCU_EMAC_MAIN_PRB component. */
#define ALT_NOC_CCU_EMAC_MAIN_PRB_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_EMAC_MAIN_PRB_ADDR) + 0x400) - 1))


/*
 * Component Instance : noc_ccu_h2f_main_prb
 * 
 * Instance noc_ccu_h2f_main_prb of component ALT_NOC_CCU_H2F_MAIN_PRB.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_ID_COREID register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_ID_REVISIONID register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_MAINCTL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_MAINCTL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_MAINCTL_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_CFGCTL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_CFGCTL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_CFGCTL_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEPORTSEL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEPORTSEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEPORTSEL_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERLUT register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERLUT_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERLUT_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEALARMEN register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEALARMEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEALARMEN_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEALARMSTATUS register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEALARMSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEALARMSTATUS_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEALARMCLR register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEALARMCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_TRACEALARMCLR_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATPERIOD register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATPERIOD_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATPERIOD_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATGO register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATGO_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATGO_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMMIN register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMMIN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMMIN_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMMAX register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMMAX_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMMAX_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMSTATUS register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMSTATUS_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMCLR register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMCLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMCLR_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMEN register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMEN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_STATALARMEN_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ROUTEIDBASE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ROUTEIDBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ROUTEIDBASE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ROUTEIDMASK register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ROUTEIDMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ROUTEIDMASK_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ADDRBASE_LOW_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_ADDRBASE_HIGH_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_WINDOWSIZE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_WINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_WINDOWSIZE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_SECURITYBASE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_SECURITYBASE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_SECURITYMASK register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_SECURITYMASK_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_OPCODE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_OPCODE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_STATUS register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_STATUS_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_LENGTH register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_LENGTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_LENGTH_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_URGENCY register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_URGENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_0_URGENCY_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ROUTEIDBASE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ROUTEIDBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ROUTEIDBASE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ROUTEIDMASK register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ROUTEIDMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ROUTEIDMASK_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ADDRBASE_LOW_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_ADDRBASE_HIGH_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_WINDOWSIZE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_WINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_WINDOWSIZE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_SECURITYBASE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_SECURITYBASE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_SECURITYMASK register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_SECURITYMASK_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_OPCODE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_OPCODE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_STATUS register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_STATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_STATUS_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_LENGTH register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_LENGTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_LENGTH_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_URGENCY register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_URGENCY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_FILTERS_1_URGENCY_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_PORTSEL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_PORTSEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_PORTSEL_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_SRC register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_SRC_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_ALARMMODE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_VAL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_0_VAL_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_PORTSEL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_PORTSEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_PORTSEL_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_SRC register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_SRC_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_ALARMMODE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_VAL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_1_VAL_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_PORTSEL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_PORTSEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_PORTSEL_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_SRC register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_SRC_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_ALARMMODE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_VAL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_2_VAL_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_PORTSEL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_PORTSEL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_PORTSEL_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_SRC register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_SRC_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_SRC_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_ALARMMODE register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_ALARMMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_ALARMMODE_OFST))
/* The address of the ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_VAL register for the ALT_NOC_CCU_H2F_MAIN_PRB instance. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_VAL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_PROBE_SOC2FPGA_MAIN_PROBE_COUNTERS_3_VAL_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_H2F_MAIN_PRB component. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_OFST        0xffd22c00
/* The start address of the ALT_NOC_CCU_H2F_MAIN_PRB component. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_H2F_MAIN_PRB_OFST))
/* The lower bound address range of the ALT_NOC_CCU_H2F_MAIN_PRB component. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_LB_ADDR     ALT_NOC_CCU_H2F_MAIN_PRB_ADDR
/* The upper bound address range of the ALT_NOC_CCU_H2F_MAIN_PRB component. */
#define ALT_NOC_CCU_H2F_MAIN_PRB_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_H2F_MAIN_PRB_ADDR) + 0x400) - 1))


/*
 * Component Instance : noc_ccu_prb_emac_tbu_transtatprof
 * 
 * Instance noc_ccu_prb_emac_tbu_transtatprof of component ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_ID_COREID register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_ID_REVISIONID register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_EN register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_EN_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_EN_OFST))
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_MODE register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_MODE_OFST))
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_THRESHOLDS_0_0 register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_THRESHOLDS_0_0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_THRESHOLDS_0_0_OFST))
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_THRESHOLDS_0_1 register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_THRESHOLDS_0_1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_THRESHOLDS_0_1_OFST))
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_THRESHOLDS_0_2 register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_THRESHOLDS_0_2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_THRESHOLDS_0_2_OFST))
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_OVERFLOWSTATUS register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_OVERFLOWSTATUS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_OVERFLOWSTATUS_OFST))
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_OVERFLOWRESET register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_OVERFLOWRESET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_OVERFLOWRESET_OFST))
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_PENDINGEVENTMODE register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_PENDINGEVENTMODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_PENDINGEVENTMODE_OFST))
/* The address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_PRESCALER register for the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF instance. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_PRESCALER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_PROBE_EMAC_MAIN_TRANSACTIONSTATPROFILER_PRESCALER_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF component. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_OFST        0xffd23000
/* The start address of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF component. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_OFST))
/* The lower bound address range of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF component. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_LB_ADDR     ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR
/* The upper bound address range of the ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF component. */
#define ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF_ADDR) + 0x80) - 1))


/*
 * Component Instance : noc_ccu_ios_ccu_ios_main_qos
 * 
 * Instance noc_ccu_ios_ccu_ios_main_qos of component ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_MODE register for the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_CCU_IOS_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_OFST        0xffd24000
/* The start address of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_OFST))
/* The lower bound address range of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_LB_ADDR     ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_ADDR
/* The upper bound address range of the ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : noc_ccu_ios_dma_tbu_m_main_qos
 * 
 * Instance noc_ccu_ios_dma_tbu_m_main_qos of component ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_MODE register for the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_DMA_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_OFST        0xffd24080
/* The start address of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_OFST))
/* The lower bound address range of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_LB_ADDR     ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_ADDR
/* The upper bound address range of the ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : noc_ccu_ios_emac_tbu_m_main_qos
 * 
 * Instance noc_ccu_ios_emac_tbu_m_main_qos of component ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_MODE register for the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_EMAC_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_OFST        0xffd24100
/* The start address of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_OFST))
/* The lower bound address range of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_LB_ADDR     ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_ADDR
/* The upper bound address range of the ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : noc_ccu_ios_io_tbu_m_main_qos
 * 
 * Instance noc_ccu_ios_io_tbu_m_main_qos of component ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_MODE register for the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_IO_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_OFST        0xffd24180
/* The start address of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_OFST))
/* The lower bound address range of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_LB_ADDR     ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_ADDR
/* The upper bound address range of the ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : noc_ccu_ios_sdm_tbu_m_main_qos
 * 
 * Instance noc_ccu_ios_sdm_tbu_m_main_qos of component ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID register for the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID register for the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY register for the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_PRIORITY_OFST))
/* The address of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_MODE register for the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_MODE_OFST))
/* The address of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH register for the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_BANDWIDTH_OFST))
/* The address of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_SATURATION register for the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_SATURATION_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_SATURATION_OFST))
/* The address of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL register for the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS instance. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_ADDR) + ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_SDM_TBU_M_I_MAIN_QOSGENERATOR_EXTCONTROL_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_OFST        0xffd24200
/* The start address of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_OFST))
/* The lower bound address range of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_LB_ADDR     ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_ADDR
/* The upper bound address range of the ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS component. */
#define ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS_ADDR) + 0x80) - 1))


/*
 * Component Instance : noc_ccu_emac_tbu_transtatfilt
 * 
 * Instance noc_ccu_emac_tbu_transtatfilt of component ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ID_COREID register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ID_REVISIONID register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_MODE register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_MODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_MODE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ADDRBASE_LOW register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ADDRBASE_LOW_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ADDRBASE_LOW_OFST))
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ADDRBASE_HIGH register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ADDRBASE_HIGH_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ADDRBASE_HIGH_OFST))
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ADDRWINDOWSIZE register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ADDRWINDOWSIZE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_ADDRWINDOWSIZE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_OPCODE register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_OPCODE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_OPCODE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_USERBASE register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_USERBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_USERBASE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_USERMASK register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_USERMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_USERMASK_OFST))
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_SECURITYBASE register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_SECURITYBASE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_SECURITYBASE_OFST))
/* The address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_SECURITYMASK register for the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT instance. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_SECURITYMASK_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_EMAC_TBU_M_I_MAIN_TRANSACTIONSTATFILTER_SECURITYMASK_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT component. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_OFST        0xffd24400
/* The start address of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT component. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_OFST))
/* The lower bound address range of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT component. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_LB_ADDR     ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR
/* The upper bound address range of the ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT component. */
#define ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT_ADDR) + 0x80) - 1))


/*
 * Component Instance : noc_fw_mmap_priv
 * 
 * Instance noc_fw_mmap_priv of component ALT_NOC_FW_MMAP_PRIV.
 * 
 * 
 */
/* The address of the ALT_NOC_FW_MMAP_PRIV_PRIV register for the ALT_NOC_FW_MMAP_PRIV instance. */
#define ALT_NOC_FW_MMAP_PRIV_PRIV_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_MMAP_PRIV_ADDR) + ALT_NOC_FW_MMAP_PRIV_PRIV_OFST))
/* The address of the ALT_NOC_FW_MMAP_PRIV_PRIV_SET register for the ALT_NOC_FW_MMAP_PRIV instance. */
#define ALT_NOC_FW_MMAP_PRIV_PRIV_SET_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_MMAP_PRIV_ADDR) + ALT_NOC_FW_MMAP_PRIV_PRIV_SET_OFST))
/* The address of the ALT_NOC_FW_MMAP_PRIV_PRIV_CLEAR register for the ALT_NOC_FW_MMAP_PRIV instance. */
#define ALT_NOC_FW_MMAP_PRIV_PRIV_CLEAR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_FW_MMAP_PRIV_ADDR) + ALT_NOC_FW_MMAP_PRIV_PRIV_CLEAR_OFST))
/* The base address byte offset for the start of the ALT_NOC_FW_MMAP_PRIV component. */
#define ALT_NOC_FW_MMAP_PRIV_OFST        0xffd24800
/* The start address of the ALT_NOC_FW_MMAP_PRIV component. */
#define ALT_NOC_FW_MMAP_PRIV_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_FW_MMAP_PRIV_OFST))
/* The lower bound address range of the ALT_NOC_FW_MMAP_PRIV component. */
#define ALT_NOC_FW_MMAP_PRIV_LB_ADDR     ALT_NOC_FW_MMAP_PRIV_ADDR
/* The upper bound address range of the ALT_NOC_FW_MMAP_PRIV component. */
#define ALT_NOC_FW_MMAP_PRIV_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_FW_MMAP_PRIV_ADDR) + 0x100) - 1))


/*
 * Component Instance : noc_ccu_l4_link_rate_adptr
 * 
 * Instance noc_ccu_l4_link_rate_adptr of component ALT_NOC_CCU_L4_LINK_RATE_ADPTR.
 * 
 * 
 */
/* The address of the ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_ID_COREID register for the ALT_NOC_CCU_L4_LINK_RATE_ADPTR instance. */
#define ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_ID_COREID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_L4_LINK_RATE_ADPTR_ADDR) + ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_ID_COREID_OFST))
/* The address of the ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_ID_REVISIONID register for the ALT_NOC_CCU_L4_LINK_RATE_ADPTR instance. */
#define ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_ID_REVISIONID_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_L4_LINK_RATE_ADPTR_ADDR) + ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_ID_REVISIONID_OFST))
/* The address of the ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_RATE register for the ALT_NOC_CCU_L4_LINK_RATE_ADPTR instance. */
#define ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_RATE_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_L4_LINK_RATE_ADPTR_ADDR) + ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_RATE_OFST))
/* The address of the ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_BYPASS register for the ALT_NOC_CCU_L4_LINK_RATE_ADPTR instance. */
#define ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_BYPASS_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_NOC_CCU_L4_LINK_RATE_ADPTR_ADDR) + ALT_NOC_CCU_L4_LINK_RATE_ADPTR_L4_LINKRESP_MAIN_RATEADAPTER_BYPASS_OFST))
/* The base address byte offset for the start of the ALT_NOC_CCU_L4_LINK_RATE_ADPTR component. */
#define ALT_NOC_CCU_L4_LINK_RATE_ADPTR_OFST        0xffd24c00
/* The start address of the ALT_NOC_CCU_L4_LINK_RATE_ADPTR component. */
#define ALT_NOC_CCU_L4_LINK_RATE_ADPTR_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_NOC_CCU_L4_LINK_RATE_ADPTR_OFST))
/* The lower bound address range of the ALT_NOC_CCU_L4_LINK_RATE_ADPTR component. */
#define ALT_NOC_CCU_L4_LINK_RATE_ADPTR_LB_ADDR     ALT_NOC_CCU_L4_LINK_RATE_ADPTR_ADDR
/* The upper bound address range of the ALT_NOC_CCU_L4_LINK_RATE_ADPTR component. */
#define ALT_NOC_CCU_L4_LINK_RATE_ADPTR_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_NOC_CCU_L4_LINK_RATE_ADPTR_ADDR) + 0x80) - 1))


/*
 * Component Instance : dma_nonsecure
 * 
 * Instance dma_nonsecure of component ALT_DMA.
 * 
 * 
 */
/* The address of the ALT_DMA_DATA register for the ALT_DMA_NONSECURE instance. */
#define ALT_DMA_NONSECURE_DATA_ADDR  ALT_DMA_DATA_ADDR(ALT_DMA_NONSECURE_ADDR)
/* The base address byte offset for the start of the ALT_DMA_NONSECURE component. */
#define ALT_DMA_NONSECURE_OFST        0xffda0000
/* The start address of the ALT_DMA_NONSECURE component. */
#define ALT_DMA_NONSECURE_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_DMA_NONSECURE_OFST))
/* The lower bound address range of the ALT_DMA_NONSECURE component. */
#define ALT_DMA_NONSECURE_LB_ADDR     ALT_DMA_NONSECURE_ADDR
/* The upper bound address range of the ALT_DMA_NONSECURE component. */
#define ALT_DMA_NONSECURE_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_DMA_NONSECURE_ADDR) + 0x1000) - 1))


/*
 * Component Instance : dma_secure
 * 
 * Instance dma_secure of component ALT_DMA.
 * 
 * 
 */
/* The address of the ALT_DMA_DATA register for the ALT_DMA_SECURE instance. */
#define ALT_DMA_SECURE_DATA_ADDR  ALT_DMA_DATA_ADDR(ALT_DMA_SECURE_ADDR)
/* The base address byte offset for the start of the ALT_DMA_SECURE component. */
#define ALT_DMA_SECURE_OFST        0xffda1000
/* The start address of the ALT_DMA_SECURE component. */
#define ALT_DMA_SECURE_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_DMA_SECURE_OFST))
/* The lower bound address range of the ALT_DMA_SECURE component. */
#define ALT_DMA_SECURE_LB_ADDR     ALT_DMA_SECURE_ADDR
/* The upper bound address range of the ALT_DMA_SECURE component. */
#define ALT_DMA_SECURE_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_DMA_SECURE_ADDR) + 0x1000) - 1))


/*
 * Component Instance : spis0
 * 
 * Instance spis0 of component ALT_SPIS.
 * 
 * 
 */
/* The address of the ALT_SPIS_CTRLR0 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_CTRLR0_ADDR  ALT_SPIS_CTRLR0_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_SSIENR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_SSIENR_ADDR  ALT_SPIS_SSIENR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_MWCR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_MWCR_ADDR  ALT_SPIS_MWCR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_TXFTLR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_TXFTLR_ADDR  ALT_SPIS_TXFTLR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_RXFTLR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_RXFTLR_ADDR  ALT_SPIS_RXFTLR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_TXFLR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_TXFLR_ADDR  ALT_SPIS_TXFLR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_RXFLR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_RXFLR_ADDR  ALT_SPIS_RXFLR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_SR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_SR_ADDR  ALT_SPIS_SR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_IMR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_IMR_ADDR  ALT_SPIS_IMR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_ISR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_ISR_ADDR  ALT_SPIS_ISR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_RISR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_RISR_ADDR  ALT_SPIS_RISR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_TXOICR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_TXOICR_ADDR  ALT_SPIS_TXOICR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_RXOICR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_RXOICR_ADDR  ALT_SPIS_RXOICR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_RXUICR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_RXUICR_ADDR  ALT_SPIS_RXUICR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_MSTICR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_MSTICR_ADDR  ALT_SPIS_MSTICR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_ICR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_ICR_ADDR  ALT_SPIS_ICR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DMACR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DMACR_ADDR  ALT_SPIS_DMACR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DMATDLR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DMATDLR_ADDR  ALT_SPIS_DMATDLR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DMARDLR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DMARDLR_ADDR  ALT_SPIS_DMARDLR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_IDR register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_IDR_ADDR  ALT_SPIS_IDR_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_SSI_VERSION_ID register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_SSI_VERSION_ID_ADDR  ALT_SPIS_SSI_VERSION_ID_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR0 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR0_ADDR  ALT_SPIS_DR0_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR1 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR1_ADDR  ALT_SPIS_DR1_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR2 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR2_ADDR  ALT_SPIS_DR2_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR3 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR3_ADDR  ALT_SPIS_DR3_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR4 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR4_ADDR  ALT_SPIS_DR4_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR5 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR5_ADDR  ALT_SPIS_DR5_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR6 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR6_ADDR  ALT_SPIS_DR6_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR7 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR7_ADDR  ALT_SPIS_DR7_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR8 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR8_ADDR  ALT_SPIS_DR8_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR9 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR9_ADDR  ALT_SPIS_DR9_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR10 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR10_ADDR  ALT_SPIS_DR10_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR11 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR11_ADDR  ALT_SPIS_DR11_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR12 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR12_ADDR  ALT_SPIS_DR12_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR13 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR13_ADDR  ALT_SPIS_DR13_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR14 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR14_ADDR  ALT_SPIS_DR14_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR15 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR15_ADDR  ALT_SPIS_DR15_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR16 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR16_ADDR  ALT_SPIS_DR16_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR17 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR17_ADDR  ALT_SPIS_DR17_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR18 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR18_ADDR  ALT_SPIS_DR18_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR19 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR19_ADDR  ALT_SPIS_DR19_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR20 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR20_ADDR  ALT_SPIS_DR20_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR21 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR21_ADDR  ALT_SPIS_DR21_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR22 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR22_ADDR  ALT_SPIS_DR22_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR23 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR23_ADDR  ALT_SPIS_DR23_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR24 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR24_ADDR  ALT_SPIS_DR24_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR25 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR25_ADDR  ALT_SPIS_DR25_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR26 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR26_ADDR  ALT_SPIS_DR26_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR27 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR27_ADDR  ALT_SPIS_DR27_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR28 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR28_ADDR  ALT_SPIS_DR28_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR29 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR29_ADDR  ALT_SPIS_DR29_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR30 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR30_ADDR  ALT_SPIS_DR30_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR31 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR31_ADDR  ALT_SPIS_DR31_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR32 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR32_ADDR  ALT_SPIS_DR32_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR33 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR33_ADDR  ALT_SPIS_DR33_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR34 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR34_ADDR  ALT_SPIS_DR34_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_DR35 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_DR35_ADDR  ALT_SPIS_DR35_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_RSVD_1 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_RSVD_1_ADDR  ALT_SPIS_RSVD_1_ADDR(ALT_SPIS0_ADDR)
/* The address of the ALT_SPIS_RSVD_2 register for the ALT_SPIS0 instance. */
#define ALT_SPIS0_RSVD_2_ADDR  ALT_SPIS_RSVD_2_ADDR(ALT_SPIS0_ADDR)
/* The base address byte offset for the start of the ALT_SPIS0 component. */
#define ALT_SPIS0_OFST        0xffda2000
/* The start address of the ALT_SPIS0 component. */
#define ALT_SPIS0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SPIS0_OFST))
/* The lower bound address range of the ALT_SPIS0 component. */
#define ALT_SPIS0_LB_ADDR     ALT_SPIS0_ADDR
/* The upper bound address range of the ALT_SPIS0 component. */
#define ALT_SPIS0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SPIS0_ADDR) + 0x100) - 1))


/*
 * Component Instance : spis1
 * 
 * Instance spis1 of component ALT_SPIS.
 * 
 * 
 */
/* The address of the ALT_SPIS_CTRLR0 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_CTRLR0_ADDR  ALT_SPIS_CTRLR0_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_SSIENR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_SSIENR_ADDR  ALT_SPIS_SSIENR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_MWCR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_MWCR_ADDR  ALT_SPIS_MWCR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_TXFTLR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_TXFTLR_ADDR  ALT_SPIS_TXFTLR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_RXFTLR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_RXFTLR_ADDR  ALT_SPIS_RXFTLR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_TXFLR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_TXFLR_ADDR  ALT_SPIS_TXFLR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_RXFLR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_RXFLR_ADDR  ALT_SPIS_RXFLR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_SR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_SR_ADDR  ALT_SPIS_SR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_IMR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_IMR_ADDR  ALT_SPIS_IMR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_ISR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_ISR_ADDR  ALT_SPIS_ISR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_RISR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_RISR_ADDR  ALT_SPIS_RISR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_TXOICR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_TXOICR_ADDR  ALT_SPIS_TXOICR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_RXOICR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_RXOICR_ADDR  ALT_SPIS_RXOICR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_RXUICR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_RXUICR_ADDR  ALT_SPIS_RXUICR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_MSTICR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_MSTICR_ADDR  ALT_SPIS_MSTICR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_ICR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_ICR_ADDR  ALT_SPIS_ICR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DMACR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DMACR_ADDR  ALT_SPIS_DMACR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DMATDLR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DMATDLR_ADDR  ALT_SPIS_DMATDLR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DMARDLR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DMARDLR_ADDR  ALT_SPIS_DMARDLR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_IDR register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_IDR_ADDR  ALT_SPIS_IDR_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_SSI_VERSION_ID register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_SSI_VERSION_ID_ADDR  ALT_SPIS_SSI_VERSION_ID_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR0 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR0_ADDR  ALT_SPIS_DR0_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR1 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR1_ADDR  ALT_SPIS_DR1_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR2 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR2_ADDR  ALT_SPIS_DR2_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR3 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR3_ADDR  ALT_SPIS_DR3_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR4 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR4_ADDR  ALT_SPIS_DR4_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR5 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR5_ADDR  ALT_SPIS_DR5_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR6 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR6_ADDR  ALT_SPIS_DR6_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR7 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR7_ADDR  ALT_SPIS_DR7_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR8 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR8_ADDR  ALT_SPIS_DR8_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR9 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR9_ADDR  ALT_SPIS_DR9_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR10 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR10_ADDR  ALT_SPIS_DR10_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR11 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR11_ADDR  ALT_SPIS_DR11_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR12 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR12_ADDR  ALT_SPIS_DR12_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR13 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR13_ADDR  ALT_SPIS_DR13_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR14 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR14_ADDR  ALT_SPIS_DR14_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR15 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR15_ADDR  ALT_SPIS_DR15_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR16 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR16_ADDR  ALT_SPIS_DR16_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR17 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR17_ADDR  ALT_SPIS_DR17_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR18 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR18_ADDR  ALT_SPIS_DR18_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR19 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR19_ADDR  ALT_SPIS_DR19_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR20 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR20_ADDR  ALT_SPIS_DR20_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR21 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR21_ADDR  ALT_SPIS_DR21_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR22 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR22_ADDR  ALT_SPIS_DR22_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR23 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR23_ADDR  ALT_SPIS_DR23_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR24 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR24_ADDR  ALT_SPIS_DR24_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR25 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR25_ADDR  ALT_SPIS_DR25_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR26 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR26_ADDR  ALT_SPIS_DR26_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR27 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR27_ADDR  ALT_SPIS_DR27_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR28 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR28_ADDR  ALT_SPIS_DR28_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR29 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR29_ADDR  ALT_SPIS_DR29_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR30 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR30_ADDR  ALT_SPIS_DR30_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR31 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR31_ADDR  ALT_SPIS_DR31_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR32 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR32_ADDR  ALT_SPIS_DR32_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR33 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR33_ADDR  ALT_SPIS_DR33_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR34 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR34_ADDR  ALT_SPIS_DR34_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_DR35 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_DR35_ADDR  ALT_SPIS_DR35_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_RSVD_1 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_RSVD_1_ADDR  ALT_SPIS_RSVD_1_ADDR(ALT_SPIS1_ADDR)
/* The address of the ALT_SPIS_RSVD_2 register for the ALT_SPIS1 instance. */
#define ALT_SPIS1_RSVD_2_ADDR  ALT_SPIS_RSVD_2_ADDR(ALT_SPIS1_ADDR)
/* The base address byte offset for the start of the ALT_SPIS1 component. */
#define ALT_SPIS1_OFST        0xffda3000
/* The start address of the ALT_SPIS1 component. */
#define ALT_SPIS1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SPIS1_OFST))
/* The lower bound address range of the ALT_SPIS1 component. */
#define ALT_SPIS1_LB_ADDR     ALT_SPIS1_ADDR
/* The upper bound address range of the ALT_SPIS1 component. */
#define ALT_SPIS1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SPIS1_ADDR) + 0x100) - 1))


/*
 * Component Instance : spim0
 * 
 * Instance spim0 of component ALT_SPIM.
 * 
 * 
 */
/* The address of the ALT_SPIM_CTRLR0 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_CTRLR0_ADDR  ALT_SPIM_CTRLR0_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_CTRLR1 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_CTRLR1_ADDR  ALT_SPIM_CTRLR1_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_SSIENR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_SSIENR_ADDR  ALT_SPIM_SSIENR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_MWCR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_MWCR_ADDR  ALT_SPIM_MWCR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_SER register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_SER_ADDR  ALT_SPIM_SER_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_BAUDR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_BAUDR_ADDR  ALT_SPIM_BAUDR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_TXFTLR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_TXFTLR_ADDR  ALT_SPIM_TXFTLR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_RXFTLR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_RXFTLR_ADDR  ALT_SPIM_RXFTLR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_TXFLR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_TXFLR_ADDR  ALT_SPIM_TXFLR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_RXFLR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_RXFLR_ADDR  ALT_SPIM_RXFLR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_SR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_SR_ADDR  ALT_SPIM_SR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_IMR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_IMR_ADDR  ALT_SPIM_IMR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_ISR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_ISR_ADDR  ALT_SPIM_ISR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_RISR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_RISR_ADDR  ALT_SPIM_RISR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_TXOICR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_TXOICR_ADDR  ALT_SPIM_TXOICR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_RXOICR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_RXOICR_ADDR  ALT_SPIM_RXOICR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_RXUICR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_RXUICR_ADDR  ALT_SPIM_RXUICR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_MSTICR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_MSTICR_ADDR  ALT_SPIM_MSTICR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_ICR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_ICR_ADDR  ALT_SPIM_ICR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DMACR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DMACR_ADDR  ALT_SPIM_DMACR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DMATDLR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DMATDLR_ADDR  ALT_SPIM_DMATDLR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DMARDLR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DMARDLR_ADDR  ALT_SPIM_DMARDLR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_IDR register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_IDR_ADDR  ALT_SPIM_IDR_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_SSI_VERSION_ID register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_SSI_VERSION_ID_ADDR  ALT_SPIM_SSI_VERSION_ID_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR0 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR0_ADDR  ALT_SPIM_DR0_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR1 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR1_ADDR  ALT_SPIM_DR1_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR2 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR2_ADDR  ALT_SPIM_DR2_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR3 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR3_ADDR  ALT_SPIM_DR3_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR4 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR4_ADDR  ALT_SPIM_DR4_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR5 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR5_ADDR  ALT_SPIM_DR5_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR6 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR6_ADDR  ALT_SPIM_DR6_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR7 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR7_ADDR  ALT_SPIM_DR7_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR8 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR8_ADDR  ALT_SPIM_DR8_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR9 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR9_ADDR  ALT_SPIM_DR9_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR10 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR10_ADDR  ALT_SPIM_DR10_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR11 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR11_ADDR  ALT_SPIM_DR11_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR12 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR12_ADDR  ALT_SPIM_DR12_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR13 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR13_ADDR  ALT_SPIM_DR13_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR14 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR14_ADDR  ALT_SPIM_DR14_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR15 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR15_ADDR  ALT_SPIM_DR15_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR16 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR16_ADDR  ALT_SPIM_DR16_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR17 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR17_ADDR  ALT_SPIM_DR17_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR18 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR18_ADDR  ALT_SPIM_DR18_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR19 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR19_ADDR  ALT_SPIM_DR19_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR20 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR20_ADDR  ALT_SPIM_DR20_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR21 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR21_ADDR  ALT_SPIM_DR21_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR22 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR22_ADDR  ALT_SPIM_DR22_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR23 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR23_ADDR  ALT_SPIM_DR23_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR24 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR24_ADDR  ALT_SPIM_DR24_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR25 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR25_ADDR  ALT_SPIM_DR25_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR26 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR26_ADDR  ALT_SPIM_DR26_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR27 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR27_ADDR  ALT_SPIM_DR27_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR28 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR28_ADDR  ALT_SPIM_DR28_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR29 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR29_ADDR  ALT_SPIM_DR29_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR30 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR30_ADDR  ALT_SPIM_DR30_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR31 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR31_ADDR  ALT_SPIM_DR31_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR32 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR32_ADDR  ALT_SPIM_DR32_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR33 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR33_ADDR  ALT_SPIM_DR33_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR34 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR34_ADDR  ALT_SPIM_DR34_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_DR35 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_DR35_ADDR  ALT_SPIM_DR35_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_RX_SAMPLE_DLY register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_RX_SAMPLE_DLY_ADDR  ALT_SPIM_RX_SAMPLE_DLY_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_RSVD_1 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_RSVD_1_ADDR  ALT_SPIM_RSVD_1_ADDR(ALT_SPIM0_ADDR)
/* The address of the ALT_SPIM_RSVD_2 register for the ALT_SPIM0 instance. */
#define ALT_SPIM0_RSVD_2_ADDR  ALT_SPIM_RSVD_2_ADDR(ALT_SPIM0_ADDR)
/* The base address byte offset for the start of the ALT_SPIM0 component. */
#define ALT_SPIM0_OFST        0xffda4000
/* The start address of the ALT_SPIM0 component. */
#define ALT_SPIM0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SPIM0_OFST))
/* The lower bound address range of the ALT_SPIM0 component. */
#define ALT_SPIM0_LB_ADDR     ALT_SPIM0_ADDR
/* The upper bound address range of the ALT_SPIM0 component. */
#define ALT_SPIM0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SPIM0_ADDR) + 0x100) - 1))


/*
 * Component Instance : spim1
 * 
 * Instance spim1 of component ALT_SPIM.
 * 
 * 
 */
/* The address of the ALT_SPIM_CTRLR0 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_CTRLR0_ADDR  ALT_SPIM_CTRLR0_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_CTRLR1 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_CTRLR1_ADDR  ALT_SPIM_CTRLR1_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_SSIENR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_SSIENR_ADDR  ALT_SPIM_SSIENR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_MWCR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_MWCR_ADDR  ALT_SPIM_MWCR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_SER register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_SER_ADDR  ALT_SPIM_SER_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_BAUDR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_BAUDR_ADDR  ALT_SPIM_BAUDR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_TXFTLR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_TXFTLR_ADDR  ALT_SPIM_TXFTLR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_RXFTLR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_RXFTLR_ADDR  ALT_SPIM_RXFTLR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_TXFLR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_TXFLR_ADDR  ALT_SPIM_TXFLR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_RXFLR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_RXFLR_ADDR  ALT_SPIM_RXFLR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_SR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_SR_ADDR  ALT_SPIM_SR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_IMR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_IMR_ADDR  ALT_SPIM_IMR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_ISR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_ISR_ADDR  ALT_SPIM_ISR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_RISR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_RISR_ADDR  ALT_SPIM_RISR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_TXOICR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_TXOICR_ADDR  ALT_SPIM_TXOICR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_RXOICR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_RXOICR_ADDR  ALT_SPIM_RXOICR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_RXUICR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_RXUICR_ADDR  ALT_SPIM_RXUICR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_MSTICR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_MSTICR_ADDR  ALT_SPIM_MSTICR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_ICR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_ICR_ADDR  ALT_SPIM_ICR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DMACR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DMACR_ADDR  ALT_SPIM_DMACR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DMATDLR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DMATDLR_ADDR  ALT_SPIM_DMATDLR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DMARDLR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DMARDLR_ADDR  ALT_SPIM_DMARDLR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_IDR register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_IDR_ADDR  ALT_SPIM_IDR_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_SSI_VERSION_ID register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_SSI_VERSION_ID_ADDR  ALT_SPIM_SSI_VERSION_ID_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR0 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR0_ADDR  ALT_SPIM_DR0_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR1 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR1_ADDR  ALT_SPIM_DR1_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR2 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR2_ADDR  ALT_SPIM_DR2_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR3 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR3_ADDR  ALT_SPIM_DR3_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR4 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR4_ADDR  ALT_SPIM_DR4_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR5 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR5_ADDR  ALT_SPIM_DR5_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR6 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR6_ADDR  ALT_SPIM_DR6_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR7 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR7_ADDR  ALT_SPIM_DR7_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR8 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR8_ADDR  ALT_SPIM_DR8_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR9 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR9_ADDR  ALT_SPIM_DR9_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR10 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR10_ADDR  ALT_SPIM_DR10_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR11 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR11_ADDR  ALT_SPIM_DR11_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR12 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR12_ADDR  ALT_SPIM_DR12_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR13 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR13_ADDR  ALT_SPIM_DR13_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR14 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR14_ADDR  ALT_SPIM_DR14_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR15 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR15_ADDR  ALT_SPIM_DR15_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR16 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR16_ADDR  ALT_SPIM_DR16_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR17 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR17_ADDR  ALT_SPIM_DR17_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR18 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR18_ADDR  ALT_SPIM_DR18_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR19 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR19_ADDR  ALT_SPIM_DR19_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR20 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR20_ADDR  ALT_SPIM_DR20_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR21 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR21_ADDR  ALT_SPIM_DR21_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR22 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR22_ADDR  ALT_SPIM_DR22_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR23 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR23_ADDR  ALT_SPIM_DR23_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR24 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR24_ADDR  ALT_SPIM_DR24_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR25 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR25_ADDR  ALT_SPIM_DR25_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR26 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR26_ADDR  ALT_SPIM_DR26_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR27 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR27_ADDR  ALT_SPIM_DR27_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR28 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR28_ADDR  ALT_SPIM_DR28_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR29 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR29_ADDR  ALT_SPIM_DR29_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR30 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR30_ADDR  ALT_SPIM_DR30_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR31 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR31_ADDR  ALT_SPIM_DR31_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR32 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR32_ADDR  ALT_SPIM_DR32_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR33 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR33_ADDR  ALT_SPIM_DR33_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR34 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR34_ADDR  ALT_SPIM_DR34_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_DR35 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_DR35_ADDR  ALT_SPIM_DR35_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_RX_SAMPLE_DLY register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_RX_SAMPLE_DLY_ADDR  ALT_SPIM_RX_SAMPLE_DLY_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_RSVD_1 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_RSVD_1_ADDR  ALT_SPIM_RSVD_1_ADDR(ALT_SPIM1_ADDR)
/* The address of the ALT_SPIM_RSVD_2 register for the ALT_SPIM1 instance. */
#define ALT_SPIM1_RSVD_2_ADDR  ALT_SPIM_RSVD_2_ADDR(ALT_SPIM1_ADDR)
/* The base address byte offset for the start of the ALT_SPIM1 component. */
#define ALT_SPIM1_OFST        0xffda5000
/* The start address of the ALT_SPIM1 component. */
#define ALT_SPIM1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SPIM1_OFST))
/* The lower bound address range of the ALT_SPIM1 component. */
#define ALT_SPIM1_LB_ADDR     ALT_SPIM1_ADDR
/* The upper bound address range of the ALT_SPIM1 component. */
#define ALT_SPIM1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SPIM1_ADDR) + 0x100) - 1))


/*
 * Component Instance : ocram
 * 
 * Instance ocram of component ALT_OCRAM.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_OCRAM component. */
#define ALT_OCRAM_OFST        0xffe00000
/* The start address of the ALT_OCRAM component. */
#define ALT_OCRAM_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_OCRAM_OFST))
/* The lower bound address range of the ALT_OCRAM component. */
#define ALT_OCRAM_LB_ADDR     ALT_OCRAM_ADDR
/* The upper bound address range of the ALT_OCRAM component. */
#define ALT_OCRAM_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_OCRAM_ADDR) + 0x40000) - 1))


/*
 * Component Instance : gic_dist
 * 
 * Instance gic_dist of component ALT_GIC_DIST.
 * 
 * 
 */
/* The address of the ALT_GIC_DIST_GICD_CTLR register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_CTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_CTLR_OFST))
/* The address of the ALT_GIC_DIST_GICD_TYPER register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_TYPER_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_TYPER_OFST))
/* The address of the ALT_GIC_DIST_GICD_IIDR register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IIDR_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR3_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR4_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR5_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR6_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR7_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR8_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR9_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR10_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR11_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR12_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR13_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR14_OFST))
/* The address of the ALT_GIC_DIST_GICD_IGROUPR15 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IGROUPR15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IGROUPR15_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER0_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER1_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER2_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER3_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER4_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER5_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER6_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER7_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER8_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER9_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER10_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER11_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER12_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER13_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER14_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISENABLER15 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISENABLER15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISENABLER15_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER0_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER1_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER2_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER3_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER4_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER5_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER6_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER7_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER8_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER9_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER10_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER11_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER12_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER13_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER14_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICENABLER15 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICENABLER15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICENABLER15_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR3_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR4_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR5_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR6_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR7_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR8_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR9_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR10_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR11_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR12_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR13_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR14_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISPENDR15 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISPENDR15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISPENDR15_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR3_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR4_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR5_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR6_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR7_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR8_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR9_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR10_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR11_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR12_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR13_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR14_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICPENDR15 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICPENDR15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICPENDR15_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER0_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER1_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER2_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER3_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER4_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER5_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER6_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER7_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER8_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER9_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER10_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER11_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER12_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER13_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER14_OFST))
/* The address of the ALT_GIC_DIST_GICD_ISACTIVER15 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ISACTIVER15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ISACTIVER15_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER0_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER1_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER2_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER3_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER4_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER5_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER6_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER7_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER8_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER9_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER10_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER11_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER12_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER13_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER14_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICACTIVER15 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICACTIVER15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICACTIVER15_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR3_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR4_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR5_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR6_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR7_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR8_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR9_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR10_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR11_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR12_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR13_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR14_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR15 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR15_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR16 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR16_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR17 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR17_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR18 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR18_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR19 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR19_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR20 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR20_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR20_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR21 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR21_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR21_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR22 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR22_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR22_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR23 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR23_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR23_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR24 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR24_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR24_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR25 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR25_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR25_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR26 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR26_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR26_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR27 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR27_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR27_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR28 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR28_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR28_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR29 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR29_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR29_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR30 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR30_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR30_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR31 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR31_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR31_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR32 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR32_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR32_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR33 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR33_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR33_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR34 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR34_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR34_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR35 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR35_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR35_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR36 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR36_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR36_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR37 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR37_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR37_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR38 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR38_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR38_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR39 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR39_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR39_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR40 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR40_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR40_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR41 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR41_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR41_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR42 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR42_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR42_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR43 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR43_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR43_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR44 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR44_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR44_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR45 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR45_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR45_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR46 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR46_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR46_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR47 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR47_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR47_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR48 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR48_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR48_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR49 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR49_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR49_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR50 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR50_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR50_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR51 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR51_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR51_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR52 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR52_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR52_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR53 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR53_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR53_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR54 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR54_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR54_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR55 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR55_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR55_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR56 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR56_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR56_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR57 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR57_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR57_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR58 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR58_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR58_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR59 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR59_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR59_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR60 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR60_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR60_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR61 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR61_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR61_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR62 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR62_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR62_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR63 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR63_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR63_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR64 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR64_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR64_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR65 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR65_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR65_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR66 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR66_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR66_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR67 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR67_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR67_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR68 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR68_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR68_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR69 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR69_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR69_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR70 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR70_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR70_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR71 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR71_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR71_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR72 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR72_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR72_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR73 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR73_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR73_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR74 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR74_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR74_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR75 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR75_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR75_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR76 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR76_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR76_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR77 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR77_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR77_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR78 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR78_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR78_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR79 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR79_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR79_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR80 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR80_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR80_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR81 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR81_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR81_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR82 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR82_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR82_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR83 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR83_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR83_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR84 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR84_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR84_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR85 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR85_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR85_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR86 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR86_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR86_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR87 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR87_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR87_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR88 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR88_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR88_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR89 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR89_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR89_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR90 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR90_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR90_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR91 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR91_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR91_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR92 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR92_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR92_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR93 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR93_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR93_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR94 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR94_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR94_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR95 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR95_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR95_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR96 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR96_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR96_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR97 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR97_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR97_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR98 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR98_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR98_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR99 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR99_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR99_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR100 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR100_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR100_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR101 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR101_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR101_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR102 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR102_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR102_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR103 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR103_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR103_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR104 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR104_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR104_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR105 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR105_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR105_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR106 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR106_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR106_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR107 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR107_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR107_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR108 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR108_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR108_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR109 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR109_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR109_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR110 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR110_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR110_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR111 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR111_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR111_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR112 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR112_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR112_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR113 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR113_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR113_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR114 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR114_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR114_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR115 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR115_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR115_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR116 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR116_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR116_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR117 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR117_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR117_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR118 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR118_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR118_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR119 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR119_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR119_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR120 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR120_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR120_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR121 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR121_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR121_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR122 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR122_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR122_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR123 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR123_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR123_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR124 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR124_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR124_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR125 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR125_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR125_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR126 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR126_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR126_OFST))
/* The address of the ALT_GIC_DIST_GICD_IPRIORITYR127 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_IPRIORITYR127_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_IPRIORITYR127_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR3_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR4_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR5_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR6_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR7_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR8_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR9_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR10_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR11_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR12_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR13_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR14_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR15 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR15_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR16 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR16_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR17 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR17_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR18 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR18_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR19 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR19_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR20 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR20_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR20_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR21 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR21_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR21_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR22 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR22_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR22_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR23 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR23_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR23_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR24 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR24_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR24_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR25 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR25_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR25_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR26 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR26_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR26_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR27 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR27_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR27_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR28 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR28_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR28_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR29 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR29_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR29_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR30 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR30_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR30_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR31 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR31_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR31_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR32 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR32_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR32_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR33 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR33_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR33_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR34 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR34_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR34_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR35 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR35_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR35_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR36 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR36_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR36_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR37 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR37_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR37_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR38 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR38_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR38_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR39 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR39_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR39_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR40 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR40_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR40_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR41 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR41_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR41_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR42 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR42_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR42_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR43 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR43_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR43_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR44 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR44_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR44_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR45 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR45_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR45_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR46 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR46_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR46_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR47 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR47_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR47_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR48 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR48_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR48_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR49 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR49_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR49_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR50 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR50_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR50_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR51 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR51_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR51_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR52 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR52_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR52_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR53 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR53_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR53_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR54 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR54_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR54_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR55 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR55_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR55_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR56 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR56_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR56_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR57 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR57_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR57_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR58 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR58_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR58_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR59 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR59_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR59_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR60 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR60_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR60_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR61 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR61_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR61_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR62 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR62_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR62_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR63 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR63_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR63_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR64 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR64_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR64_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR65 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR65_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR65_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR66 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR66_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR66_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR67 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR67_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR67_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR68 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR68_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR68_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR69 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR69_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR69_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR70 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR70_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR70_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR71 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR71_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR71_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR72 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR72_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR72_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR73 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR73_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR73_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR74 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR74_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR74_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR75 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR75_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR75_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR76 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR76_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR76_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR77 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR77_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR77_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR78 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR78_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR78_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR79 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR79_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR79_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR80 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR80_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR80_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR81 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR81_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR81_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR82 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR82_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR82_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR83 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR83_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR83_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR84 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR84_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR84_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR85 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR85_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR85_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR86 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR86_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR86_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR87 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR87_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR87_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR88 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR88_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR88_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR89 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR89_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR89_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR90 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR90_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR90_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR91 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR91_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR91_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR92 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR92_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR92_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR93 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR93_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR93_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR94 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR94_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR94_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR95 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR95_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR95_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR96 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR96_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR96_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR97 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR97_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR97_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR98 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR98_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR98_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR99 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR99_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR99_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR100 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR100_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR100_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR101 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR101_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR101_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR102 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR102_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR102_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR103 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR103_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR103_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR104 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR104_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR104_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR105 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR105_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR105_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR106 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR106_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR106_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR107 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR107_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR107_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR108 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR108_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR108_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR109 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR109_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR109_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR110 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR110_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR110_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR111 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR111_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR111_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR112 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR112_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR112_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR113 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR113_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR113_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR114 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR114_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR114_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR115 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR115_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR115_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR116 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR116_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR116_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR117 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR117_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR117_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR118 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR118_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR118_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR119 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR119_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR119_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR120 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR120_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR120_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR121 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR121_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR121_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR122 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR122_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR122_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR123 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR123_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR123_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR124 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR124_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR124_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR125 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR125_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR125_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR126 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR126_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR126_OFST))
/* The address of the ALT_GIC_DIST_GICD_ITARGETSR127 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ITARGETSR127_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ITARGETSR127_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR3_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR4_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR5_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR6_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR7_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR8_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR9_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR10_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR11_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR12_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR13_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR14_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR15 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR15_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR15_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR16 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR16_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR16_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR17 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR17_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR17_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR18 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR18_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR18_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR19 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR19_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR19_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR20 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR20_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR20_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR21 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR21_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR21_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR22 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR22_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR22_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR23 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR23_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR23_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR24 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR24_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR24_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR25 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR25_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR25_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR26 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR26_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR26_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR27 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR27_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR27_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR28 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR28_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR28_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR29 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR29_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR29_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR30 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR30_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR30_OFST))
/* The address of the ALT_GIC_DIST_GICD_ICFGR31 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_ICFGR31_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_ICFGR31_OFST))
/* The address of the ALT_GIC_DIST_GICD_PPISR register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_PPISR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_PPISR_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR3_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR4_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR5_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR6_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR7_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR8 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR8_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR8_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR9 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR9_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR9_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR10 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR10_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR10_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR11 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR11_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR11_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR12 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR12_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR12_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR13 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR13_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR13_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPISR14 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPISR14_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPISR14_OFST))
/* The address of the ALT_GIC_DIST_GICD_SGIR register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SGIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SGIR_OFST))
/* The address of the ALT_GIC_DIST_GICD_CPENDSGIR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_CPENDSGIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_CPENDSGIR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_CPENDSGIR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_CPENDSGIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_CPENDSGIR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_CPENDSGIR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_CPENDSGIR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_CPENDSGIR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_CPENDSGIR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_CPENDSGIR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_CPENDSGIR3_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPENDSGIR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPENDSGIR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPENDSGIR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPENDSGIR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPENDSGIR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPENDSGIR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPENDSGIR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPENDSGIR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPENDSGIR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_SPENDSGIR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_SPENDSGIR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_SPENDSGIR3_OFST))
/* The address of the ALT_GIC_DIST_GICD_PIDR4 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_PIDR4_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_PIDR4_OFST))
/* The address of the ALT_GIC_DIST_GICD_PIDR5 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_PIDR5_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_PIDR5_OFST))
/* The address of the ALT_GIC_DIST_GICD_PIDR6 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_PIDR6_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_PIDR6_OFST))
/* The address of the ALT_GIC_DIST_GICD_PIDR7 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_PIDR7_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_PIDR7_OFST))
/* The address of the ALT_GIC_DIST_GICD_PIDR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_PIDR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_PIDR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_PIDR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_PIDR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_PIDR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_PIDR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_PIDR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_PIDR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_PIDR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_PIDR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_PIDR3_OFST))
/* The address of the ALT_GIC_DIST_GICD_CIDR0 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_CIDR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_CIDR0_OFST))
/* The address of the ALT_GIC_DIST_GICD_CIDR1 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_CIDR1_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_CIDR1_OFST))
/* The address of the ALT_GIC_DIST_GICD_CIDR2 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_CIDR2_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_CIDR2_OFST))
/* The address of the ALT_GIC_DIST_GICD_CIDR3 register for the ALT_GIC_DIST instance. */
#define ALT_GIC_DIST_GICD_CIDR3_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_DIST_ADDR) + ALT_GIC_DIST_GICD_CIDR3_OFST))
/* The base address byte offset for the start of the ALT_GIC_DIST component. */
#define ALT_GIC_DIST_OFST        0xfffc1000
/* The start address of the ALT_GIC_DIST component. */
#define ALT_GIC_DIST_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_DIST_OFST))
/* The lower bound address range of the ALT_GIC_DIST component. */
#define ALT_GIC_DIST_LB_ADDR     ALT_GIC_DIST_ADDR
/* The upper bound address range of the ALT_GIC_DIST component. */
#define ALT_GIC_DIST_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_DIST_ADDR) + 0x1000) - 1))


/*
 * Component Instance : gic_cpuif
 * 
 * Instance gic_cpuif of component ALT_GIC_CPUIF.
 * 
 * 
 */
/* The address of the ALT_GIC_CPUIF_GICC_CTLR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_CTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_CTLR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_PMR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_PMR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_PMR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_BPR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_BPR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_BPR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_IAR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_IAR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_IAR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_EOIR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_EOIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_EOIR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_RPR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_RPR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_RPR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_HPPIR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_HPPIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_HPPIR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_ABPR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_ABPR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_ABPR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_AIAR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_AIAR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_AIAR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_AEOIR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_AEOIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_AEOIR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_AHPPIR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_AHPPIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_AHPPIR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_APR0 register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_APR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_APR0_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_NSAPR0 register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_NSAPR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_NSAPR0_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_IIDR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_IIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_IIDR_OFST))
/* The address of the ALT_GIC_CPUIF_GICC_DIR register for the ALT_GIC_CPUIF instance. */
#define ALT_GIC_CPUIF_GICC_DIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + ALT_GIC_CPUIF_GICC_DIR_OFST))
/* The base address byte offset for the start of the ALT_GIC_CPUIF component. */
#define ALT_GIC_CPUIF_OFST        0xfffc2000
/* The start address of the ALT_GIC_CPUIF component. */
#define ALT_GIC_CPUIF_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_CPUIF_OFST))
/* The lower bound address range of the ALT_GIC_CPUIF component. */
#define ALT_GIC_CPUIF_LB_ADDR     ALT_GIC_CPUIF_ADDR
/* The upper bound address range of the ALT_GIC_CPUIF component. */
#define ALT_GIC_CPUIF_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_CPUIF_ADDR) + 0x2000) - 1))


/*
 * Component Instance : gic_vcpuif_hyp
 * 
 * Instance gic_vcpuif_hyp of component ALT_GIC_VCPUIF.
 * 
 * 
 */
/* The address of the ALT_GIC_VCPUIF_GICH_HCR register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_HCR_ADDR  ALT_GIC_VCPUIF_GICH_HCR_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VTR register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_VTR_ADDR  ALT_GIC_VCPUIF_GICH_VTR_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VMCR register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_VMCR_ADDR  ALT_GIC_VCPUIF_GICH_VMCR_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_MISR register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_MISR_ADDR  ALT_GIC_VCPUIF_GICH_MISR_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_EISR0 register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_EISR0_ADDR  ALT_GIC_VCPUIF_GICH_EISR0_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_ELSR0 register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_ELSR0_ADDR  ALT_GIC_VCPUIF_GICH_ELSR0_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_APR0 register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_APR0_ADDR  ALT_GIC_VCPUIF_GICH_APR0_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR0 register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_LR0_ADDR  ALT_GIC_VCPUIF_GICH_LR0_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR1 register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_LR1_ADDR  ALT_GIC_VCPUIF_GICH_LR1_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR2 register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_LR2_ADDR  ALT_GIC_VCPUIF_GICH_LR2_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR3 register for the ALT_GIC_VCPUIF_HYP instance. */
#define ALT_GIC_VCPUIF_HYP_GICH_LR3_ADDR  ALT_GIC_VCPUIF_GICH_LR3_ADDR(ALT_GIC_VCPUIF_HYP_ADDR)
/* The base address byte offset for the start of the ALT_GIC_VCPUIF_HYP component. */
#define ALT_GIC_VCPUIF_HYP_OFST        0xfffc4000
/* The start address of the ALT_GIC_VCPUIF_HYP component. */
#define ALT_GIC_VCPUIF_HYP_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_VCPUIF_HYP_OFST))
/* The lower bound address range of the ALT_GIC_VCPUIF_HYP component. */
#define ALT_GIC_VCPUIF_HYP_LB_ADDR     ALT_GIC_VCPUIF_HYP_ADDR
/* The upper bound address range of the ALT_GIC_VCPUIF_HYP component. */
#define ALT_GIC_VCPUIF_HYP_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_ADDR) + 0x200) - 1))


/*
 * Component Instance : gic_vcpuif_hyp_alias0
 * 
 * Instance gic_vcpuif_hyp_alias0 of component ALT_GIC_VCPUIF.
 * 
 * 
 */
/* The address of the ALT_GIC_VCPUIF_GICH_HCR register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_HCR_ADDR  ALT_GIC_VCPUIF_GICH_HCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VTR register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_VTR_ADDR  ALT_GIC_VCPUIF_GICH_VTR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VMCR register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_VMCR_ADDR  ALT_GIC_VCPUIF_GICH_VMCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_MISR register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_MISR_ADDR  ALT_GIC_VCPUIF_GICH_MISR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_EISR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_EISR0_ADDR  ALT_GIC_VCPUIF_GICH_EISR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_ELSR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_ELSR0_ADDR  ALT_GIC_VCPUIF_GICH_ELSR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_APR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_APR0_ADDR  ALT_GIC_VCPUIF_GICH_APR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_LR0_ADDR  ALT_GIC_VCPUIF_GICH_LR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR1 register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_LR1_ADDR  ALT_GIC_VCPUIF_GICH_LR1_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR2 register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_LR2_ADDR  ALT_GIC_VCPUIF_GICH_LR2_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR3 register for the ALT_GIC_VCPUIF_HYP_ALIAS0 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_GICH_LR3_ADDR  ALT_GIC_VCPUIF_GICH_LR3_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR)
/* The base address byte offset for the start of the ALT_GIC_VCPUIF_HYP_ALIAS0 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_OFST        0xfffc5000
/* The start address of the ALT_GIC_VCPUIF_HYP_ALIAS0 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_VCPUIF_HYP_ALIAS0_OFST))
/* The lower bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS0 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_LB_ADDR     ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR
/* The upper bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS0 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS0_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_ALIAS0_ADDR) + 0x200) - 1))


/*
 * Component Instance : gic_vcpuif_hyp_alias1
 * 
 * Instance gic_vcpuif_hyp_alias1 of component ALT_GIC_VCPUIF.
 * 
 * 
 */
/* The address of the ALT_GIC_VCPUIF_GICH_HCR register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_HCR_ADDR  ALT_GIC_VCPUIF_GICH_HCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VTR register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_VTR_ADDR  ALT_GIC_VCPUIF_GICH_VTR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VMCR register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_VMCR_ADDR  ALT_GIC_VCPUIF_GICH_VMCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_MISR register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_MISR_ADDR  ALT_GIC_VCPUIF_GICH_MISR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_EISR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_EISR0_ADDR  ALT_GIC_VCPUIF_GICH_EISR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_ELSR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_ELSR0_ADDR  ALT_GIC_VCPUIF_GICH_ELSR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_APR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_APR0_ADDR  ALT_GIC_VCPUIF_GICH_APR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_LR0_ADDR  ALT_GIC_VCPUIF_GICH_LR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR1 register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_LR1_ADDR  ALT_GIC_VCPUIF_GICH_LR1_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR2 register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_LR2_ADDR  ALT_GIC_VCPUIF_GICH_LR2_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR3 register for the ALT_GIC_VCPUIF_HYP_ALIAS1 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_GICH_LR3_ADDR  ALT_GIC_VCPUIF_GICH_LR3_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR)
/* The base address byte offset for the start of the ALT_GIC_VCPUIF_HYP_ALIAS1 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_OFST        0xfffc5200
/* The start address of the ALT_GIC_VCPUIF_HYP_ALIAS1 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_VCPUIF_HYP_ALIAS1_OFST))
/* The lower bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS1 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_LB_ADDR     ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR
/* The upper bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS1 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_ALIAS1_ADDR) + 0x200) - 1))


/*
 * Component Instance : gic_vcpuif_hyp_alias2
 * 
 * Instance gic_vcpuif_hyp_alias2 of component ALT_GIC_VCPUIF.
 * 
 * 
 */
/* The address of the ALT_GIC_VCPUIF_GICH_HCR register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_HCR_ADDR  ALT_GIC_VCPUIF_GICH_HCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VTR register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_VTR_ADDR  ALT_GIC_VCPUIF_GICH_VTR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VMCR register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_VMCR_ADDR  ALT_GIC_VCPUIF_GICH_VMCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_MISR register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_MISR_ADDR  ALT_GIC_VCPUIF_GICH_MISR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_EISR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_EISR0_ADDR  ALT_GIC_VCPUIF_GICH_EISR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_ELSR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_ELSR0_ADDR  ALT_GIC_VCPUIF_GICH_ELSR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_APR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_APR0_ADDR  ALT_GIC_VCPUIF_GICH_APR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_LR0_ADDR  ALT_GIC_VCPUIF_GICH_LR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR1 register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_LR1_ADDR  ALT_GIC_VCPUIF_GICH_LR1_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR2 register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_LR2_ADDR  ALT_GIC_VCPUIF_GICH_LR2_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR3 register for the ALT_GIC_VCPUIF_HYP_ALIAS2 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_GICH_LR3_ADDR  ALT_GIC_VCPUIF_GICH_LR3_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR)
/* The base address byte offset for the start of the ALT_GIC_VCPUIF_HYP_ALIAS2 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_OFST        0xfffc5400
/* The start address of the ALT_GIC_VCPUIF_HYP_ALIAS2 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_VCPUIF_HYP_ALIAS2_OFST))
/* The lower bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS2 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_LB_ADDR     ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR
/* The upper bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS2 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS2_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_ALIAS2_ADDR) + 0x200) - 1))


/*
 * Component Instance : gic_vcpuif_hyp_alias3
 * 
 * Instance gic_vcpuif_hyp_alias3 of component ALT_GIC_VCPUIF.
 * 
 * 
 */
/* The address of the ALT_GIC_VCPUIF_GICH_HCR register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_HCR_ADDR  ALT_GIC_VCPUIF_GICH_HCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VTR register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_VTR_ADDR  ALT_GIC_VCPUIF_GICH_VTR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VMCR register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_VMCR_ADDR  ALT_GIC_VCPUIF_GICH_VMCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_MISR register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_MISR_ADDR  ALT_GIC_VCPUIF_GICH_MISR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_EISR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_EISR0_ADDR  ALT_GIC_VCPUIF_GICH_EISR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_ELSR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_ELSR0_ADDR  ALT_GIC_VCPUIF_GICH_ELSR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_APR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_APR0_ADDR  ALT_GIC_VCPUIF_GICH_APR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_LR0_ADDR  ALT_GIC_VCPUIF_GICH_LR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR1 register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_LR1_ADDR  ALT_GIC_VCPUIF_GICH_LR1_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR2 register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_LR2_ADDR  ALT_GIC_VCPUIF_GICH_LR2_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR3 register for the ALT_GIC_VCPUIF_HYP_ALIAS3 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_GICH_LR3_ADDR  ALT_GIC_VCPUIF_GICH_LR3_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR)
/* The base address byte offset for the start of the ALT_GIC_VCPUIF_HYP_ALIAS3 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_OFST        0xfffc5600
/* The start address of the ALT_GIC_VCPUIF_HYP_ALIAS3 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_VCPUIF_HYP_ALIAS3_OFST))
/* The lower bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS3 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_LB_ADDR     ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR
/* The upper bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS3 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS3_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_ALIAS3_ADDR) + 0x200) - 1))


/*
 * Component Instance : gic_vcpuif_hyp_alias4
 * 
 * Instance gic_vcpuif_hyp_alias4 of component ALT_GIC_VCPUIF.
 * 
 * 
 */
/* The address of the ALT_GIC_VCPUIF_GICH_HCR register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_HCR_ADDR  ALT_GIC_VCPUIF_GICH_HCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VTR register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_VTR_ADDR  ALT_GIC_VCPUIF_GICH_VTR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VMCR register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_VMCR_ADDR  ALT_GIC_VCPUIF_GICH_VMCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_MISR register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_MISR_ADDR  ALT_GIC_VCPUIF_GICH_MISR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_EISR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_EISR0_ADDR  ALT_GIC_VCPUIF_GICH_EISR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_ELSR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_ELSR0_ADDR  ALT_GIC_VCPUIF_GICH_ELSR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_APR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_APR0_ADDR  ALT_GIC_VCPUIF_GICH_APR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_LR0_ADDR  ALT_GIC_VCPUIF_GICH_LR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR1 register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_LR1_ADDR  ALT_GIC_VCPUIF_GICH_LR1_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR2 register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_LR2_ADDR  ALT_GIC_VCPUIF_GICH_LR2_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR3 register for the ALT_GIC_VCPUIF_HYP_ALIAS4 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_GICH_LR3_ADDR  ALT_GIC_VCPUIF_GICH_LR3_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR)
/* The base address byte offset for the start of the ALT_GIC_VCPUIF_HYP_ALIAS4 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_OFST        0xfffc5800
/* The start address of the ALT_GIC_VCPUIF_HYP_ALIAS4 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_VCPUIF_HYP_ALIAS4_OFST))
/* The lower bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS4 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_LB_ADDR     ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR
/* The upper bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS4 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS4_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_ALIAS4_ADDR) + 0x200) - 1))


/*
 * Component Instance : gic_vcpuif_hyp_alias5
 * 
 * Instance gic_vcpuif_hyp_alias5 of component ALT_GIC_VCPUIF.
 * 
 * 
 */
/* The address of the ALT_GIC_VCPUIF_GICH_HCR register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_HCR_ADDR  ALT_GIC_VCPUIF_GICH_HCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VTR register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_VTR_ADDR  ALT_GIC_VCPUIF_GICH_VTR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VMCR register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_VMCR_ADDR  ALT_GIC_VCPUIF_GICH_VMCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_MISR register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_MISR_ADDR  ALT_GIC_VCPUIF_GICH_MISR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_EISR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_EISR0_ADDR  ALT_GIC_VCPUIF_GICH_EISR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_ELSR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_ELSR0_ADDR  ALT_GIC_VCPUIF_GICH_ELSR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_APR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_APR0_ADDR  ALT_GIC_VCPUIF_GICH_APR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_LR0_ADDR  ALT_GIC_VCPUIF_GICH_LR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR1 register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_LR1_ADDR  ALT_GIC_VCPUIF_GICH_LR1_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR2 register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_LR2_ADDR  ALT_GIC_VCPUIF_GICH_LR2_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR3 register for the ALT_GIC_VCPUIF_HYP_ALIAS5 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_GICH_LR3_ADDR  ALT_GIC_VCPUIF_GICH_LR3_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR)
/* The base address byte offset for the start of the ALT_GIC_VCPUIF_HYP_ALIAS5 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_OFST        0xfffc5a00
/* The start address of the ALT_GIC_VCPUIF_HYP_ALIAS5 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_VCPUIF_HYP_ALIAS5_OFST))
/* The lower bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS5 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_LB_ADDR     ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR
/* The upper bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS5 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS5_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_ALIAS5_ADDR) + 0x200) - 1))


/*
 * Component Instance : gic_vcpuif_hyp_alias6
 * 
 * Instance gic_vcpuif_hyp_alias6 of component ALT_GIC_VCPUIF.
 * 
 * 
 */
/* The address of the ALT_GIC_VCPUIF_GICH_HCR register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_HCR_ADDR  ALT_GIC_VCPUIF_GICH_HCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VTR register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_VTR_ADDR  ALT_GIC_VCPUIF_GICH_VTR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VMCR register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_VMCR_ADDR  ALT_GIC_VCPUIF_GICH_VMCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_MISR register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_MISR_ADDR  ALT_GIC_VCPUIF_GICH_MISR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_EISR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_EISR0_ADDR  ALT_GIC_VCPUIF_GICH_EISR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_ELSR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_ELSR0_ADDR  ALT_GIC_VCPUIF_GICH_ELSR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_APR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_APR0_ADDR  ALT_GIC_VCPUIF_GICH_APR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_LR0_ADDR  ALT_GIC_VCPUIF_GICH_LR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR1 register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_LR1_ADDR  ALT_GIC_VCPUIF_GICH_LR1_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR2 register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_LR2_ADDR  ALT_GIC_VCPUIF_GICH_LR2_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR3 register for the ALT_GIC_VCPUIF_HYP_ALIAS6 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_GICH_LR3_ADDR  ALT_GIC_VCPUIF_GICH_LR3_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR)
/* The base address byte offset for the start of the ALT_GIC_VCPUIF_HYP_ALIAS6 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_OFST        0xfffc5c00
/* The start address of the ALT_GIC_VCPUIF_HYP_ALIAS6 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_VCPUIF_HYP_ALIAS6_OFST))
/* The lower bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS6 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_LB_ADDR     ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR
/* The upper bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS6 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS6_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_ALIAS6_ADDR) + 0x200) - 1))


/*
 * Component Instance : gic_vcpuif_hyp_alias7
 * 
 * Instance gic_vcpuif_hyp_alias7 of component ALT_GIC_VCPUIF.
 * 
 * 
 */
/* The address of the ALT_GIC_VCPUIF_GICH_HCR register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_HCR_ADDR  ALT_GIC_VCPUIF_GICH_HCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VTR register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_VTR_ADDR  ALT_GIC_VCPUIF_GICH_VTR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_VMCR register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_VMCR_ADDR  ALT_GIC_VCPUIF_GICH_VMCR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_MISR register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_MISR_ADDR  ALT_GIC_VCPUIF_GICH_MISR_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_EISR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_EISR0_ADDR  ALT_GIC_VCPUIF_GICH_EISR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_ELSR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_ELSR0_ADDR  ALT_GIC_VCPUIF_GICH_ELSR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_APR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_APR0_ADDR  ALT_GIC_VCPUIF_GICH_APR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR0 register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_LR0_ADDR  ALT_GIC_VCPUIF_GICH_LR0_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR1 register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_LR1_ADDR  ALT_GIC_VCPUIF_GICH_LR1_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR2 register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_LR2_ADDR  ALT_GIC_VCPUIF_GICH_LR2_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The address of the ALT_GIC_VCPUIF_GICH_LR3 register for the ALT_GIC_VCPUIF_HYP_ALIAS7 instance. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_GICH_LR3_ADDR  ALT_GIC_VCPUIF_GICH_LR3_ADDR(ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR)
/* The base address byte offset for the start of the ALT_GIC_VCPUIF_HYP_ALIAS7 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_OFST        0xfffc5e00
/* The start address of the ALT_GIC_VCPUIF_HYP_ALIAS7 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_VCPUIF_HYP_ALIAS7_OFST))
/* The lower bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS7 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_LB_ADDR     ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR
/* The upper bound address range of the ALT_GIC_VCPUIF_HYP_ALIAS7 component. */
#define ALT_GIC_VCPUIF_HYP_ALIAS7_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_ALIAS7_ADDR) + 0x200) - 1))


/*
 * Component Instance : gic_vcpuif_hyp_vm
 * 
 * Instance gic_vcpuif_hyp_vm of component ALT_GIC_VCPUIF_HYP_VM.
 * 
 * 
 */
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_CTLR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_CTLR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_CTLR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_PMR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_PMR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_PMR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_BPR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_BPR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_BPR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_IAR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_IAR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_IAR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_EOIR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_EOIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_EOIR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_RPR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_RPR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_RPR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_HPPIR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_HPPIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_HPPIR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_ABPR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_ABPR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_ABPR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_AIAR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_AIAR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_AIAR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_AEOIR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_AEOIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_AEOIR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_AHPPIR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_AHPPIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_AHPPIR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_APR0 register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_APR0_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_APR0_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_IIDR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_IIDR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_IIDR_OFST))
/* The address of the ALT_GIC_VCPUIF_HYP_VM_GICV_DIR register for the ALT_GIC_VCPUIF_HYP_VM instance. */
#define ALT_GIC_VCPUIF_HYP_VM_GICV_DIR_ADDR  ALT_CAST(void *, (ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + ALT_GIC_VCPUIF_HYP_VM_GICV_DIR_OFST))
/* The base address byte offset for the start of the ALT_GIC_VCPUIF_HYP_VM component. */
#define ALT_GIC_VCPUIF_HYP_VM_OFST        0xfffc6000
/* The start address of the ALT_GIC_VCPUIF_HYP_VM component. */
#define ALT_GIC_VCPUIF_HYP_VM_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_GIC_VCPUIF_HYP_VM_OFST))
/* The lower bound address range of the ALT_GIC_VCPUIF_HYP_VM component. */
#define ALT_GIC_VCPUIF_HYP_VM_LB_ADDR     ALT_GIC_VCPUIF_HYP_VM_ADDR
/* The upper bound address range of the ALT_GIC_VCPUIF_HYP_VM component. */
#define ALT_GIC_VCPUIF_HYP_VM_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_GIC_VCPUIF_HYP_VM_ADDR) + 0x2000) - 1))


/*
 * Component Instance : sdram_1
 * 
 * Instance sdram_1 of component ALT_SDRAM.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_SDRAM_1 component. */
#define ALT_SDRAM_1_OFST        0x100000000
/* The start address of the ALT_SDRAM_1 component. */
#define ALT_SDRAM_1_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDRAM_1_OFST))
/* The lower bound address range of the ALT_SDRAM_1 component. */
#define ALT_SDRAM_1_LB_ADDR     ALT_SDRAM_1_ADDR
/* The upper bound address range of the ALT_SDRAM_1 component. */
#define ALT_SDRAM_1_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDRAM_1_ADDR) + 0x1f00000000) - 1))


/*
 * Component Instance : sdram_2
 * 
 * Instance sdram_2 of component ALT_SDRAM.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_SDRAM_2 component. */
#define ALT_SDRAM_2_OFST        0x200000000
/* The start address of the ALT_SDRAM_2 component. */
#define ALT_SDRAM_2_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDRAM_2_OFST))
/* The lower bound address range of the ALT_SDRAM_2 component. */
#define ALT_SDRAM_2_LB_ADDR     ALT_SDRAM_2_ADDR
/* The upper bound address range of the ALT_SDRAM_2 component. */
#define ALT_SDRAM_2_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDRAM_2_ADDR) + 0x1f00000000) - 1))


/*
 * Component Instance : sdram_3
 * 
 * Instance sdram_3 of component ALT_SDRAM.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_SDRAM_3 component. */
#define ALT_SDRAM_3_OFST        0x400000000
/* The start address of the ALT_SDRAM_3 component. */
#define ALT_SDRAM_3_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDRAM_3_OFST))
/* The lower bound address range of the ALT_SDRAM_3 component. */
#define ALT_SDRAM_3_LB_ADDR     ALT_SDRAM_3_ADDR
/* The upper bound address range of the ALT_SDRAM_3 component. */
#define ALT_SDRAM_3_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDRAM_3_ADDR) + 0x1f00000000) - 1))


/*
 * Component Instance : sdram_4
 * 
 * Instance sdram_4 of component ALT_SDRAM.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_SDRAM_4 component. */
#define ALT_SDRAM_4_OFST        0x800000000
/* The start address of the ALT_SDRAM_4 component. */
#define ALT_SDRAM_4_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDRAM_4_OFST))
/* The lower bound address range of the ALT_SDRAM_4 component. */
#define ALT_SDRAM_4_LB_ADDR     ALT_SDRAM_4_ADDR
/* The upper bound address range of the ALT_SDRAM_4 component. */
#define ALT_SDRAM_4_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDRAM_4_ADDR) + 0x1f00000000) - 1))


/*
 * Component Instance : sdram_5
 * 
 * Instance sdram_5 of component ALT_SDRAM.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_SDRAM_5 component. */
#define ALT_SDRAM_5_OFST        0x1000000000
/* The start address of the ALT_SDRAM_5 component. */
#define ALT_SDRAM_5_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_SDRAM_5_OFST))
/* The lower bound address range of the ALT_SDRAM_5 component. */
#define ALT_SDRAM_5_LB_ADDR     ALT_SDRAM_5_ADDR
/* The upper bound address range of the ALT_SDRAM_5 component. */
#define ALT_SDRAM_5_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_SDRAM_5_ADDR) + 0x1f00000000) - 1))


/*
 * Component Instance : fpga_bridge_aa64_h2f_1G
 * 
 * Instance fpga_bridge_aa64_h2f_1G of component ALT_FPGA_BRIDGE_H2F_1G.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_FPGA_BRIDGE_AA64_H2F_1G component. */
#define ALT_FPGA_BRIDGE_AA64_H2F_1G_OFST        0x2000000000
/* The start address of the ALT_FPGA_BRIDGE_AA64_H2F_1G component. */
#define ALT_FPGA_BRIDGE_AA64_H2F_1G_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_FPGA_BRIDGE_AA64_H2F_1G_OFST))
/* The lower bound address range of the ALT_FPGA_BRIDGE_AA64_H2F_1G component. */
#define ALT_FPGA_BRIDGE_AA64_H2F_1G_LB_ADDR     ALT_FPGA_BRIDGE_AA64_H2F_1G_ADDR
/* The upper bound address range of the ALT_FPGA_BRIDGE_AA64_H2F_1G component. */
#define ALT_FPGA_BRIDGE_AA64_H2F_1G_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_FPGA_BRIDGE_AA64_H2F_1G_ADDR) + 0x40000000) - 1))


/*
 * Component Instance : fpga_bridge_aa64_h2f_512M
 * 
 * Instance fpga_bridge_aa64_h2f_512M of component ALT_FPGA_BRIDGE_H2F_512M.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_FPGA_BRIDGE_AA64_H2F_512M component. */
#define ALT_FPGA_BRIDGE_AA64_H2F_512M_OFST        0x2040000000
/* The start address of the ALT_FPGA_BRIDGE_AA64_H2F_512M component. */
#define ALT_FPGA_BRIDGE_AA64_H2F_512M_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_FPGA_BRIDGE_AA64_H2F_512M_OFST))
/* The lower bound address range of the ALT_FPGA_BRIDGE_AA64_H2F_512M component. */
#define ALT_FPGA_BRIDGE_AA64_H2F_512M_LB_ADDR     ALT_FPGA_BRIDGE_AA64_H2F_512M_ADDR
/* The upper bound address range of the ALT_FPGA_BRIDGE_AA64_H2F_512M component. */
#define ALT_FPGA_BRIDGE_AA64_H2F_512M_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_FPGA_BRIDGE_AA64_H2F_512M_ADDR) + 0x20000000) - 1))


/*
 * Component Instance : fpga_bridge_h2f_2_5G
 * 
 * Instance fpga_bridge_h2f_2_5G of component ALT_FPGA_BRIDGE_H2F_2_5G.
 * 
 * 
 */
/* The base address byte offset for the start of the ALT_FPGA_BRIDGE_H2F_2_5G component. */
#define ALT_FPGA_BRIDGE_H2F_2_5G_OFST        0x2060000000
/* The start address of the ALT_FPGA_BRIDGE_H2F_2_5G component. */
#define ALT_FPGA_BRIDGE_H2F_2_5G_ADDR        ALT_CAST(void *, (ALT_CAST(char *, ALT_HPS_ADDR) + ALT_FPGA_BRIDGE_H2F_2_5G_OFST))
/* The lower bound address range of the ALT_FPGA_BRIDGE_H2F_2_5G component. */
#define ALT_FPGA_BRIDGE_H2F_2_5G_LB_ADDR     ALT_FPGA_BRIDGE_H2F_2_5G_ADDR
/* The upper bound address range of the ALT_FPGA_BRIDGE_H2F_2_5G component. */
#define ALT_FPGA_BRIDGE_H2F_2_5G_UB_ADDR     ALT_CAST(void *, ((ALT_CAST(char *, ALT_FPGA_BRIDGE_H2F_2_5G_ADDR) + 0xa0000000) - 1))


#ifdef __ASSEMBLY__
#define ALT_CAST(type, ptr)  ptr
#else   /* __ASSEMBLY__ */
#define ALT_CAST(type, ptr)  ((type) (ptr))
#endif  /* __ASSEMBLY__ */
/*
 * Address Space : HPS
 * 
 * Address Map
 * 
 *  Address Range               | Component                              
 * :----------------------------|:----------------------------------------
 *  0x00000000 - 0xffffffff     | ALT_SDRAM_0                            
 *  0x80000000 - 0xbfffffff     | ALT_FPGA_BRIDGE_AA32_H2F_1G            
 *  0xc0000000 - 0xdfffffff     | ALT_FPGA_BRIDGE_AA32_H2F_512M          
 *  0xe0000000 - 0xf6ffffff     | Undefined                              
 *  0xf7000000 - 0xf7049e5f     | ALT_CCU_NOC                            
 *  0xf7049e60 - 0xf7ffffff     | Undefined                              
 *  0xf8000000 - 0xf80003ff     | ALT_MPFE_DDR_MAIN_PRB                  
 *  0xf8000400 - 0xf800047f     | ALT_MPFE_DDR_MAIN_SCHED                
 *  0xf8000480 - 0xf800ffff     | Undefined                              
 *  0xf8010000 - 0xf801018f     | ALT_MPFE_IOHMC                         
 *  0xf8010190 - 0xf8010fff     | Undefined                              
 *  0xf8011000 - 0xf80114ff     | ALT_MPFE_HMC_ADP                       
 *  0xf8011500 - 0xf801ffff     | Undefined                              
 *  0xf8020000 - 0xf80200ff     | ALT_MPFE_FW                            
 *  0xf8020000 - 0xf80200ff     | ALT_SOC_NOC_FW_MPFE_CSR                
 *  0xf8020100 - 0xf80201ff     | ALT_MPFE_DDR_FW                        
 *  0xf8020100 - 0xf80201ff     | ALT_SOC_NOC_FW_DDR_SCR                 
 *  0xf8020200 - 0xf80202ff     | ALT_MPFE_F2SDR0_FW                     
 *  0xf8020200 - 0xf80202ff     | ALT_SOC_NOC_FW_DDR_F2SDR0_SCR          
 *  0xf8020300 - 0xf80203ff     | ALT_MPFE_F2SDR1_FW                     
 *  0xf8020300 - 0xf80203ff     | ALT_SOC_NOC_FW_DDR_F2SDR1_SCR          
 *  0xf8020400 - 0xf80204ff     | ALT_MPFE_F2SDR2_FW                     
 *  0xf8020400 - 0xf80204ff     | ALT_SOC_NOC_FW_DDR_F2SDR2_SCR          
 *  0xf8020500 - 0xf8020fff     | Undefined                              
 *  0xf8021000 - 0xf802107f     | ALT_MPFE_CS_OBS_AT_MAIN_ATBENDPT       
 *  0xf8021080 - 0xf802207f     | Undefined                              
 *  0xf8022080 - 0xf80220ff     | ALT_MPFE_CCU_MEM0_QOS                  
 *  0xf8022100 - 0xf802217f     | ALT_MPFE_F2SDR0_AXI128_QOS             
 *  0xf8022180 - 0xf80221ff     | ALT_MPFE_F2SDR0_AXI32_QOS              
 *  0xf8022200 - 0xf802227f     | ALT_MPFE_F2SDR0_AXI64_QOS              
 *  0xf8022280 - 0xf80222ff     | ALT_MPFE_F2SDR1_AXI128_QOS             
 *  0xf8022300 - 0xf802237f     | ALT_MPFE_F2SDR1_AXI32_QOS              
 *  0xf8022380 - 0xf80223ff     | ALT_MPFE_F2SDR1_AXI64_QOS              
 *  0xf8022400 - 0xf802247f     | ALT_MPFE_F2SDR2_AXI128_QOS             
 *  0xf8022480 - 0xf80224ff     | ALT_MPFE_F2SDR2_AXI32_QOS              
 *  0xf8022500 - 0xf802257f     | ALT_MPFE_F2SDR2_AXI64_QOS              
 *  0xf8022580 - 0xf8023fff     | Undefined                              
 *  0xf8024000 - 0xf80240ff     | ALT_MPFE_F2SDR_MGR_MAIN_SBMGR          
 *  0xf8024100 - 0xf8ffffff     | Undefined                              
 *  0xf9000000 - 0xf91fffff     | ALT_FPGA_BRIDGE_LWH2F                  
 *  0xf9200000 - 0xf9bfffff     | Undefined                              
 *  0xf9c00000 - 0xf9ffffff     | ALT_NOC_CACHE_CLEAN                    
 *  0xfa000000 - 0xfa03ffff     | ALT_SMMU_SECURE                        
 *  0xfa040000 - 0xfbffffff     | Undefined                              
 *  0xfc000000 - 0xfc3fffff     | ALT_CS_STM                             
 *  0xfc400000 - 0xfeffffff     | Undefined                              
 *  0xff000000 - 0xff1fffff     | ALT_CS_DAP_SYSDBG                      
 *  0xff200000 - 0xff7fffff     | Undefined                              
 *  0xff800000 - 0xff80105b     | ALT_EMAC0                              
 *  0xff80105c - 0xff801fff     | Undefined                              
 *  0xff802000 - 0xff80305b     | ALT_EMAC1                              
 *  0xff80305c - 0xff803fff     | Undefined                              
 *  0xff804000 - 0xff80505b     | ALT_EMAC2                              
 *  0xff80505c - 0xff807fff     | Undefined                              
 *  0xff808000 - 0xff8083ff     | ALT_HPS_SDMMC                          
 *  0xff808400 - 0xff8bffff     | Undefined                              
 *  0xff8c0000 - 0xff8c03ff     | ALT_ECC_EMAC0_RX                       
 *  0xff8c0400 - 0xff8c07ff     | ALT_ECC_EMAC0_TX                       
 *  0xff8c0800 - 0xff8c0bff     | ALT_ECC_EMAC1_RX                       
 *  0xff8c0c00 - 0xff8c0fff     | ALT_ECC_EMAC1_TX                       
 *  0xff8c1000 - 0xff8c13ff     | ALT_ECC_EMAC2_RX                       
 *  0xff8c1400 - 0xff8c17ff     | ALT_ECC_EMAC2_TX                       
 *  0xff8c1800 - 0xff8c3fff     | Undefined                              
 *  0xff8c4000 - 0xff8c43ff     | ALT_ECC_USBOTG0                        
 *  0xff8c4400 - 0xff8c47ff     | ALT_ECC_USBOTG1                        
 *  0xff8c4800 - 0xff8c7fff     | Undefined                              
 *  0xff8c8000 - 0xff8c83ff     | ALT_HPS_ECC_NAND_E                     
 *  0xff8c8400 - 0xff8c87ff     | ALT_HPS_ECC_NAND_R                     
 *  0xff8c8800 - 0xff8c8bff     | ALT_HPS_ECC_NAND_W                     
 *  0xff8c8c00 - 0xff8c8fff     | ALT_HPS_ECC_SDMMC                      
 *  0xff8c9000 - 0xff8c93ff     | ALT_ECC_DMAC                           
 *  0xff8c9400 - 0xff8cbfff     | Undefined                              
 *  0xff8cc000 - 0xff8cc3ff     | ALT_ECC_APS_RAM                        
 *  0xff8cc400 - 0xff8cffff     | Undefined                              
 *  0xff8d0000 - 0xff8d00ff     | ALT_SDM_UART                           
 *  0xff8d0100 - 0xff8d01ff     | ALT_SDM_I2C0                           
 *  0xff8d0200 - 0xff8d02ff     | ALT_SDM_I2C1                           
 *  0xff8d0300 - 0xff8d037f     | ALT_SDM_GPIO                           
 *  0xff8d0380 - 0xff8d0fff     | Undefined                              
 *  0xff8d1000 - 0xff8d13ff     | ALT_SDM_SDMMC                          
 *  0xff8d1400 - 0xff8d1fff     | Undefined                              
 *  0xff8d2000 - 0xff8d20ff     | ALT_SDM_QSPI                           
 *  0xff8d2100 - 0xff8fffff     | Undefined                              
 *  0xff900000 - 0xff9fffff     | ALT_SDM_QSPI_DATA                      
 *  0xffa00000 - 0xffa0ffff     | ALT_SDM_NAND_DATA                      
 *  0xffa10000 - 0xffa102b3     | ALT_SDM_NAND_CFG                       
 *  0xffa102b4 - 0xffa102ff     | Undefined                              
 *  0xffa10300 - 0xffa103f3     | ALT_SDM_NAND_PARAM                     
 *  0xffa103f4 - 0xffa103ff     | Undefined                              
 *  0xffa10400 - 0xffa10543     | ALT_SDM_NAND_STATUS                    
 *  0xffa10544 - 0xffa1064f     | Undefined                              
 *  0xffa10650 - 0xffa10663     | ALT_SDM_NAND_ECC                       
 *  0xffa10664 - 0xffa106ff     | Undefined                              
 *  0xffa10700 - 0xffa107d3     | ALT_SDM_NAND_DMA                       
 *  0xffa107d4 - 0xffa1ffff     | Undefined                              
 *  0xffa20000 - 0xffa203ff     | ALT_SDM_ECC_SDMMC                      
 *  0xffa20400 - 0xffa207ff     | Undefined                              
 *  0xffa20800 - 0xffa20bff     | ALT_SDM_ECC_NAND_W                     
 *  0xffa20c00 - 0xffa20fff     | Undefined                              
 *  0xffa21000 - 0xffa213ff     | ALT_SDM_ECC_NAND_R                     
 *  0xffa21400 - 0xffa217ff     | Undefined                              
 *  0xffa21800 - 0xffa21bff     | ALT_SDM_ECC_NAND_E                     
 *  0xffa21c00 - 0xffa21fff     | Undefined                              
 *  0xffa22000 - 0xffa223ff     | ALT_SDM_ECC_QSPI                       
 *  0xffa22400 - 0xffa2ffff     | Undefined                              
 *  0xffa30000 - 0xffa300ff     | ALT_MBOX                               
 *  0xffa30100 - 0xffa303ff     | Undefined                              
 *  0xffa30400 - 0xffa3040b     | ALT_DOORBELL_IN                        
 *  0xffa3040c - 0xffa3047f     | Undefined                              
 *  0xffa30480 - 0xffa3048b     | ALT_DOORBELL_OUT                       
 *  0xffa3048c - 0xffa30fff     | Undefined                              
 *  0xffa31000 - 0xffa3ffff     | ALT_MBOX_STREAM                        
 *  0xffa40000 - 0xffafffff     | Undefined                              
 *  0xffb00000 - 0xffb00eff     | ALT_USB0_INTREG                        
 *  0xffb00f00 - 0xffb00fff     | Undefined                              
 *  0xffb01000 - 0xffb01fff     | ALT_USB0_DFIFO_0                       
 *  0xffb02000 - 0xffb02fff     | ALT_USB0_DFIFO_1                       
 *  0xffb03000 - 0xffb03fff     | ALT_USB0_DFIFO_2                       
 *  0xffb04000 - 0xffb04fff     | ALT_USB0_DFIFO_3                       
 *  0xffb05000 - 0xffb05fff     | ALT_USB0_DFIFO_4                       
 *  0xffb06000 - 0xffb06fff     | ALT_USB0_DFIFO_5                       
 *  0xffb07000 - 0xffb07fff     | ALT_USB0_DFIFO_6                       
 *  0xffb08000 - 0xffb08fff     | ALT_USB0_DFIFO_7                       
 *  0xffb09000 - 0xffb09fff     | ALT_USB0_DFIFO_8                       
 *  0xffb0a000 - 0xffb0afff     | ALT_USB0_DFIFO_9                       
 *  0xffb0b000 - 0xffb0bfff     | ALT_USB0_DFIFO_10                      
 *  0xffb0c000 - 0xffb0cfff     | ALT_USB0_DFIFO_11                      
 *  0xffb0d000 - 0xffb0dfff     | ALT_USB0_DFIFO_12                      
 *  0xffb0e000 - 0xffb0efff     | ALT_USB0_DFIFO_13                      
 *  0xffb0f000 - 0xffb0ffff     | ALT_USB0_DFIFO_14                      
 *  0xffb10000 - 0xffb10fff     | ALT_USB0_DFIFO_15                      
 *  0xffb11000 - 0xffb1ffff     | Undefined                              
 *  0xffb20000 - 0xffb27fff     | ALT_USB0_DFIFO_DA                      
 *  0xffb28000 - 0xffb3ffff     | Undefined                              
 *  0xffb40000 - 0xffb40eff     | ALT_USB1_INTREG                        
 *  0xffb40f00 - 0xffb40fff     | Undefined                              
 *  0xffb41000 - 0xffb41fff     | ALT_USB1_DFIFO_0                       
 *  0xffb42000 - 0xffb42fff     | ALT_USB1_DFIFO_1                       
 *  0xffb43000 - 0xffb43fff     | ALT_USB1_DFIFO_2                       
 *  0xffb44000 - 0xffb44fff     | ALT_USB1_DFIFO_3                       
 *  0xffb45000 - 0xffb45fff     | ALT_USB1_DFIFO_4                       
 *  0xffb46000 - 0xffb46fff     | ALT_USB1_DFIFO_5                       
 *  0xffb47000 - 0xffb47fff     | ALT_USB1_DFIFO_6                       
 *  0xffb48000 - 0xffb48fff     | ALT_USB1_DFIFO_7                       
 *  0xffb49000 - 0xffb49fff     | ALT_USB1_DFIFO_8                       
 *  0xffb4a000 - 0xffb4afff     | ALT_USB1_DFIFO_9                       
 *  0xffb4b000 - 0xffb4bfff     | ALT_USB1_DFIFO_10                      
 *  0xffb4c000 - 0xffb4cfff     | ALT_USB1_DFIFO_11                      
 *  0xffb4d000 - 0xffb4dfff     | ALT_USB1_DFIFO_12                      
 *  0xffb4e000 - 0xffb4efff     | ALT_USB1_DFIFO_13                      
 *  0xffb4f000 - 0xffb4ffff     | ALT_USB1_DFIFO_14                      
 *  0xffb50000 - 0xffb50fff     | ALT_USB1_DFIFO_15                      
 *  0xffb51000 - 0xffb5ffff     | Undefined                              
 *  0xffb60000 - 0xffb67fff     | ALT_USB1_DFIFO_DA                      
 *  0xffb68000 - 0xffb7ffff     | Undefined                              
 *  0xffb80000 - 0xffb802b3     | ALT_HPS_NAND_CFG                       
 *  0xffb802b4 - 0xffb802ff     | Undefined                              
 *  0xffb80300 - 0xffb803f3     | ALT_HPS_NAND_PARAM                     
 *  0xffb803f4 - 0xffb803ff     | Undefined                              
 *  0xffb80400 - 0xffb80543     | ALT_HPS_NAND_STATUS                    
 *  0xffb80544 - 0xffb8064f     | Undefined                              
 *  0xffb80650 - 0xffb80663     | ALT_HPS_NAND_ECC                       
 *  0xffb80664 - 0xffb806ff     | Undefined                              
 *  0xffb80700 - 0xffb807d3     | ALT_HPS_NAND_DMA                       
 *  0xffb807d4 - 0xffb8ffff     | Undefined                              
 *  0xffb90000 - 0xffb9ffff     | ALT_HPS_NAND_DATA                      
 *  0xffba0000 - 0xffc01fff     | Undefined                              
 *  0xffc02000 - 0xffc020ff     | ALT_UART0                              
 *  0xffc02100 - 0xffc021ff     | ALT_UART1                              
 *  0xffc02200 - 0xffc027ff     | Undefined                              
 *  0xffc02800 - 0xffc028ff     | ALT_I2C0                               
 *  0xffc02900 - 0xffc029ff     | ALT_I2C1                               
 *  0xffc02a00 - 0xffc02aff     | ALT_I2C_EMAC0                          
 *  0xffc02b00 - 0xffc02bff     | ALT_I2C_EMAC1                          
 *  0xffc02c00 - 0xffc02cff     | ALT_I2C_EMAC2                          
 *  0xffc02d00 - 0xffc02fff     | Undefined                              
 *  0xffc03000 - 0xffc030ff     | ALT_TMR_SP0                            
 *  0xffc03100 - 0xffc031ff     | ALT_TMR_SP1                            
 *  0xffc03200 - 0xffc0327f     | ALT_GPIO0                              
 *  0xffc03280 - 0xffc032ff     | Undefined                              
 *  0xffc03300 - 0xffc0337f     | ALT_GPIO1                              
 *  0xffc03380 - 0xffcfffff     | Undefined                              
 *  0xffd00000 - 0xffd000ff     | ALT_TMR_SYS0                           
 *  0xffd00100 - 0xffd001ff     | ALT_TMR_SYS1                           
 *  0xffd00200 - 0xffd002ff     | ALT_WDT0                               
 *  0xffd00300 - 0xffd003ff     | ALT_WDT1                               
 *  0xffd00400 - 0xffd004ff     | ALT_WDT2                               
 *  0xffd00500 - 0xffd005ff     | ALT_WDT3                               
 *  0xffd00600 - 0xffd00fff     | Undefined                              
 *  0xffd01000 - 0xffd01fff     | ALT_CS_GTIMER_RW_SEC                   
 *  0xffd02000 - 0xffd02fff     | ALT_CS_GTIMER_RO_NSEC                  
 *  0xffd03000 - 0xffd0ffff     | Undefined                              
 *  0xffd10000 - 0xffd1002b     | ALT_CLKMGR                             
 *  0xffd1002c - 0xffd1002f     | Undefined                              
 *  0xffd10030 - 0xffd1009f     | ALT_CLKMGR_MAINPLL                     
 *  0xffd100a0 - 0xffd100a3     | Undefined                              
 *  0xffd100a4 - 0xffd10123     | ALT_CLKMGR_PERPLL                      
 *  0xffd10124 - 0xffd10127     | Undefined                              
 *  0xffd10128 - 0xffd10147     | ALT_CLKMGR_ALTERA                      
 *  0xffd10148 - 0xffd10fff     | Undefined                              
 *  0xffd11000 - 0xffd110ff     | ALT_RSTMGR                             
 *  0xffd11100 - 0xffd11fff     | Undefined                              
 *  0xffd12000 - 0xffd124ff     | ALT_SYSMGR_CORE                        
 *  0xffd12500 - 0xffd12fff     | Undefined                              
 *  0xffd13000 - 0xffd13fff     | ALT_PINMUX                             
 *  0xffd14000 - 0xffd20fff     | Undefined                              
 *  0xffd21000 - 0xffd210ff     | ALT_NOC_FW_L4_PER_SCR                  
 *  0xffd21100 - 0xffd211ff     | ALT_NOC_FW_L4_SYS_SCR                  
 *  0xffd21200 - 0xffd212ff     | ALT_NOC_FW_H2F_SCR                     
 *  0xffd21300 - 0xffd213ff     | ALT_NOC_FW_LWH2F_SCR                   
 *  0xffd21400 - 0xffd214ff     | ALT_NOC_FW_TCU_SCR                     
 *  0xffd21500 - 0xffd21fff     | Undefined                              
 *  0xffd22000 - 0xffd2207f     | ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ATBENDPT
 *  0xffd22080 - 0xffd220ff     | ALT_NOC_CCU_IOS_CS_OBS_AT_MAIN_ERRLOG_0
 *  0xffd22100 - 0xffd223ff     | Undefined                              
 *  0xffd22400 - 0xffd227ff     | ALT_NOC_CCU_MAIN_PRB                   
 *  0xffd22800 - 0xffd22bff     | ALT_NOC_CCU_EMAC_MAIN_PRB              
 *  0xffd22c00 - 0xffd22fff     | ALT_NOC_CCU_H2F_MAIN_PRB               
 *  0xffd23000 - 0xffd2307f     | ALT_NOC_CCU_PRB_EMAC_TBU_TRANSTATPROF  
 *  0xffd23080 - 0xffd23fff     | Undefined                              
 *  0xffd24000 - 0xffd2407f     | ALT_NOC_CCU_IOS_CCU_IOS_MAIN_QOS       
 *  0xffd24080 - 0xffd240ff     | ALT_NOC_CCU_IOS_DMA_TBU_M_MAIN_QOS     
 *  0xffd24100 - 0xffd2417f     | ALT_NOC_CCU_IOS_EMAC_TBU_M_MAIN_QOS    
 *  0xffd24180 - 0xffd241ff     | ALT_NOC_CCU_IOS_IO_TBU_M_MAIN_QOS      
 *  0xffd24200 - 0xffd2427f     | ALT_NOC_CCU_IOS_SDM_TBU_M_MAIN_QOS     
 *  0xffd24280 - 0xffd243ff     | Undefined                              
 *  0xffd24400 - 0xffd2447f     | ALT_NOC_CCU_EMAC_TBU_TRANSTATFILT      
 *  0xffd24480 - 0xffd247ff     | Undefined                              
 *  0xffd24800 - 0xffd248ff     | ALT_NOC_FW_MMAP_PRIV                   
 *  0xffd24900 - 0xffd24bff     | Undefined                              
 *  0xffd24c00 - 0xffd24c7f     | ALT_NOC_CCU_L4_LINK_RATE_ADPTR         
 *  0xffd24c80 - 0xffd9ffff     | Undefined                              
 *  0xffda0000 - 0xffda0fff     | ALT_DMA_NONSECURE                      
 *  0xffda1000 - 0xffda1fff     | ALT_DMA_SECURE                         
 *  0xffda2000 - 0xffda20ff     | ALT_SPIS0                              
 *  0xffda2100 - 0xffda2fff     | Undefined                              
 *  0xffda3000 - 0xffda30ff     | ALT_SPIS1                              
 *  0xffda3100 - 0xffda3fff     | Undefined                              
 *  0xffda4000 - 0xffda40ff     | ALT_SPIM0                              
 *  0xffda4100 - 0xffda4fff     | Undefined                              
 *  0xffda5000 - 0xffda50ff     | ALT_SPIM1                              
 *  0xffda5100 - 0xffdfffff     | Undefined                              
 *  0xffe00000 - 0xffe3ffff     | ALT_OCRAM                              
 *  0xffe40000 - 0xfffc0fff     | Undefined                              
 *  0xfffc1000 - 0xfffc1fff     | ALT_GIC_DIST                           
 *  0xfffc2000 - 0xfffc3fff     | ALT_GIC_CPUIF                          
 *  0xfffc4000 - 0xfffc41ff     | ALT_GIC_VCPUIF_HYP                     
 *  0xfffc4200 - 0xfffc4fff     | Undefined                              
 *  0xfffc5000 - 0xfffc51ff     | ALT_GIC_VCPUIF_HYP_ALIAS0              
 *  0xfffc5200 - 0xfffc53ff     | ALT_GIC_VCPUIF_HYP_ALIAS1              
 *  0xfffc5400 - 0xfffc55ff     | ALT_GIC_VCPUIF_HYP_ALIAS2              
 *  0xfffc5600 - 0xfffc57ff     | ALT_GIC_VCPUIF_HYP_ALIAS3              
 *  0xfffc5800 - 0xfffc59ff     | ALT_GIC_VCPUIF_HYP_ALIAS4              
 *  0xfffc5a00 - 0xfffc5bff     | ALT_GIC_VCPUIF_HYP_ALIAS5              
 *  0xfffc5c00 - 0xfffc5dff     | ALT_GIC_VCPUIF_HYP_ALIAS6              
 *  0xfffc5e00 - 0xfffc5fff     | ALT_GIC_VCPUIF_HYP_ALIAS7              
 *  0xfffc6000 - 0xfffc7fff     | ALT_GIC_VCPUIF_HYP_VM                  
 *  0xfffc8000 - 0xffffffff     | Undefined                              
 *  0x100000000 - 0x1fffffffff  | ALT_SDRAM_1                            
 *  0x200000000 - 0x20ffffffff  | ALT_SDRAM_2                            
 *  0x400000000 - 0x22ffffffff  | ALT_SDRAM_3                            
 *  0x800000000 - 0x26ffffffff  | ALT_SDRAM_4                            
 *  0x1000000000 - 0x2effffffff | ALT_SDRAM_5                            
 *  0x2000000000 - 0x203fffffff | ALT_FPGA_BRIDGE_AA64_H2F_1G            
 *  0x2040000000 - 0x205fffffff | ALT_FPGA_BRIDGE_AA64_H2F_512M          
 *  0x2060000000 - 0x20ffffffff | ALT_FPGA_BRIDGE_H2F_2_5G               
 *  0x2100000000 - 0x100000000  | Undefined                              
 */

#ifdef __cplusplus
}
#endif  /* __cplusplus */
#endif  /* __ALT_SOCAL_HPS_H__ */

