{"Tor M. Aamodt": [0, ["A first-order fine-grained multithreaded throughput model", ["Xi E. Chen", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2009.4798270", 12, "hpca", 2009]], "Mainak Chaudhuri": [0, ["PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches", ["Mainak Chaudhuri"], "https://doi.org/10.1109/HPCA.2009.4798258", 12, "hpca", 2009]], "Tsutomu Yoshinaga": [0, ["Prediction router: Yet another low latency on-chip router architecture", ["Hiroki Matsutani", "Michihiro Koibuchi", "Hideharu Amano", "Tsutomu Yoshinaga"], "https://doi.org/10.1109/HPCA.2009.4798274", 12, "hpca", 2009]], "Xi E. Chen": [0, ["A first-order fine-grained multithreaded throughput model", ["Xi E. Chen", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2009.4798270", 12, "hpca", 2009]], "Pablo Abad Fidalgo": [0, ["MRR: Enabling fully adaptive multicast routing for CMP interconnection networks", ["Pablo Abad Fidalgo", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1109/HPCA.2009.4798273", 12, "hpca", 2009]], "Jian Li": [0, ["A novel architecture of the 3D stacked MRAM L2 cache for CMPs", ["Guangyu Sun", "Xiangyu Dong", "Yuan Xie", "Jian Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2009.4798259", 11, "hpca", 2009]], "Eric Rotenberg": [0, ["Architectural Contesting", ["Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2009.4798254", 12, "hpca", 2009]], "Xiuyi Zhou": [0, ["A low-radix and low-diameter 3D interconnection network design", ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2009.4798234", 13, "hpca", 2009]], "Hong Wang": [0.00414914614520967, ["Criticality-based optimizations for efficient load processing", ["Samantika Subramaniam", "Anne Bracy", "Hong Wang", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2009.4798280", 12, "hpca", 2009]], "Anne Bracy": [0, ["Criticality-based optimizations for efficient load processing", ["Samantika Subramaniam", "Anne Bracy", "Hong Wang", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2009.4798280", 12, "hpca", 2009]], "Manu Awasthi": [0, ["Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches", ["Manu Awasthi", "Kshitij Sudan", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/HPCA.2009.4798260", 12, "hpca", 2009]], "Parthasarathy Ranganathan": [0, ["Industrial perspectives panel", ["Parthasarathy Ranganathan"], "https://doi.org/10.1109/HPCA.2009.4798268", 2, "hpca", 2009]], "Pradeep Ramachandran": [0, ["Accurate microarchitecture-level fault modeling for studying hardware faults", ["Man-Lap Li", "Pradeep Ramachandran", "Ulya R. Karpuzcu", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.2009.4798242", 12, "hpca", 2009]], "Asit K. Mishra": [0, ["Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs", ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2009.4798252", 12, "hpca", 2009]], "Yi Xu": [0, ["A low-radix and low-diameter 3D interconnection network design", ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2009.4798234", 13, "hpca", 2009]], "Ulya R. Karpuzcu": [0, ["Accurate microarchitecture-level fault modeling for studying hardware faults", ["Man-Lap Li", "Pradeep Ramachandran", "Ulya R. Karpuzcu", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.2009.4798242", 12, "hpca", 2009], ["Blueshift: Designing processors for timing speculation from the ground up", ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2009.4798256", 12, "hpca", 2009]], "Hugues Berry": [0, ["Reconciling specialization and flexibility through compound circuits", ["Sami Yehia", "Sylvain Girbal", "Hugues Berry", "Olivier Temam"], "https://doi.org/10.1109/HPCA.2009.4798263", 12, "hpca", 2009]], "Amir Roth": [0, ["iCFP: Tolerating all-level cache misses in in-order processors", ["Andrew D. Hilton", "Santosh Nagarakatte", "Amir Roth"], "https://doi.org/10.1109/HPCA.2009.4798281", 12, "hpca", 2009]], "Zehra Sura": [0, ["Design and implementation of software-managed caches for multicores with local memory", ["Sangmin Seo", "Jaejin Lee", "Zehra Sura"], "https://doi.org/10.1109/HPCA.2009.4798237", 12, "hpca", 2009]], "Joel Hestness": [0, ["Express Cube Topologies for on-Chip Interconnects", ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2009.4798251", 12, "hpca", 2009]], "David R. Kaeli": [0, ["Eliminating microarchitectural dependency from Architectural Vulnerability", ["Vilas Sridharan", "David R. Kaeli"], "https://doi.org/10.1109/HPCA.2009.4798243", 12, "hpca", 2009]], "Yu Du": [0, ["A low-radix and low-diameter 3D interconnection network design", ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2009.4798234", 13, "hpca", 2009]], "Boris Grot": [0, ["Express Cube Topologies for on-Chip Interconnects", ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2009.4798251", 12, "hpca", 2009]], "Hong Pan": [0, ["Fast complete memory consistency verification", ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "https://doi.org/10.1109/HPCA.2009.4798276", 12, "hpca", 2009]], "Jean-Pierre Seifert": [0, ["Hardware-software integrated approaches to defend against software cache-based side channel attacks", ["Jingfei Kong", "Onur Aciicmez", "Jean-Pierre Seifert", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2009.4798277", 12, "hpca", 2009]], "Deming Chen": [0, ["Blueshift: Designing processors for timing speculation from the ground up", ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2009.4798256", 12, "hpca", 2009]], "Yiran Chen": [0, ["A novel architecture of the 3D stacked MRAM L2 cache for CMPs", ["Guangyu Sun", "Xiangyu Dong", "Yuan Xie", "Jian Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2009.4798259", 11, "hpca", 2009]], "Lu Peng": [0, ["Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics", ["Lide Duan", "Bin Li", "Lu Peng"], "https://doi.org/10.1109/HPCA.2009.4798244", 12, "hpca", 2009]], "Valeria Bertacco": [0, ["Dacota: Post-silicon validation of the memory subsystem in multi-core designs", ["Andrew DeOrio", "Ilya Wagner", "Valeria Bertacco"], "https://doi.org/10.1109/HPCA.2009.4798278", 12, "hpca", 2009]], "David M. Brooks": [0, ["Voltage emergency prediction: Using signatures to reduce operating margins", ["Vijay Janapa Reddi", "Meeta Sharma Gupta", "Glenn H. Holloway", "Gu-Yeon Wei", "Michael D. Smith", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2009.4798233", 12, "hpca", 2009]], "Manjunath Kudlur": [0, ["Bridging the computation gap between programmable processors and hardwired accelerators", ["Kevin Fan", "Manjunath Kudlur", "Ganesh S. Dasika", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2009.4798266", 10, "hpca", 2009]], "Niket Agarwal": [0, ["In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects", ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1109/HPCA.2009.4798238", 12, "hpca", 2009]], "Samantika Subramaniam": [0, ["Criticality-based optimizations for efficient load processing", ["Samantika Subramaniam", "Anne Bracy", "Hong Wang", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2009.4798280", 12, "hpca", 2009]], "Olivier Temam": [0, ["Reconciling specialization and flexibility through compound circuits", ["Sami Yehia", "Sylvain Girbal", "Hugues Berry", "Olivier Temam"], "https://doi.org/10.1109/HPCA.2009.4798263", 12, "hpca", 2009]], "Basit R. Sheikh": [0, ["CAMP: A technique to estimate per-structure power at run-time using a few simple parameters", ["Michael D. Powell", "Arijit Biswas", "Joel S. Emer", "Shubhendu S. Mukherjee", "Basit R. Sheikh", "Shrirang M. Yardi"], "https://doi.org/10.1109/HPCA.2009.4798264", 12, "hpca", 2009]], "Weiwu Hu": [0, ["Fast complete memory consistency verification", ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "https://doi.org/10.1109/HPCA.2009.4798276", 12, "hpca", 2009]], "Anastasia Ailamaki": [0, ["Practical off-chip meta-data for temporal memory streaming", ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2009.4798239", 12, "hpca", 2009]], "Youtao Zhang": [0, ["A low-radix and low-diameter 3D interconnection network design", ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2009.4798234", 13, "hpca", 2009]], "Jingfei Kong": [3.34146231517618e-10, ["Hardware-software integrated approaches to defend against software cache-based side channel attacks", ["Jingfei Kong", "Onur Aciicmez", "Jean-Pierre Seifert", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2009.4798277", 12, "hpca", 2009]], "Joel S. Emer": [0, ["CAMP: A technique to estimate per-structure power at run-time using a few simple parameters", ["Michael D. Powell", "Arijit Biswas", "Joel S. Emer", "Shubhendu S. Mukherjee", "Basit R. Sheikh", "Shrirang M. Yardi"], "https://doi.org/10.1109/HPCA.2009.4798264", 12, "hpca", 2009]], "Yuan Xie": [0, ["A novel architecture of the 3D stacked MRAM L2 cache for CMPs", ["Guangyu Sun", "Xiangyu Dong", "Yuan Xie", "Jian Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2009.4798259", 11, "hpca", 2009]], "Li-Shiuan Peh": [0, ["In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects", ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1109/HPCA.2009.4798238", 12, "hpca", 2009]], "Andreas Moshovos": [0, ["Practical off-chip meta-data for temporal memory streaming", ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2009.4798239", 12, "hpca", 2009]], "Vilas Sridharan": [0, ["Eliminating microarchitectural dependency from Architectural Vulnerability", ["Vilas Sridharan", "David R. Kaeli"], "https://doi.org/10.1109/HPCA.2009.4798243", 12, "hpca", 2009]], "Glenn H. Holloway": [0, ["Voltage emergency prediction: Using signatures to reduce operating margins", ["Vijay Janapa Reddi", "Meeta Sharma Gupta", "Glenn H. Holloway", "Gu-Yeon Wei", "Michael D. Smith", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2009.4798233", 12, "hpca", 2009]], "Lide Duan": [0, ["Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics", ["Lide Duan", "Bin Li", "Lu Peng"], "https://doi.org/10.1109/HPCA.2009.4798244", 12, "hpca", 2009]], "Calvin Lin": [0, ["Feedback mechanisms for improving probabilistic memory prefetching", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2009.4798282", 12, "hpca", 2009]], "Diana Marculescu": [0, ["Variation-aware dynamic voltage/frequency scaling", ["Sebastian Herbert", "Diana Marculescu"], "https://doi.org/10.1109/HPCA.2009.4798265", 12, "hpca", 2009]], "Onur Mutlu": [0, ["Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems", ["Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2009.4798232", 11, "hpca", 2009], ["Express Cube Topologies for on-Chip Interconnects", ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2009.4798251", 12, "hpca", 2009]], "Ram Huggahalli": [0, ["Characterization of Direct Cache Access on multi-core systems and 10GbE", ["Amit Kumar", "Ram Huggahalli", "Srihari Makineni"], "https://doi.org/10.1109/HPCA.2009.4798271", 12, "hpca", 2009]], "Stephen W. Keckler": [0, ["Express Cube Topologies for on-Chip Interconnects", ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2009.4798251", 12, "hpca", 2009]], "Jeffrey J. Cook": [0, ["Blueshift: Designing processors for timing speculation from the ground up", ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2009.4798256", 12, "hpca", 2009]], "Scott A. Mahlke": [0, ["Bridging the computation gap between programmable processors and hardwired accelerators", ["Kevin Fan", "Manjunath Kudlur", "Ganesh S. Dasika", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2009.4798266", 10, "hpca", 2009]], "James D. Balfour": [0, ["Elastic-buffer flow control for on-chip networks", ["George Michelogiannakis", "James D. Balfour", "William J. Dally"], "https://doi.org/10.1109/HPCA.2009.4798250", 12, "hpca", 2009]], "Valentin Puente": [0, ["MRR: Enabling fully adaptive multicast routing for CMP interconnection networks", ["Pablo Abad Fidalgo", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1109/HPCA.2009.4798273", 12, "hpca", 2009]], "Eiman Ebrahimi": [0, ["Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems", ["Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2009.4798232", 11, "hpca", 2009]], "Michael D. Powell": [0, ["CAMP: A technique to estimate per-structure power at run-time using a few simple parameters", ["Michael D. Powell", "Arijit Biswas", "Joel S. Emer", "Shubhendu S. Mukherjee", "Basit R. Sheikh", "Shrirang M. Yardi"], "https://doi.org/10.1109/HPCA.2009.4798264", 12, "hpca", 2009]], "Ibrahim Hur": [1.264382198939984e-08, ["Feedback mechanisms for improving probabilistic memory prefetching", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/HPCA.2009.4798282", 12, "hpca", 2009]], "Michihiro Koibuchi": [0, ["Prediction router: Yet another low latency on-chip router architecture", ["Hiroki Matsutani", "Michihiro Koibuchi", "Hideharu Amano", "Tsutomu Yoshinaga"], "https://doi.org/10.1109/HPCA.2009.4798274", 12, "hpca", 2009]], "Shrirang M. Yardi": [0, ["CAMP: A technique to estimate per-structure power at run-time using a few simple parameters", ["Michael D. Powell", "Arijit Biswas", "Joel S. Emer", "Shubhendu S. Mukherjee", "Basit R. Sheikh", "Shrirang M. Yardi"], "https://doi.org/10.1109/HPCA.2009.4798264", 12, "hpca", 2009]], "Craig B. Zilles": [0, ["Blueshift: Designing processors for timing speculation from the ground up", ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2009.4798256", 12, "hpca", 2009]], "Yale N. Patt": [0, ["Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems", ["Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2009.4798232", 11, "hpca", 2009], ["Multi-core demands multi-interfaces", ["Yale N. Patt"], "https://doi.org/10.1109/HPCA.2009.4798248", 2, "hpca", 2009]], "Yunji Chen": [0, ["Fast complete memory consistency verification", ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "https://doi.org/10.1109/HPCA.2009.4798276", 12, "hpca", 2009]], "Haihua Shen": [0, ["Fast complete memory consistency verification", ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "https://doi.org/10.1109/HPCA.2009.4798276", 12, "hpca", 2009]], "Hideharu Amano": [0, ["Prediction router: Yet another low latency on-chip router architecture", ["Hiroki Matsutani", "Michihiro Koibuchi", "Hideharu Amano", "Tsutomu Yoshinaga"], "https://doi.org/10.1109/HPCA.2009.4798274", 12, "hpca", 2009]], "John B. Carter": [0, ["Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches", ["Manu Awasthi", "Kshitij Sudan", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/HPCA.2009.4798260", 12, "hpca", 2009]], "Sami Yehia": [0, ["Reconciling specialization and flexibility through compound circuits", ["Sami Yehia", "Sylvain Girbal", "Hugues Berry", "Olivier Temam"], "https://doi.org/10.1109/HPCA.2009.4798263", 12, "hpca", 2009]], "Tianshi Chen": [0, ["Fast complete memory consistency verification", ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "https://doi.org/10.1109/HPCA.2009.4798276", 12, "hpca", 2009]], "Sylvain Girbal": [0, ["Reconciling specialization and flexibility through compound circuits", ["Sami Yehia", "Sylvain Girbal", "Hugues Berry", "Olivier Temam"], "https://doi.org/10.1109/HPCA.2009.4798263", 12, "hpca", 2009]], "Xin Fu": [0, ["Soft error vulnerability aware process variation mitigation", ["Xin Fu", "Tao Li", "Jose A. B. Fortes"], "https://doi.org/10.1109/HPCA.2009.4798241", 12, "hpca", 2009]], "Bin Li": [0, ["Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics", ["Lide Duan", "Bin Li", "Lu Peng"], "https://doi.org/10.1109/HPCA.2009.4798244", 12, "hpca", 2009]], "Hashem Hashemi Najaf-abadi": [0, ["Architectural Contesting", ["Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2009.4798254", 12, "hpca", 2009]], "Sangmin Seo": [0.8031909465789795, ["Design and implementation of software-managed caches for multicores with local memory", ["Sangmin Seo", "Jaejin Lee", "Zehra Sura"], "https://doi.org/10.1109/HPCA.2009.4798237", 12, "hpca", 2009]], "Narayanan Vijaykrishnan": [0, ["Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs", ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2009.4798252", 12, "hpca", 2009]], "Mark D. Hill": [0, ["Opportunities beyond single-core microprocessors", ["Mark D. Hill"], "https://doi.org/10.1109/HPCA.2009.4798246", 2, "hpca", 2009]], "Mark Stephenson": [0, ["Lightweight predication support for out of order processors", ["Mark Stephenson", "Lixin Zhang", "Ram Rangan"], "https://doi.org/10.1109/HPCA.2009.4798255", 12, "hpca", 2009]], "Reetuparna Das": [0, ["Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs", ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2009.4798252", 12, "hpca", 2009]], "Prith Banerjee": [0, ["An intelligent IT infrastructure for the future", ["Prith Banerjee"], "https://doi.org/10.1109/HPCA.2009.4798230", 2, "hpca", 2009]], "Andrew DeOrio": [0, ["Dacota: Post-silicon validation of the memory subsystem in multi-core designs", ["Andrew DeOrio", "Ilya Wagner", "Valeria Bertacco"], "https://doi.org/10.1109/HPCA.2009.4798278", 12, "hpca", 2009]], "Rajeev Balasubramonian": [0, ["Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches", ["Manu Awasthi", "Kshitij Sudan", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/HPCA.2009.4798260", 12, "hpca", 2009], ["Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy", ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/HPCA.2009.4798261", 13, "hpca", 2009]], "Michael D. Smith": [0, ["Voltage emergency prediction: Using signatures to reduce operating margins", ["Vijay Janapa Reddi", "Meeta Sharma Gupta", "Glenn H. Holloway", "Gu-Yeon Wei", "Michael D. Smith", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2009.4798233", 12, "hpca", 2009]], "Man-Lap Li": [0, ["Accurate microarchitecture-level fault modeling for studying hardware faults", ["Man-Lap Li", "Pradeep Ramachandran", "Ulya R. Karpuzcu", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.2009.4798242", 12, "hpca", 2009]], "Soumya Eachempati": [0, ["Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs", ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2009.4798252", 12, "hpca", 2009]], "Kevin Fan": [0, ["Bridging the computation gap between programmable processors and hardwired accelerators", ["Kevin Fan", "Manjunath Kudlur", "Ganesh S. Dasika", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2009.4798266", 10, "hpca", 2009]], "Li Zhao": [0, ["Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy", ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/HPCA.2009.4798261", 13, "hpca", 2009]], "Siva Kumar Sastry Hari": [0, ["Accurate microarchitecture-level fault modeling for studying hardware faults", ["Man-Lap Li", "Pradeep Ramachandran", "Ulya R. Karpuzcu", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.2009.4798242", 12, "hpca", 2009]], "William J. Dally": [0, ["Elastic-buffer flow control for on-chip networks", ["George Michelogiannakis", "James D. Balfour", "William J. Dally"], "https://doi.org/10.1109/HPCA.2009.4798250", 12, "hpca", 2009]], "Chita R. Das": [0, ["Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs", ["Reetuparna Das", "Soumya Eachempati", "Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2009.4798252", 12, "hpca", 2009]], "Aniruddha N. Udipi": [0, ["Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy", ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/HPCA.2009.4798261", 13, "hpca", 2009]], "Andrew D. Hilton": [0, ["iCFP: Tolerating all-level cache misses in in-order processors", ["Andrew D. Hilton", "Santosh Nagarakatte", "Amir Roth"], "https://doi.org/10.1109/HPCA.2009.4798281", 12, "hpca", 2009]], "Bo Zhao": [0, ["A low-radix and low-diameter 3D interconnection network design", ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2009.4798234", 13, "hpca", 2009]], "Ganesh S. Dasika": [0, ["Bridging the computation gap between programmable processors and hardwired accelerators", ["Kevin Fan", "Manjunath Kudlur", "Ganesh S. Dasika", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2009.4798266", 10, "hpca", 2009]], "Sebastian Herbert": [0, ["Variation-aware dynamic voltage/frequency scaling", ["Sebastian Herbert", "Diana Marculescu"], "https://doi.org/10.1109/HPCA.2009.4798265", 12, "hpca", 2009]], "Brian Greskamp": [0, ["Blueshift: Designing processors for timing speculation from the ground up", ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2009.4798256", 12, "hpca", 2009]], "Guangyu Sun": [0.00010970059156534262, ["A novel architecture of the 3D stacked MRAM L2 cache for CMPs", ["Guangyu Sun", "Xiangyu Dong", "Yuan Xie", "Jian Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2009.4798259", 11, "hpca", 2009]], "Shubhendu S. Mukherjee": [0, ["CAMP: A technique to estimate per-structure power at run-time using a few simple parameters", ["Michael D. Powell", "Arijit Biswas", "Joel S. Emer", "Shubhendu S. Mukherjee", "Basit R. Sheikh", "Shrirang M. Yardi"], "https://doi.org/10.1109/HPCA.2009.4798264", 12, "hpca", 2009]], "Donald Newell": [0, ["Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy", ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/HPCA.2009.4798261", 13, "hpca", 2009]], "Santosh Nagarakatte": [0, ["iCFP: Tolerating all-level cache misses in in-order processors", ["Andrew D. Hilton", "Santosh Nagarakatte", "Amir Roth"], "https://doi.org/10.1109/HPCA.2009.4798281", 12, "hpca", 2009]], "Gabriel H. Loh": [0, ["Criticality-based optimizations for efficient load processing", ["Samantika Subramaniam", "Anne Bracy", "Hong Wang", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2009.4798280", 12, "hpca", 2009]], "Jun Yang": [0.07243934646248817, ["A low-radix and low-diameter 3D interconnection network design", ["Yi Xu", "Yu Du", "Bo Zhao", "Xiuyi Zhou", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2009.4798234", 13, "hpca", 2009]], "Ravishankar R. Iyer": [0, ["Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy", ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/HPCA.2009.4798261", 13, "hpca", 2009]], "Onur Aciicmez": [0, ["Hardware-software integrated approaches to defend against software cache-based side channel attacks", ["Jingfei Kong", "Onur Aciicmez", "Jean-Pierre Seifert", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2009.4798277", 12, "hpca", 2009]], "Huiyang Zhou": [0, ["Hardware-software integrated approaches to defend against software cache-based side channel attacks", ["Jingfei Kong", "Onur Aciicmez", "Jean-Pierre Seifert", "Huiyang Zhou"], "https://doi.org/10.1109/HPCA.2009.4798277", 12, "hpca", 2009]], "Niti Madan": [0, ["Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy", ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/HPCA.2009.4798261", 13, "hpca", 2009]], "Lixin Zhang": [0, ["Lightweight predication support for out of order processors", ["Mark Stephenson", "Lixin Zhang", "Ram Rangan"], "https://doi.org/10.1109/HPCA.2009.4798255", 12, "hpca", 2009]], "Jose A. B. Fortes": [0, ["Soft error vulnerability aware process variation mitigation", ["Xin Fu", "Tao Li", "Jose A. B. Fortes"], "https://doi.org/10.1109/HPCA.2009.4798241", 12, "hpca", 2009]], "Meeta Sharma Gupta": [0, ["Voltage emergency prediction: Using signatures to reduce operating margins", ["Vijay Janapa Reddi", "Meeta Sharma Gupta", "Glenn H. Holloway", "Gu-Yeon Wei", "Michael D. Smith", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2009.4798233", 12, "hpca", 2009]], "Naveen Muralimanohar": [0, ["Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy", ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/HPCA.2009.4798261", 13, "hpca", 2009]], "Ram Rangan": [0, ["Lightweight predication support for out of order processors", ["Mark Stephenson", "Lixin Zhang", "Ram Rangan"], "https://doi.org/10.1109/HPCA.2009.4798255", 12, "hpca", 2009]], "Arijit Biswas": [0, ["CAMP: A technique to estimate per-structure power at run-time using a few simple parameters", ["Michael D. Powell", "Arijit Biswas", "Joel S. Emer", "Shubhendu S. Mukherjee", "Basit R. Sheikh", "Shrirang M. Yardi"], "https://doi.org/10.1109/HPCA.2009.4798264", 12, "hpca", 2009]], "Michael Ferdman": [0, ["Practical off-chip meta-data for temporal memory streaming", ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2009.4798239", 12, "hpca", 2009]], "Moinuddin K. Qureshi": [0, ["Adaptive Spill-Receive for robust high-performance caching in CMPs", ["Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2009.4798236", 10, "hpca", 2009]], "Vijay Janapa Reddi": [0, ["Voltage emergency prediction: Using signatures to reduce operating margins", ["Vijay Janapa Reddi", "Meeta Sharma Gupta", "Glenn H. Holloway", "Gu-Yeon Wei", "Michael D. Smith", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2009.4798233", 12, "hpca", 2009]], "Ilya Wagner": [0, ["Dacota: Post-silicon validation of the memory subsystem in multi-core designs", ["Andrew DeOrio", "Ilya Wagner", "Valeria Bertacco"], "https://doi.org/10.1109/HPCA.2009.4798278", 12, "hpca", 2009]], "Jaejin Lee": [1, ["Design and implementation of software-managed caches for multicores with local memory", ["Sangmin Seo", "Jaejin Lee", "Zehra Sura"], "https://doi.org/10.1109/HPCA.2009.4798237", 12, "hpca", 2009]], "Lu Wan": [0, ["Blueshift: Designing processors for timing speculation from the ground up", ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2009.4798256", 12, "hpca", 2009]], "Thomas F. Wenisch": [0, ["Practical off-chip meta-data for temporal memory streaming", ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2009.4798239", 12, "hpca", 2009]], "Pengyu Wang": [4.1561042053217534e-05, ["Fast complete memory consistency verification", ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "https://doi.org/10.1109/HPCA.2009.4798276", 12, "hpca", 2009]], "Tao Li": [0, ["Soft error vulnerability aware process variation mitigation", ["Xin Fu", "Tao Li", "Jose A. B. Fortes"], "https://doi.org/10.1109/HPCA.2009.4798241", 12, "hpca", 2009]], "Srihari Makineni": [0, ["Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy", ["Niti Madan", "Li Zhao", "Naveen Muralimanohar", "Aniruddha N. Udipi", "Rajeev Balasubramonian", "Ravishankar R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/HPCA.2009.4798261", 13, "hpca", 2009], ["Characterization of Direct Cache Access on multi-core systems and 10GbE", ["Amit Kumar", "Ram Huggahalli", "Srihari Makineni"], "https://doi.org/10.1109/HPCA.2009.4798271", 12, "hpca", 2009]], "Yi Lv": [0, ["Fast complete memory consistency verification", ["Yunji Chen", "Yi Lv", "Weiwu Hu", "Tianshi Chen", "Haihua Shen", "Pengyu Wang", "Hong Pan"], "https://doi.org/10.1109/HPCA.2009.4798276", 12, "hpca", 2009]], "Kshitij Sudan": [0, ["Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches", ["Manu Awasthi", "Kshitij Sudan", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/HPCA.2009.4798260", 12, "hpca", 2009]], "George Michelogiannakis": [0, ["Elastic-buffer flow control for on-chip networks", ["George Michelogiannakis", "James D. Balfour", "William J. Dally"], "https://doi.org/10.1109/HPCA.2009.4798250", 12, "hpca", 2009]], "Xiangyu Dong": [2.4160641487469547e-06, ["A novel architecture of the 3D stacked MRAM L2 cache for CMPs", ["Guangyu Sun", "Xiangyu Dong", "Yuan Xie", "Jian Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2009.4798259", 11, "hpca", 2009]], "Hiroki Matsutani": [0, ["Prediction router: Yet another low latency on-chip router architecture", ["Hiroki Matsutani", "Michihiro Koibuchi", "Hideharu Amano", "Tsutomu Yoshinaga"], "https://doi.org/10.1109/HPCA.2009.4798274", 12, "hpca", 2009]], "Niraj K. Jha": [0, ["In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects", ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1109/HPCA.2009.4798238", 12, "hpca", 2009]], "Babak Falsafi": [0, ["Practical off-chip meta-data for temporal memory streaming", ["Thomas F. Wenisch", "Michael Ferdman", "Anastasia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2009.4798239", 12, "hpca", 2009]], "Sarita V. Adve": [0, ["Accurate microarchitecture-level fault modeling for studying hardware faults", ["Man-Lap Li", "Pradeep Ramachandran", "Ulya R. Karpuzcu", "Siva Kumar Sastry Hari", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.2009.4798242", 12, "hpca", 2009]], "Amit Kumar": [0, ["Characterization of Direct Cache Access on multi-core systems and 10GbE", ["Amit Kumar", "Ram Huggahalli", "Srihari Makineni"], "https://doi.org/10.1109/HPCA.2009.4798271", 12, "hpca", 2009]], "Gu-Yeon Wei": [0, ["Voltage emergency prediction: Using signatures to reduce operating margins", ["Vijay Janapa Reddi", "Meeta Sharma Gupta", "Glenn H. Holloway", "Gu-Yeon Wei", "Michael D. Smith", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2009.4798233", 12, "hpca", 2009]], "Jose-Angel Gregorio": [0, ["MRR: Enabling fully adaptive multicast routing for CMP interconnection networks", ["Pablo Abad Fidalgo", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1109/HPCA.2009.4798273", 12, "hpca", 2009]], "Josep Torrellas": [0, ["Blueshift: Designing processors for timing speculation from the ground up", ["Brian Greskamp", "Lu Wan", "Ulya R. Karpuzcu", "Jeffrey J. Cook", "Josep Torrellas", "Deming Chen", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2009.4798256", 12, "hpca", 2009]]}