{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641362898976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641362898982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 05 14:08:18 2022 " "Processing started: Wed Jan 05 14:08:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641362898982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362898982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_hdmi -c ov5640_sdram_hdmi " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_hdmi -c ov5640_sdram_hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362898982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641362899159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641362899159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dvp_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/dvp_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVP_Capture " "Found entity 1: DVP_Capture" {  } { { "rtl/DVP_Capture.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/DVP_Capture.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/ov5640_init_table_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/ov5640_init_table_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_init_table_rgb " "Found entity 1: ov5640_init_table_rgb" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_rgb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/ov5640_init_table_jpeg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/ov5640_init_table_jpeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_init_table_jpeg " "Found entity 1: ov5640_init_table_jpeg" {  } { { "rtl/camera_init/ov5640_init_table_jpeg.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_jpeg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK i2c_control.v(48) " "Verilog HDL Declaration information at i2c_control.v(48): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "rtl/camera_init/i2c_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/i2c_control.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641362905326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/i2c_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/i2c_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_control " "Found entity 1: i2c_control" {  } { { "rtl/camera_init/i2c_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/i2c_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/i2c_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/i2c_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_shift " "Found entity 1: i2c_bit_shift" {  } { { "rtl/camera_init/i2c_bit_shift.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/i2c_bit_shift.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/camera_init/camera_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/camera_init/camera_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_init " "Found entity 1: camera_init" {  } { { "rtl/camera_init/camera_init.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/camera_init.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905329 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/pll_hdmi.v " "Can't analyze file -- file ip/pll_hdmi.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641362905330 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/pll.v " "Can't analyze file -- file ip/pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641362905331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dvi_encoder.v 3 3 " "Found 3 design units, including 3 entities, in source file rtl/dvi_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dvi_encoder " "Found entity 1: dvi_encoder" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905335 ""} { "Info" "ISGN_ENTITY_NAME" "2 encode " "Found entity 2: encode" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905335 ""} { "Info" "ISGN_ENTITY_NAME" "3 serdes_4b_10to1 " "Found entity 3: serdes_4b_10to1" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/disp_parameter_cfg.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/vga/disp_parameter_cfg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/disp_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/disp_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_driver " "Found entity 1: disp_driver" {  } { { "rtl/vga/disp_driver.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/vga/disp_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ov5640_sdram_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ov5640_sdram_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_sdram_hdmi " "Found entity 1: ov5640_sdram_hdmi" {  } { { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_sdram_hdmi " "Elaborating entity \"ov5640_sdram_hdmi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641362905384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_init camera_init:camera_init " "Elaborating entity \"camera_init\" for hierarchy \"camera_init:camera_init\"" {  } { { "rtl/ov5640_sdram_hdmi.v" "camera_init" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_init_table_rgb camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table " "Elaborating entity \"ov5640_init_table_rgb\" for hierarchy \"camera_init:camera_init\|ov5640_init_table_rgb:camera_init_table\"" {  } { { "rtl/camera_init/camera_init.v" "camera_init_table" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/camera_init.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905409 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ov5640_init_table_rgb.v(34) " "Net \"rom.data_a\" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_rgb.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641362905422 "|ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ov5640_init_table_rgb.v(34) " "Net \"rom.waddr_a\" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_rgb.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641362905422 "|ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ov5640_init_table_rgb.v(34) " "Net \"rom.we_a\" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/camera_init/ov5640_init_table_rgb.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_rgb.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641362905422 "|ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_control camera_init:camera_init\|i2c_control:i2c_control " "Elaborating entity \"i2c_control\" for hierarchy \"camera_init:camera_init\|i2c_control:i2c_control\"" {  } { { "rtl/camera_init/camera_init.v" "i2c_control" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/camera_init.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_bit_shift camera_init:camera_init\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift " "Elaborating entity \"i2c_bit_shift\" for hierarchy \"camera_init:camera_init\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\"" {  } { { "rtl/camera_init/i2c_control.v" "i2c_bit_shift" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/i2c_control.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVP_Capture DVP_Capture:DVP_Capture " "Elaborating entity \"DVP_Capture\" for hierarchy \"DVP_Capture:DVP_Capture\"" {  } { { "rtl/ov5640_sdram_hdmi.v" "DVP_Capture" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:Sdram_Control_4Port " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\"" {  } { { "rtl/ov5640_sdram_hdmi.v" "Sdram_Control_4Port" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_4Port.v(442) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(442): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641362905468 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_4Port.v(460) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 10 to match size of target (9)" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641362905469 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:Sdram_Control_4Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|control_interface:control1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(104) " "Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/control_interface.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641362905493 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(108) " "Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16)" {  } { { "rtl/Sdram_Control_4Port/control_interface.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/control_interface.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641362905493 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:Sdram_Control_4Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905500 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641362905502 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641362905502 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1641362905503 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:Sdram_Control_4Port\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|sdr_data_path:data_path1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(24) " "Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2)" {  } { { "rtl/Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/sdr_data_path.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641362905510 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362905756 ""}  } { { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641362905756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_mks1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_mks1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_mks1 " "Found entity 1: dcfifo_mks1" {  } { { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mks1 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated " "Elaborating entity \"dcfifo_mks1\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_mks1.tdf" "rdptr_g_gray2bin" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_mks1.tdf" "rdptr_g1p" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_mks1.tdf" "wrptr_g1p" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lr81 " "Found entity 1: altsyncram_lr81" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lr81 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram " "Elaborating entity \"altsyncram_lr81\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\"" {  } { { "db/dcfifo_mks1.tdf" "fifo_ram" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_mks1.tdf" "rdfull_reg" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_mks1.tdf" "rs_brp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_mks1.tdf" "rs_dgwp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe14 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe14\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe14" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_mks1.tdf" "ws_dgrp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe17 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe17\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe17" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362905970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362905970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_mks1.tdf" "rdempty_eq_comp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362905971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "dcfifo_component" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906385 ""}  } { { "rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641362906385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ohs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ohs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ohs1 " "Found entity 1: dcfifo_ohs1" {  } { { "db/dcfifo_ohs1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_ohs1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362906414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362906414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ohs1 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated " "Elaborating entity \"dcfifo_ohs1\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ck61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ck61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ck61 " "Found entity 1: altsyncram_ck61" {  } { { "db/altsyncram_ck61.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362906456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362906456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ck61 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\|altsyncram_ck61:fifo_ram " "Elaborating entity \"altsyncram_ck61\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\|altsyncram_ck61:fifo_ram\"" {  } { { "db/dcfifo_ohs1.tdf" "fifo_ram" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_ohs1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362906470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362906470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_ohs1.tdf" "rs_dgwp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_ohs1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362906479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362906479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe6 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe6\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe6" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362906489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362906489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_ohs1.tdf" "ws_dgrp" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_ohs1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362906497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe9 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ohs1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe9\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe9" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_driver disp_driver:disp_driver " "Elaborating entity \"disp_driver\" for hierarchy \"disp_driver:disp_driver\"" {  } { { "rtl/ov5640_sdram_hdmi.v" "disp_driver" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_encoder dvi_encoder:u_dvi_encoder " "Elaborating entity \"dvi_encoder\" for hierarchy \"dvi_encoder:u_dvi_encoder\"" {  } { { "rtl/ov5640_sdram_hdmi.v" "u_dvi_encoder" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode dvi_encoder:u_dvi_encoder\|encode:encb " "Elaborating entity \"encode\" for hierarchy \"dvi_encoder:u_dvi_encoder\|encode:encb\"" {  } { { "rtl/dvi_encoder.v" "encb" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 dvi_encoder.v(199) " "Verilog HDL assignment warning at dvi_encoder.v(199): truncated value with size 9 to match size of target (8)" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641362906709 "|ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serdes_4b_10to1 dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst " "Elaborating entity \"serdes_4b_10to1\" for hierarchy \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\"" {  } { { "rtl/dvi_encoder.v" "serdes_4b_10to1_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0 " "Elaborating entity \"altddio_out\" for hierarchy \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\"" {  } { { "rtl/dvi_encoder.v" "altddio_out_0" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0 " "Elaborated megafunction instantiation \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\"" {  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v" 303 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0 " "Instantiated megafunction \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641362906740 ""}  } { { "rtl/dvi_encoder.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v" 303 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641362906740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_s9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_s9j " "Found entity 1: ddio_out_s9j" {  } { { "db/ddio_out_s9j.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/ddio_out_s9j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641362906766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362906766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_s9j dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\|ddio_out_s9j:auto_generated " "Elaborating entity \"ddio_out_s9j\" for hierarchy \"dvi_encoder:u_dvi_encoder\|serdes_4b_10to1:serdes_4b_10to1_inst\|altddio_out:altddio_out_0\|ddio_out_s9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641362906766 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll_inst pll " "Node instance \"pll_inst\" instantiates undefined entity \"pll\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rtl/ov5640_sdram_hdmi.v" "pll_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1641362906774 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pll_hdmi_inst pll_hdmi " "Node instance \"pll_hdmi_inst\" instantiates undefined entity \"pll_hdmi\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rtl/ov5640_sdram_hdmi.v" "pll_hdmi_inst" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1641362906774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/output_files/ov5640_sdram_hdmi.map.smsg " "Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/output_files/ov5640_sdram_hdmi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362906803 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641362906842 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 05 14:08:26 2022 " "Processing ended: Wed Jan 05 14:08:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641362906842 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641362906842 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641362906842 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362906842 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641362907423 ""}
