


ARM Macro Assembler    Page 1 


    1 00000000         ;* -----------------------------------------------------
                       -------------
    2 00000000         ;* --  _____       ______  _____                        
                                   -
    3 00000000         ;* -- |_   _|     |  ____|/ ____|                       
                                   -
    4 00000000         ;* --   | |  _ __ | |__  | (___    Institute of Embedded
                        Systems    -
    5 00000000         ;* --   | | | '_ \|  __|  \___ \   Zurich University of 
                                   -
    6 00000000         ;* --  _| |_| | | | |____ ____) |  Applied Sciences     
                                   -
    7 00000000         ;* -- |_____|_| |_|______|_____/   8401 Winterthur, Swit
                       zerland     -
    8 00000000         ;* -----------------------------------------------------
                       -------------
    9 00000000         ;* --
   10 00000000         ;* -- Project     : CT1 - Lab 9
   11 00000000         ;* -- Description : Multiplication 32 bit unsigned
   12 00000000         ;* -- 
   13 00000000         ;* -- $Id: mul_u32.s 3776 2016-11-14 11:35:26Z kesr $
   14 00000000         ;* -----------------------------------------------------
                       -------------
   15 00000000         
   16 00000000         
   17 00000000         ; ------------------------------------------------------
                       -------------
   18 00000000         ; -- Constants
   19 00000000         ; ------------------------------------------------------
                       -------------
   20 00000000         
   21 00000000                 AREA             myCode, CODE, READONLY
   22 00000000         
   23 00000000                 THUMB
   24 00000000         
   25 00000000 00000008 
                       NR_OF_TESTS
                               EQU              8
   26 00000000         
   27 00000000 60000100 
                       ADR_LED EQU              0x60000100
   28 00000000 60000110 
                       ADR_7SEG
                               EQU              0x60000110
   29 00000000 00000001 
                       ADR_LCD_STEP
                               EQU              0x1
   30 00000000         
   31 00000000 8E88F9C7 
                       MSG_FAIL
                               EQU              0x8e88f9c7
   32 00000000 8C889292 
                       MSG_PASS
                               EQU              0x8c889292
   33 00000000         
   34 00000000         
   35 00000000         ; ------------------------------------------------------
                       -------------
   36 00000000         ; -- Main



ARM Macro Assembler    Page 2 


   37 00000000         ; ------------------------------------------------------
                       -------------   
   38 00000000         
   39 00000000         mul_u32 PROC
   40 00000000                 EXPORT           mul_u32
   41 00000000                 IMPORT           display_char
   42 00000000 B500            PUSH             {LR}
   43 00000002         
   44 00000002         ; Set LCD "mul_u32"
   45 00000002 4B2A    LCD_set LDR              R3, =0x0
   46 00000004 482A            LDR              R0, =display_char
   47 00000006 4A2B            LDR              R2, =0x006D
   48 00000008 4780            BLX              R0
   49 0000000A 1C5B            ADDS             R3, R3, #ADR_LCD_STEP
   50 0000000C 4A2A            LDR              R2, =0x0175
   51 0000000E 4780            BLX              R0
   52 00000010 1C5B            ADDS             R3, R3, #ADR_LCD_STEP
   53 00000012 4A2A            LDR              R2, =0x026C
   54 00000014 4780            BLX              R0
   55 00000016 1C5B            ADDS             R3, R3, #ADR_LCD_STEP
   56 00000018 4A29            LDR              R2, =0x035F
   57 0000001A 4780            BLX              R0
   58 0000001C 1C5B            ADDS             R3, R3, #ADR_LCD_STEP
   59 0000001E 4A29            LDR              R2, =0x0475
   60 00000020 4780            BLX              R0
   61 00000022 1C5B            ADDS             R3, R3, #ADR_LCD_STEP
   62 00000024 4A28            LDR              R2, =0x0533
   63 00000026 4780            BLX              R0
   64 00000028 1C5B            ADDS             R3, R3, #ADR_LCD_STEP
   65 0000002A 4A28            LDR              R2, =0x0632
   66 0000002C 4780            BLX              R0
   67 0000002E         
   68 0000002E         ; Set up unit test
   69 0000002E 481F    init_test
                               LDR              R0, =0      ; Index of testrun
   70 00000030 491E            LDR              R1, =0      ; Fail mask
   71 00000032 4A27            LDR              R2, =ADR_7SEG ; Clear 7-segment
                                                             display
   72 00000034 4B27            LDR              R3, =0xffffffff
   73 00000036 6013            STR              R3, [R2]
   74 00000038         
   75 00000038 0080    exec_operation
                               LSLS             R0, #2      ; Shift index left 
                                                            for word access
   76 0000003A 4A27            LDR              R2, =op1_table ; Load operands 
                                                            in registers R6, R7
                                                                   
   77 0000003C 5816            LDR              R6, [R2, R0]
   78 0000003E 4A27            LDR              R2, =op2_table
   79 00000040 5817            LDR              R7, [R2, R0]
   80 00000042 F000 F820       BL               operation   ; Branch to label w
                                                            ith return address 
                                                            (LR)
   81 00000046         
   82 00000046 0040    store_result
                               LSLS             R0, #1      ; Shift index left 
                                                            (again) for doublew
                                                            ord access
   83 00000048 4A25            LDR              R2, =result_table



ARM Macro Assembler    Page 3 


   84 0000004A 5016            STR              R6, [R2, R0] ; Store lower word
                                                            
   85 0000004C 4604            MOV              R4, R0
   86 0000004E 4D25            LDR              R5, =4
   87 00000050 1964            ADDS             R4, R5
   88 00000052 5117            STR              R7, [R2, R4] ; Store upper word
                                                            
   89 00000054         
   90 00000054 4A24    verify_result
                               LDR              R2, =golden_table
   91 00000056 5813            LDR              R3, [R2, R0]
   92 00000058 5915            LDR              R5, [R2, R4]
   93 0000005A 08C0            LSRS             R0, #3      ; Shift index back 
                                                            to original "positi
                                                            on"
   94 0000005C 42B3            CMP              R3, R6
   95 0000005E D101            BNE              test_failed
   96 00000060 42BD            CMP              R5, R7
   97 00000062 D002            BEQ              inc_test    ; Branch to inc_tes
                                                            t if result correct
                                                            
   98 00000064 4A21    test_failed
                               LDR              R2, =1      ; Set bit at positi
                                                            on of failed test
   99 00000066 4082            LSLS             R2, R0
  100 00000068 4311            ORRS             R1, R2
  101 0000006A         
  102 0000006A 3001    inc_test
                               ADDS             R0, #1
  103 0000006C 4A20            LDR              R2, =NR_OF_TESTS
  104 0000006E 4290            CMP              R0, R2
  105 00000070 D1E2            BNE              exec_operation
  106 00000072         
  107 00000072 4A17    displ_results
                               LDR              R2, =ADR_7SEG
  108 00000074 4B1F            LDR              R3, =MSG_FAIL
  109 00000076 4C0D            LDR              R4, =0
  110 00000078 42A1            CMP              R1, R4
  111 0000007A D100            BNE              displ_message ; Fail
  112 0000007C 4B1E            LDR              R3, =MSG_PASS ; Pass
  113 0000007E 6013    displ_message
                               STR              R3, [R2]
  114 00000080 4A1E            LDR              R2, =ADR_LED ; Display which ru
                                                            ns failed
  115 00000082 6011            STR              R1, [R2]
  116 00000084         
  117 00000084 BD00            POP              {PC}
  118 00000086         
  119 00000086         
  120 00000086         ; 32 bit multiplication
  121 00000086         ; - multiplier in R6
  122 00000086         ; - multiplicand in R7
  123 00000086         ; - 64 bit result in R6 (lower) / R7 (upper)
  124 00000086 B53F    operation
                               PUSH             {R0-R5, LR}
  125 00000088         
  126 00000088         ; STUDENTS: To be programmed
  127 00000088 2000            MOVS             R0, #0
  128 0000008A 2100            MOVS             R1, #0      ; zwischenresultat



ARM Macro Assembler    Page 4 


  129 0000008C         
  130 0000008C 003A            MOVS             R2, R7      ; shifted variables
                                                            
  131 0000008E 2300            MOVS             R3, #0
  132 00000090         
  133 00000090 2400            MOVS             R4, #0
  134 00000092 2500            MOVS             R5, #0      ; 0
  135 00000094         
  136 00000094         start_loop
  137 00000094 0876            LSRS             R6, R6, #1
  138 00000096 D301            BCC              end_add
  139 00000098 1880            ADDS             R0, R2
  140 0000009A 4159            ADCS             R1, R3
  141 0000009C         end_add
  142 0000009C 0052            LSLS             R2, R2, #1
  143 0000009E 415B            ADCS             R3, R3      ; shift left with c
                                                            arry
  144 000000A0         
  145 000000A0 3401            ADDS             R4, #1
  146 000000A2 2C20            CMP              R4, #32     ; test für schleife
                                                            
  147 000000A4 D1F6            BNE              start_loop
  148 000000A6         
  149 000000A6 0006            MOVS             R6, R0
  150 000000A8 000F            MOVS             R7, R1
  151 000000AA         ; END: To be programmed
  152 000000AA         
  153 000000AA BD3F            POP              {R0-R5, PC} ; Return to main
  154 000000AC         
  155 000000AC                 ENDP
  156 000000AC         
  157 000000AC         
  158 000000AC         ; ------------------------------------------------------
                       -------------
  159 000000AC         ; -- Variables
  160 000000AC         ; ------------------------------------------------------
                       -------------
  161 000000AC                 ALIGN
  162 000000AC 00000000 
              00000000 
              0000006D 
              00000175 
              0000026C 
              0000035F 
              00000475 
              00000533 
              00000632 
              60000110 
              FFFFFFFF 
              00000000 
              00000000 
              00000000 
              00000004 
              00000000 
              00000001 
              00000008 
              8E88F9C7 
              8C889292 
              60000100         AREA             myConstants, DATA, READONLY



ARM Macro Assembler    Page 5 


  163 00000000         
  164 00000000 00000001 
              00001717 
              FFFFFFFF 
              73A473A4 op1_table
                               DCD              0x00000001, 0x00001717, 0xfffff
fff, 0x73a473a4
  165 00000010 43F887CC 
              E372E372 
              22DDDD22 
              7FFFFFFF         DCD              0x43f887cc, 0xe372e372, 0x22ddd
d22, 0x7fffffff
  166 00000020 FFFFFFFF 
              00004A4A 
              FFFFFFFF 
              4C284C28 op2_table
                               DCD              0xffffffff, 0x00004a4a, 0xfffff
fff, 0x4c284c28
  167 00000030 C33E6ABF 
              00340234 
              BCCCDDDE 
              7FFFFFFF         DCD              0xc33e6abf, 0x00340234, 0xbcccd
dde, 0x7fffffff
  168 00000040         
  169 00000040 FFFFFFFF 
              00000000 
              06B352A6 
              00000000 golden_table
                               DCQ              0x00000000ffffffff, 0x000000000
6b352a6
  170 00000050 00000001 
              FFFFFFFE 
              A5A6C1A0 
              2267066D         DCQ              0xfffffffe00000001, 0x2267066da
5a6c1a0
  171 00000060 E60FC934 
              33D6E1F8 
              4C451728 
              002E354B         DCQ              0x33d6e1f8e60fc934, 0x002e354b4
c451728
  172 00000070 F3641D7C 
              19B6D568 
              00000001 
              3FFFFFFF         DCQ              0x19b6d568f3641d7c, 0x3fffffff0
0000001
  173 00000080         
  174 00000080         
  175 00000080                 AREA             myVars, DATA, READWRITE
  176 00000000         
  177 00000000 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 6 


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00       result_table
                               SPACE            8*8         ; Reserve 8 doublew
                                                            ords of memory
  178 00000040         
  179 00000040         
  180 00000040         ; ------------------------------------------------------
                       -------------
  181 00000040         ; -- End of file
  182 00000040         ; ------------------------------------------------------
                       -------------                      
  183 00000040                 END
Command Line: --16 --debug --xref --diag_suppress=9931 --cpu=Cortex-M0 --apcs=i
nterwork --depend=.\build\mul_u32.d -o.\build\mul_u32.o -I.\RTE\_Target_1 -IC:\
Users\joelp\AppData\Local\Arm\Packs\InES\CTBoard14_DFP\4.0.2\Device\Include -IC
:\Users\joelp\AppData\Local\Arm\Packs\InES\CTBoard14_DFP\4.0.2\Device\Include\m
0 -IC:\Users\joelp\AppData\Local\Arm\Packs\InES\CTBoard14_DFP\4.0.2\HAL\Include
 -IC:\Keil_v5\ARM\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVIS
ION_VERSION SETA 531" --predefine="_RTE_ SETA 1" --predefine="_RTE_ SETA 1" --l
ist=.\build\mul_u32.lst app\mul_u32.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

LCD_set 00000002

Symbol: LCD_set
   Definitions
      At line 45 in file app\mul_u32.s
   Uses
      None
Comment: LCD_set unused
displ_message 0000007E

Symbol: displ_message
   Definitions
      At line 113 in file app\mul_u32.s
   Uses
      At line 111 in file app\mul_u32.s
Comment: displ_message used once
displ_results 00000072

Symbol: displ_results
   Definitions
      At line 107 in file app\mul_u32.s
   Uses
      None
Comment: displ_results unused
end_add 0000009C

Symbol: end_add
   Definitions
      At line 141 in file app\mul_u32.s
   Uses
      At line 138 in file app\mul_u32.s
Comment: end_add used once
exec_operation 00000038

Symbol: exec_operation
   Definitions
      At line 75 in file app\mul_u32.s
   Uses
      At line 105 in file app\mul_u32.s
Comment: exec_operation used once
inc_test 0000006A

Symbol: inc_test
   Definitions
      At line 102 in file app\mul_u32.s
   Uses
      At line 97 in file app\mul_u32.s
Comment: inc_test used once
init_test 0000002E

Symbol: init_test
   Definitions
      At line 69 in file app\mul_u32.s
   Uses
      None
Comment: init_test unused
mul_u32 00000000

Symbol: mul_u32



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 39 in file app\mul_u32.s
   Uses
      At line 40 in file app\mul_u32.s
Comment: mul_u32 used once
myCode 00000000

Symbol: myCode
   Definitions
      At line 21 in file app\mul_u32.s
   Uses
      None
Comment: myCode unused
operation 00000086

Symbol: operation
   Definitions
      At line 124 in file app\mul_u32.s
   Uses
      At line 80 in file app\mul_u32.s
Comment: operation used once
start_loop 00000094

Symbol: start_loop
   Definitions
      At line 136 in file app\mul_u32.s
   Uses
      At line 147 in file app\mul_u32.s
Comment: start_loop used once
store_result 00000046

Symbol: store_result
   Definitions
      At line 82 in file app\mul_u32.s
   Uses
      None
Comment: store_result unused
test_failed 00000064

Symbol: test_failed
   Definitions
      At line 98 in file app\mul_u32.s
   Uses
      At line 95 in file app\mul_u32.s
Comment: test_failed used once
verify_result 00000054

Symbol: verify_result
   Definitions
      At line 90 in file app\mul_u32.s
   Uses
      None
Comment: verify_result unused
14 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

golden_table 00000040

Symbol: golden_table
   Definitions
      At line 169 in file app\mul_u32.s
   Uses
      At line 90 in file app\mul_u32.s
Comment: golden_table used once
myConstants 00000000

Symbol: myConstants
   Definitions
      At line 162 in file app\mul_u32.s
   Uses
      None
Comment: myConstants unused
op1_table 00000000

Symbol: op1_table
   Definitions
      At line 164 in file app\mul_u32.s
   Uses
      At line 76 in file app\mul_u32.s
Comment: op1_table used once
op2_table 00000020

Symbol: op2_table
   Definitions
      At line 166 in file app\mul_u32.s
   Uses
      At line 78 in file app\mul_u32.s
Comment: op2_table used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

myVars 00000000

Symbol: myVars
   Definitions
      At line 175 in file app\mul_u32.s
   Uses
      None
Comment: myVars unused
result_table 00000000

Symbol: result_table
   Definitions
      At line 177 in file app\mul_u32.s
   Uses
      At line 83 in file app\mul_u32.s
Comment: result_table used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADR_7SEG 60000110

Symbol: ADR_7SEG
   Definitions
      At line 28 in file app\mul_u32.s
   Uses
      At line 71 in file app\mul_u32.s
      At line 107 in file app\mul_u32.s

ADR_LCD_STEP 00000001

Symbol: ADR_LCD_STEP
   Definitions
      At line 29 in file app\mul_u32.s
   Uses
      At line 49 in file app\mul_u32.s
      At line 52 in file app\mul_u32.s
      At line 55 in file app\mul_u32.s
      At line 58 in file app\mul_u32.s
      At line 61 in file app\mul_u32.s
      At line 64 in file app\mul_u32.s

ADR_LED 60000100

Symbol: ADR_LED
   Definitions
      At line 27 in file app\mul_u32.s
   Uses
      At line 114 in file app\mul_u32.s
Comment: ADR_LED used once
MSG_FAIL 8E88F9C7

Symbol: MSG_FAIL
   Definitions
      At line 31 in file app\mul_u32.s
   Uses
      At line 108 in file app\mul_u32.s
Comment: MSG_FAIL used once
MSG_PASS 8C889292

Symbol: MSG_PASS
   Definitions
      At line 32 in file app\mul_u32.s
   Uses
      At line 112 in file app\mul_u32.s
Comment: MSG_PASS used once
NR_OF_TESTS 00000008

Symbol: NR_OF_TESTS
   Definitions
      At line 25 in file app\mul_u32.s
   Uses
      At line 103 in file app\mul_u32.s
Comment: NR_OF_TESTS used once
6 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

display_char 00000000

Symbol: display_char
   Definitions
      At line 41 in file app\mul_u32.s
   Uses
      At line 46 in file app\mul_u32.s
Comment: display_char used once
1 symbol
362 symbols in table
