
F446dev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059e4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08005bb8  08005bb8  00015bb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cec  08005cec  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08005cec  08005cec  00015cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005cf4  08005cf4  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cf4  08005cf4  00015cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005cf8  08005cf8  00015cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08005cfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  2000005c  08005d58  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000324  08005d58  00020324  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b6df  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002173  00000000  00000000  0002b7ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e10  00000000  00000000  0002d928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a7b  00000000  00000000  0002e738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000254c9  00000000  00000000  0002f1b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ba23  00000000  00000000  0005467c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000def46  00000000  00000000  0006009f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000040e0  00000000  00000000  0013efe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001430c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005b9c 	.word	0x08005b9c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08005b9c 	.word	0x08005b9c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ab0:	f000 b970 	b.w	8000d94 <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9e08      	ldr	r6, [sp, #32]
 8000ad2:	460d      	mov	r5, r1
 8000ad4:	4604      	mov	r4, r0
 8000ad6:	460f      	mov	r7, r1
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d14a      	bne.n	8000b72 <__udivmoddi4+0xa6>
 8000adc:	428a      	cmp	r2, r1
 8000ade:	4694      	mov	ip, r2
 8000ae0:	d965      	bls.n	8000bae <__udivmoddi4+0xe2>
 8000ae2:	fab2 f382 	clz	r3, r2
 8000ae6:	b143      	cbz	r3, 8000afa <__udivmoddi4+0x2e>
 8000ae8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000aec:	f1c3 0220 	rsb	r2, r3, #32
 8000af0:	409f      	lsls	r7, r3
 8000af2:	fa20 f202 	lsr.w	r2, r0, r2
 8000af6:	4317      	orrs	r7, r2
 8000af8:	409c      	lsls	r4, r3
 8000afa:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000afe:	fa1f f58c 	uxth.w	r5, ip
 8000b02:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b06:	0c22      	lsrs	r2, r4, #16
 8000b08:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b0c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b10:	fb01 f005 	mul.w	r0, r1, r5
 8000b14:	4290      	cmp	r0, r2
 8000b16:	d90a      	bls.n	8000b2e <__udivmoddi4+0x62>
 8000b18:	eb1c 0202 	adds.w	r2, ip, r2
 8000b1c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000b20:	f080 811c 	bcs.w	8000d5c <__udivmoddi4+0x290>
 8000b24:	4290      	cmp	r0, r2
 8000b26:	f240 8119 	bls.w	8000d5c <__udivmoddi4+0x290>
 8000b2a:	3902      	subs	r1, #2
 8000b2c:	4462      	add	r2, ip
 8000b2e:	1a12      	subs	r2, r2, r0
 8000b30:	b2a4      	uxth	r4, r4
 8000b32:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b36:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b3a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b3e:	fb00 f505 	mul.w	r5, r0, r5
 8000b42:	42a5      	cmp	r5, r4
 8000b44:	d90a      	bls.n	8000b5c <__udivmoddi4+0x90>
 8000b46:	eb1c 0404 	adds.w	r4, ip, r4
 8000b4a:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000b4e:	f080 8107 	bcs.w	8000d60 <__udivmoddi4+0x294>
 8000b52:	42a5      	cmp	r5, r4
 8000b54:	f240 8104 	bls.w	8000d60 <__udivmoddi4+0x294>
 8000b58:	4464      	add	r4, ip
 8000b5a:	3802      	subs	r0, #2
 8000b5c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b60:	1b64      	subs	r4, r4, r5
 8000b62:	2100      	movs	r1, #0
 8000b64:	b11e      	cbz	r6, 8000b6e <__udivmoddi4+0xa2>
 8000b66:	40dc      	lsrs	r4, r3
 8000b68:	2300      	movs	r3, #0
 8000b6a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	428b      	cmp	r3, r1
 8000b74:	d908      	bls.n	8000b88 <__udivmoddi4+0xbc>
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	f000 80ed 	beq.w	8000d56 <__udivmoddi4+0x28a>
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b82:	4608      	mov	r0, r1
 8000b84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b88:	fab3 f183 	clz	r1, r3
 8000b8c:	2900      	cmp	r1, #0
 8000b8e:	d149      	bne.n	8000c24 <__udivmoddi4+0x158>
 8000b90:	42ab      	cmp	r3, r5
 8000b92:	d302      	bcc.n	8000b9a <__udivmoddi4+0xce>
 8000b94:	4282      	cmp	r2, r0
 8000b96:	f200 80f8 	bhi.w	8000d8a <__udivmoddi4+0x2be>
 8000b9a:	1a84      	subs	r4, r0, r2
 8000b9c:	eb65 0203 	sbc.w	r2, r5, r3
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	4617      	mov	r7, r2
 8000ba4:	2e00      	cmp	r6, #0
 8000ba6:	d0e2      	beq.n	8000b6e <__udivmoddi4+0xa2>
 8000ba8:	e9c6 4700 	strd	r4, r7, [r6]
 8000bac:	e7df      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000bae:	b902      	cbnz	r2, 8000bb2 <__udivmoddi4+0xe6>
 8000bb0:	deff      	udf	#255	; 0xff
 8000bb2:	fab2 f382 	clz	r3, r2
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	f040 8090 	bne.w	8000cdc <__udivmoddi4+0x210>
 8000bbc:	1a8a      	subs	r2, r1, r2
 8000bbe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bc2:	fa1f fe8c 	uxth.w	lr, ip
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000bcc:	fb07 2015 	mls	r0, r7, r5, r2
 8000bd0:	0c22      	lsrs	r2, r4, #16
 8000bd2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000bd6:	fb0e f005 	mul.w	r0, lr, r5
 8000bda:	4290      	cmp	r0, r2
 8000bdc:	d908      	bls.n	8000bf0 <__udivmoddi4+0x124>
 8000bde:	eb1c 0202 	adds.w	r2, ip, r2
 8000be2:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x122>
 8000be8:	4290      	cmp	r0, r2
 8000bea:	f200 80cb 	bhi.w	8000d84 <__udivmoddi4+0x2b8>
 8000bee:	4645      	mov	r5, r8
 8000bf0:	1a12      	subs	r2, r2, r0
 8000bf2:	b2a4      	uxth	r4, r4
 8000bf4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bf8:	fb07 2210 	mls	r2, r7, r0, r2
 8000bfc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c00:	fb0e fe00 	mul.w	lr, lr, r0
 8000c04:	45a6      	cmp	lr, r4
 8000c06:	d908      	bls.n	8000c1a <__udivmoddi4+0x14e>
 8000c08:	eb1c 0404 	adds.w	r4, ip, r4
 8000c0c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c10:	d202      	bcs.n	8000c18 <__udivmoddi4+0x14c>
 8000c12:	45a6      	cmp	lr, r4
 8000c14:	f200 80bb 	bhi.w	8000d8e <__udivmoddi4+0x2c2>
 8000c18:	4610      	mov	r0, r2
 8000c1a:	eba4 040e 	sub.w	r4, r4, lr
 8000c1e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c22:	e79f      	b.n	8000b64 <__udivmoddi4+0x98>
 8000c24:	f1c1 0720 	rsb	r7, r1, #32
 8000c28:	408b      	lsls	r3, r1
 8000c2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c2e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c32:	fa05 f401 	lsl.w	r4, r5, r1
 8000c36:	fa20 f307 	lsr.w	r3, r0, r7
 8000c3a:	40fd      	lsrs	r5, r7
 8000c3c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c40:	4323      	orrs	r3, r4
 8000c42:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c46:	fa1f fe8c 	uxth.w	lr, ip
 8000c4a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c4e:	0c1c      	lsrs	r4, r3, #16
 8000c50:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c54:	fb08 f50e 	mul.w	r5, r8, lr
 8000c58:	42a5      	cmp	r5, r4
 8000c5a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c5e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c62:	d90b      	bls.n	8000c7c <__udivmoddi4+0x1b0>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000c6c:	f080 8088 	bcs.w	8000d80 <__udivmoddi4+0x2b4>
 8000c70:	42a5      	cmp	r5, r4
 8000c72:	f240 8085 	bls.w	8000d80 <__udivmoddi4+0x2b4>
 8000c76:	f1a8 0802 	sub.w	r8, r8, #2
 8000c7a:	4464      	add	r4, ip
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	b29d      	uxth	r5, r3
 8000c80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c84:	fb09 4413 	mls	r4, r9, r3, r4
 8000c88:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c8c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c90:	45a6      	cmp	lr, r4
 8000c92:	d908      	bls.n	8000ca6 <__udivmoddi4+0x1da>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000c9c:	d26c      	bcs.n	8000d78 <__udivmoddi4+0x2ac>
 8000c9e:	45a6      	cmp	lr, r4
 8000ca0:	d96a      	bls.n	8000d78 <__udivmoddi4+0x2ac>
 8000ca2:	3b02      	subs	r3, #2
 8000ca4:	4464      	add	r4, ip
 8000ca6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000caa:	fba3 9502 	umull	r9, r5, r3, r2
 8000cae:	eba4 040e 	sub.w	r4, r4, lr
 8000cb2:	42ac      	cmp	r4, r5
 8000cb4:	46c8      	mov	r8, r9
 8000cb6:	46ae      	mov	lr, r5
 8000cb8:	d356      	bcc.n	8000d68 <__udivmoddi4+0x29c>
 8000cba:	d053      	beq.n	8000d64 <__udivmoddi4+0x298>
 8000cbc:	b156      	cbz	r6, 8000cd4 <__udivmoddi4+0x208>
 8000cbe:	ebb0 0208 	subs.w	r2, r0, r8
 8000cc2:	eb64 040e 	sbc.w	r4, r4, lr
 8000cc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000cca:	40ca      	lsrs	r2, r1
 8000ccc:	40cc      	lsrs	r4, r1
 8000cce:	4317      	orrs	r7, r2
 8000cd0:	e9c6 7400 	strd	r7, r4, [r6]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cdc:	f1c3 0120 	rsb	r1, r3, #32
 8000ce0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ce4:	fa20 f201 	lsr.w	r2, r0, r1
 8000ce8:	fa25 f101 	lsr.w	r1, r5, r1
 8000cec:	409d      	lsls	r5, r3
 8000cee:	432a      	orrs	r2, r5
 8000cf0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf4:	fa1f fe8c 	uxth.w	lr, ip
 8000cf8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cfc:	fb07 1510 	mls	r5, r7, r0, r1
 8000d00:	0c11      	lsrs	r1, r2, #16
 8000d02:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d06:	fb00 f50e 	mul.w	r5, r0, lr
 8000d0a:	428d      	cmp	r5, r1
 8000d0c:	fa04 f403 	lsl.w	r4, r4, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x258>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000d1a:	d22f      	bcs.n	8000d7c <__udivmoddi4+0x2b0>
 8000d1c:	428d      	cmp	r5, r1
 8000d1e:	d92d      	bls.n	8000d7c <__udivmoddi4+0x2b0>
 8000d20:	3802      	subs	r0, #2
 8000d22:	4461      	add	r1, ip
 8000d24:	1b49      	subs	r1, r1, r5
 8000d26:	b292      	uxth	r2, r2
 8000d28:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d2c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d34:	fb05 f10e 	mul.w	r1, r5, lr
 8000d38:	4291      	cmp	r1, r2
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x282>
 8000d3c:	eb1c 0202 	adds.w	r2, ip, r2
 8000d40:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d44:	d216      	bcs.n	8000d74 <__udivmoddi4+0x2a8>
 8000d46:	4291      	cmp	r1, r2
 8000d48:	d914      	bls.n	8000d74 <__udivmoddi4+0x2a8>
 8000d4a:	3d02      	subs	r5, #2
 8000d4c:	4462      	add	r2, ip
 8000d4e:	1a52      	subs	r2, r2, r1
 8000d50:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d54:	e738      	b.n	8000bc8 <__udivmoddi4+0xfc>
 8000d56:	4631      	mov	r1, r6
 8000d58:	4630      	mov	r0, r6
 8000d5a:	e708      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000d5c:	4639      	mov	r1, r7
 8000d5e:	e6e6      	b.n	8000b2e <__udivmoddi4+0x62>
 8000d60:	4610      	mov	r0, r2
 8000d62:	e6fb      	b.n	8000b5c <__udivmoddi4+0x90>
 8000d64:	4548      	cmp	r0, r9
 8000d66:	d2a9      	bcs.n	8000cbc <__udivmoddi4+0x1f0>
 8000d68:	ebb9 0802 	subs.w	r8, r9, r2
 8000d6c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d70:	3b01      	subs	r3, #1
 8000d72:	e7a3      	b.n	8000cbc <__udivmoddi4+0x1f0>
 8000d74:	4645      	mov	r5, r8
 8000d76:	e7ea      	b.n	8000d4e <__udivmoddi4+0x282>
 8000d78:	462b      	mov	r3, r5
 8000d7a:	e794      	b.n	8000ca6 <__udivmoddi4+0x1da>
 8000d7c:	4640      	mov	r0, r8
 8000d7e:	e7d1      	b.n	8000d24 <__udivmoddi4+0x258>
 8000d80:	46d0      	mov	r8, sl
 8000d82:	e77b      	b.n	8000c7c <__udivmoddi4+0x1b0>
 8000d84:	3d02      	subs	r5, #2
 8000d86:	4462      	add	r2, ip
 8000d88:	e732      	b.n	8000bf0 <__udivmoddi4+0x124>
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	e70a      	b.n	8000ba4 <__udivmoddi4+0xd8>
 8000d8e:	4464      	add	r4, ip
 8000d90:	3802      	subs	r0, #2
 8000d92:	e742      	b.n	8000c1a <__udivmoddi4+0x14e>

08000d94 <__aeabi_idiv0>:
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000d98:	b4b0      	push	{r4, r5, r7}
 8000d9a:	b08f      	sub	sp, #60	; 0x3c
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000da0:	f240 13b1 	movw	r3, #433	; 0x1b1
 8000da4:	62fb      	str	r3, [r7, #44]	; 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000da6:	2307      	movs	r3, #7
 8000da8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8000dac:	2307      	movs	r3, #7
 8000dae:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000db2:	2301      	movs	r3, #1
 8000db4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	new_LoRa.power				   = POWER_20db;
 8000db8:	23ff      	movs	r3, #255	; 0xff
 8000dba:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8000dbe:	2364      	movs	r3, #100	; 0x64
 8000dc0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	new_LoRa.preamble			   = 8         ;
 8000dc4:	2308      	movs	r3, #8
 8000dc6:	86bb      	strh	r3, [r7, #52]	; 0x34

	return new_LoRa;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	461d      	mov	r5, r3
 8000dcc:	f107 040c 	add.w	r4, r7, #12
 8000dd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dd2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dd8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000ddc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	373c      	adds	r7, #60	; 0x3c
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bcb0      	pop	{r4, r5, r7}
 8000de8:	4770      	bx	lr

08000dea <LoRa_reset>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6898      	ldr	r0, [r3, #8]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	899b      	ldrh	r3, [r3, #12]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f002 fa67 	bl	80032d0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000e02:	2001      	movs	r0, #1
 8000e04:	f001 ffc6 	bl	8002d94 <HAL_Delay>
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6898      	ldr	r0, [r3, #8]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	899b      	ldrh	r3, [r3, #12]
 8000e10:	2201      	movs	r2, #1
 8000e12:	4619      	mov	r1, r3
 8000e14:	f002 fa5c 	bl	80032d0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000e18:	2064      	movs	r0, #100	; 0x64
 8000e1a:	f001 ffbb 	bl	8002d94 <HAL_Delay>
}
 8000e1e:	bf00      	nop
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}

08000e26 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000e26:	b580      	push	{r7, lr}
 8000e28:	b084      	sub	sp, #16
 8000e2a:	af00      	add	r7, sp, #0
 8000e2c:	6078      	str	r0, [r7, #4]
 8000e2e:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8000e30:	2101      	movs	r1, #1
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f000 f9ff 	bl	8001236 <LoRa_read>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	73bb      	strb	r3, [r7, #14]
	data = read;
 8000e3c:	7bbb      	ldrb	r3, [r7, #14]
 8000e3e:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d107      	bne.n	8000e56 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8000e46:	7bbb      	ldrb	r3, [r7, #14]
 8000e48:	f023 0307 	bic.w	r3, r3, #7
 8000e4c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	2200      	movs	r2, #0
 8000e52:	61da      	str	r2, [r3, #28]
 8000e54:	e03e      	b.n	8000ed4 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d10c      	bne.n	8000e76 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8000e5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e60:	f023 0307 	bic.w	r3, r3, #7
 8000e64:	b25b      	sxtb	r3, r3
 8000e66:	f043 0301 	orr.w	r3, r3, #1
 8000e6a:	b25b      	sxtb	r3, r3
 8000e6c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2201      	movs	r2, #1
 8000e72:	61da      	str	r2, [r3, #28]
 8000e74:	e02e      	b.n	8000ed4 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d10c      	bne.n	8000e96 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8000e7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e80:	f023 0307 	bic.w	r3, r3, #7
 8000e84:	b25b      	sxtb	r3, r3
 8000e86:	f043 0303 	orr.w	r3, r3, #3
 8000e8a:	b25b      	sxtb	r3, r3
 8000e8c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2203      	movs	r2, #3
 8000e92:	61da      	str	r2, [r3, #28]
 8000e94:	e01e      	b.n	8000ed4 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	2b05      	cmp	r3, #5
 8000e9a:	d10c      	bne.n	8000eb6 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8000e9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ea0:	f023 0307 	bic.w	r3, r3, #7
 8000ea4:	b25b      	sxtb	r3, r3
 8000ea6:	f043 0305 	orr.w	r3, r3, #5
 8000eaa:	b25b      	sxtb	r3, r3
 8000eac:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2205      	movs	r2, #5
 8000eb2:	61da      	str	r2, [r3, #28]
 8000eb4:	e00e      	b.n	8000ed4 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	2b06      	cmp	r3, #6
 8000eba:	d10b      	bne.n	8000ed4 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8000ebc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ec0:	f023 0307 	bic.w	r3, r3, #7
 8000ec4:	b25b      	sxtb	r3, r3
 8000ec6:	f043 0306 	orr.w	r3, r3, #6
 8000eca:	b25b      	sxtb	r3, r3
 8000ecc:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2206      	movs	r2, #6
 8000ed2:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8000ed4:	7bfb      	ldrb	r3, [r7, #15]
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	2101      	movs	r1, #1
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f000 f9c5 	bl	800126a <LoRa_write>
	//HAL_Delay(10);
}
 8000ee0:	bf00      	nop
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	6818      	ldr	r0, [r3, #0]
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	889b      	ldrh	r3, [r3, #4]
 8000f00:	2200      	movs	r2, #0
 8000f02:	4619      	mov	r1, r3
 8000f04:	f002 f9e4 	bl	80032d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	6998      	ldr	r0, [r3, #24]
 8000f0c:	88fa      	ldrh	r2, [r7, #6]
 8000f0e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000f12:	68b9      	ldr	r1, [r7, #8]
 8000f14:	f002 fa7e 	bl	8003414 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f18:	bf00      	nop
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	699b      	ldr	r3, [r3, #24]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f002 fe67 	bl	8003bf2 <HAL_SPI_GetState>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d1f7      	bne.n	8000f1a <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	6998      	ldr	r0, [r3, #24]
 8000f2e:	8b3a      	ldrh	r2, [r7, #24]
 8000f30:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000f34:	6839      	ldr	r1, [r7, #0]
 8000f36:	f002 fba9 	bl	800368c <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f3a:	bf00      	nop
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f002 fe56 	bl	8003bf2 <HAL_SPI_GetState>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d1f7      	bne.n	8000f3c <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	6818      	ldr	r0, [r3, #0]
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	889b      	ldrh	r3, [r3, #4]
 8000f54:	2201      	movs	r2, #1
 8000f56:	4619      	mov	r1, r3
 8000f58:	f002 f9ba 	bl	80032d0 <HAL_GPIO_WritePin>
}
 8000f5c:	bf00      	nop
 8000f5e:	3710      	adds	r7, #16
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	603b      	str	r3, [r7, #0]
 8000f70:	4613      	mov	r3, r2
 8000f72:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	6818      	ldr	r0, [r3, #0]
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	889b      	ldrh	r3, [r3, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	4619      	mov	r1, r3
 8000f80:	f002 f9a6 	bl	80032d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	6998      	ldr	r0, [r3, #24]
 8000f88:	88fa      	ldrh	r2, [r7, #6]
 8000f8a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000f8e:	68b9      	ldr	r1, [r7, #8]
 8000f90:	f002 fa40 	bl	8003414 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f94:	bf00      	nop
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	699b      	ldr	r3, [r3, #24]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f002 fe29 	bl	8003bf2 <HAL_SPI_GetState>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d1f7      	bne.n	8000f96 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	6998      	ldr	r0, [r3, #24]
 8000faa:	8b3a      	ldrh	r2, [r7, #24]
 8000fac:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000fb0:	6839      	ldr	r1, [r7, #0]
 8000fb2:	f002 fa2f 	bl	8003414 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000fb6:	bf00      	nop
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f002 fe18 	bl	8003bf2 <HAL_SPI_GetState>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d1f7      	bne.n	8000fb8 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	6818      	ldr	r0, [r3, #0]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	889b      	ldrh	r3, [r3, #4]
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	f002 f97c 	bl	80032d0 <HAL_GPIO_WritePin>
}
 8000fd8:	bf00      	nop
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8000fec:	2126      	movs	r1, #38	; 0x26
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f000 f921 	bl	8001236 <LoRa_read>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 8000ff8:	78fb      	ldrb	r3, [r7, #3]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d004      	beq.n	8001008 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8000ffe:	7bbb      	ldrb	r3, [r7, #14]
 8001000:	f043 0308 	orr.w	r3, r3, #8
 8001004:	73fb      	strb	r3, [r7, #15]
 8001006:	e003      	b.n	8001010 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8001008:	7bbb      	ldrb	r3, [r7, #14]
 800100a:	f023 0308 	bic.w	r3, r3, #8
 800100e:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	461a      	mov	r2, r3
 8001014:	2126      	movs	r1, #38	; 0x26
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f000 f927 	bl	800126a <LoRa_write>
	HAL_Delay(10);
 800101c:	200a      	movs	r0, #10
 800101e:	f001 feb9 	bl	8002d94 <HAL_Delay>
}
 8001022:	bf00      	nop
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 800102c:	b580      	push	{r7, lr}
 800102e:	b096      	sub	sp, #88	; 0x58
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8001034:	4a17      	ldr	r2, [pc, #92]	; (8001094 <LoRa_setAutoLDO+0x68>)
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	4611      	mov	r1, r2
 800103c:	2250      	movs	r2, #80	; 0x50
 800103e:	4618      	mov	r0, r3
 8001040:	f004 f95c 	bl	80052fc <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800104a:	461a      	mov	r2, r3
 800104c:	2301      	movs	r3, #1
 800104e:	4093      	lsls	r3, r2
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff fa7f 	bl	8000554 <__aeabi_i2d>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800105c:	00db      	lsls	r3, r3, #3
 800105e:	3358      	adds	r3, #88	; 0x58
 8001060:	443b      	add	r3, r7
 8001062:	3b50      	subs	r3, #80	; 0x50
 8001064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001068:	f7ff fc08 	bl	800087c <__aeabi_ddiv>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4610      	mov	r0, r2
 8001072:	4619      	mov	r1, r3
 8001074:	f7ff fcea 	bl	8000a4c <__aeabi_d2iz>
 8001078:	4603      	mov	r3, r0
 800107a:	2b10      	cmp	r3, #16
 800107c:	bfcc      	ite	gt
 800107e:	2301      	movgt	r3, #1
 8001080:	2300      	movle	r3, #0
 8001082:	b2db      	uxtb	r3, r3
 8001084:	4619      	mov	r1, r3
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f7ff ffaa 	bl	8000fe0 <LoRa_setLowDaraRateOptimization>
}
 800108c:	bf00      	nop
 800108e:	3758      	adds	r7, #88	; 0x58
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	08005bb8 	.word	0x08005bb8

08001098 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	04db      	lsls	r3, r3, #19
 80010a6:	115b      	asrs	r3, r3, #5
 80010a8:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	0c1b      	lsrs	r3, r3, #16
 80010ae:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 80010b0:	7afb      	ldrb	r3, [r7, #11]
 80010b2:	461a      	mov	r2, r3
 80010b4:	2106      	movs	r1, #6
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f000 f8d7 	bl	800126a <LoRa_write>
	HAL_Delay(5);
 80010bc:	2005      	movs	r0, #5
 80010be:	f001 fe69 	bl	8002d94 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	0a1b      	lsrs	r3, r3, #8
 80010c6:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 80010c8:	7afb      	ldrb	r3, [r7, #11]
 80010ca:	461a      	mov	r2, r3
 80010cc:	2107      	movs	r1, #7
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f000 f8cb 	bl	800126a <LoRa_write>
	HAL_Delay(5);
 80010d4:	2005      	movs	r0, #5
 80010d6:	f001 fe5d 	bl	8002d94 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 80010de:	7afb      	ldrb	r3, [r7, #11]
 80010e0:	461a      	mov	r2, r3
 80010e2:	2108      	movs	r1, #8
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f000 f8c0 	bl	800126a <LoRa_write>
	HAL_Delay(5);
 80010ea:	2005      	movs	r0, #5
 80010ec:	f001 fe52 	bl	8002d94 <HAL_Delay>
}
 80010f0:	bf00      	nop
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	2b0c      	cmp	r3, #12
 8001106:	dd01      	ble.n	800110c <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8001108:	230c      	movs	r3, #12
 800110a:	603b      	str	r3, [r7, #0]
	if(SF<7)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	2b06      	cmp	r3, #6
 8001110:	dc01      	bgt.n	8001116 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8001112:	2307      	movs	r3, #7
 8001114:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001116:	211e      	movs	r1, #30
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f000 f88c 	bl	8001236 <LoRa_read>
 800111e:	4603      	mov	r3, r0
 8001120:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8001122:	200a      	movs	r0, #10
 8001124:	f001 fe36 	bl	8002d94 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	011b      	lsls	r3, r3, #4
 800112e:	b2da      	uxtb	r2, r3
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	f003 030f 	and.w	r3, r3, #15
 8001136:	b2db      	uxtb	r3, r3
 8001138:	4413      	add	r3, r2
 800113a:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 800113c:	7bbb      	ldrb	r3, [r7, #14]
 800113e:	461a      	mov	r2, r3
 8001140:	211e      	movs	r1, #30
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f000 f891 	bl	800126a <LoRa_write>
	HAL_Delay(10);
 8001148:	200a      	movs	r0, #10
 800114a:	f001 fe23 	bl	8002d94 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f7ff ff6c 	bl	800102c <LoRa_setAutoLDO>
}
 8001154:	bf00      	nop
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001168:	78fb      	ldrb	r3, [r7, #3]
 800116a:	461a      	mov	r2, r3
 800116c:	2109      	movs	r1, #9
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f000 f87b 	bl	800126a <LoRa_write>
	HAL_Delay(10);
 8001174:	200a      	movs	r0, #10
 8001176:	f001 fe0d 	bl	8002d94 <HAL_Delay>
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
	...

08001184 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	460b      	mov	r3, r1
 800118e:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	2b2c      	cmp	r3, #44	; 0x2c
 8001198:	d801      	bhi.n	800119e <LoRa_setOCP+0x1a>
		current = 45;
 800119a:	232d      	movs	r3, #45	; 0x2d
 800119c:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800119e:	78fb      	ldrb	r3, [r7, #3]
 80011a0:	2bf0      	cmp	r3, #240	; 0xf0
 80011a2:	d901      	bls.n	80011a8 <LoRa_setOCP+0x24>
		current = 240;
 80011a4:	23f0      	movs	r3, #240	; 0xf0
 80011a6:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 80011a8:	78fb      	ldrb	r3, [r7, #3]
 80011aa:	2b78      	cmp	r3, #120	; 0x78
 80011ac:	d809      	bhi.n	80011c2 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 80011ae:	78fb      	ldrb	r3, [r7, #3]
 80011b0:	3b2d      	subs	r3, #45	; 0x2d
 80011b2:	4a12      	ldr	r2, [pc, #72]	; (80011fc <LoRa_setOCP+0x78>)
 80011b4:	fb82 1203 	smull	r1, r2, r2, r3
 80011b8:	1052      	asrs	r2, r2, #1
 80011ba:	17db      	asrs	r3, r3, #31
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	73fb      	strb	r3, [r7, #15]
 80011c0:	e00b      	b.n	80011da <LoRa_setOCP+0x56>
	else if(current <= 240)
 80011c2:	78fb      	ldrb	r3, [r7, #3]
 80011c4:	2bf0      	cmp	r3, #240	; 0xf0
 80011c6:	d808      	bhi.n	80011da <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	331e      	adds	r3, #30
 80011cc:	4a0b      	ldr	r2, [pc, #44]	; (80011fc <LoRa_setOCP+0x78>)
 80011ce:	fb82 1203 	smull	r1, r2, r2, r3
 80011d2:	1092      	asrs	r2, r2, #2
 80011d4:	17db      	asrs	r3, r3, #31
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 80011da:	7bfb      	ldrb	r3, [r7, #15]
 80011dc:	3320      	adds	r3, #32
 80011de:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 80011e0:	7bfb      	ldrb	r3, [r7, #15]
 80011e2:	461a      	mov	r2, r3
 80011e4:	210b      	movs	r1, #11
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f000 f83f 	bl	800126a <LoRa_write>
	HAL_Delay(10);
 80011ec:	200a      	movs	r0, #10
 80011ee:	f001 fdd1 	bl	8002d94 <HAL_Delay>
}
 80011f2:	bf00      	nop
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	66666667 	.word	0x66666667

08001200 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8001208:	211e      	movs	r1, #30
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 f813 	bl	8001236 <LoRa_read>
 8001210:	4603      	mov	r3, r0
 8001212:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8001214:	7bfb      	ldrb	r3, [r7, #15]
 8001216:	f043 0307 	orr.w	r3, r3, #7
 800121a:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 800121c:	7bbb      	ldrb	r3, [r7, #14]
 800121e:	461a      	mov	r2, r3
 8001220:	211e      	movs	r1, #30
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f000 f821 	bl	800126a <LoRa_write>
	HAL_Delay(10);
 8001228:	200a      	movs	r0, #10
 800122a:	f001 fdb3 	bl	8002d94 <HAL_Delay>
}
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8001236:	b580      	push	{r7, lr}
 8001238:	b086      	sub	sp, #24
 800123a:	af02      	add	r7, sp, #8
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	460b      	mov	r3, r1
 8001240:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8001242:	78fb      	ldrb	r3, [r7, #3]
 8001244:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001248:	b2db      	uxtb	r3, r3
 800124a:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 800124c:	f107 030f 	add.w	r3, r7, #15
 8001250:	f107 010e 	add.w	r1, r7, #14
 8001254:	2201      	movs	r2, #1
 8001256:	9200      	str	r2, [sp, #0]
 8001258:	2201      	movs	r2, #1
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff fe44 	bl	8000ee8 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8001260:	7bfb      	ldrb	r3, [r7, #15]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 800126a:	b580      	push	{r7, lr}
 800126c:	b086      	sub	sp, #24
 800126e:	af02      	add	r7, sp, #8
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	460b      	mov	r3, r1
 8001274:	70fb      	strb	r3, [r7, #3]
 8001276:	4613      	mov	r3, r2
 8001278:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 800127a:	78fb      	ldrb	r3, [r7, #3]
 800127c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001280:	b2db      	uxtb	r3, r3
 8001282:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001284:	78bb      	ldrb	r3, [r7, #2]
 8001286:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8001288:	f107 030f 	add.w	r3, r7, #15
 800128c:	f107 010e 	add.w	r1, r7, #14
 8001290:	2201      	movs	r2, #1
 8001292:	9200      	str	r2, [sp, #0]
 8001294:	2201      	movs	r2, #1
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff fe64 	bl	8000f64 <LoRa_writeReg>
	//HAL_Delay(5);
}
 800129c:	bf00      	nop
 800129e:	3710      	adds	r7, #16
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

	return 1;
 80012ac:	2301      	movs	r3, #1
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b084      	sub	sp, #16
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff ffee 	bl	80012a4 <LoRa_isvalid>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	f000 8096 	beq.w	80013fc <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80012d0:	2100      	movs	r1, #0
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f7ff fda7 	bl	8000e26 <LoRa_gotoMode>
			HAL_Delay(10);
 80012d8:	200a      	movs	r0, #10
 80012da:	f001 fd5b 	bl	8002d94 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80012de:	2101      	movs	r1, #1
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ffa8 	bl	8001236 <LoRa_read>
 80012e6:	4603      	mov	r3, r0
 80012e8:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80012ea:	200a      	movs	r0, #10
 80012ec:	f001 fd52 	bl	8002d94 <HAL_Delay>
			data = read | 0x80;
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80012f6:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 80012f8:	7bbb      	ldrb	r3, [r7, #14]
 80012fa:	461a      	mov	r2, r3
 80012fc:	2101      	movs	r1, #1
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff ffb3 	bl	800126a <LoRa_write>
			HAL_Delay(100);
 8001304:	2064      	movs	r0, #100	; 0x64
 8001306:	f001 fd45 	bl	8002d94 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6a1b      	ldr	r3, [r3, #32]
 800130e:	4619      	mov	r1, r3
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff fec1 	bl	8001098 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800131c:	4619      	mov	r1, r3
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff ff1c 	bl	800115c <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800132a:	4619      	mov	r1, r3
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f7ff ff29 	bl	8001184 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8001332:	2223      	movs	r2, #35	; 0x23
 8001334:	210c      	movs	r1, #12
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff ff97 	bl	800126a <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ff5f 	bl	8001200 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001348:	4619      	mov	r1, r3
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff fed4 	bl	80010f8 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001350:	22ff      	movs	r2, #255	; 0xff
 8001352:	211f      	movs	r1, #31
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff ff88 	bl	800126a <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 800135a:	2300      	movs	r3, #0
 800135c:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001364:	011b      	lsls	r3, r3, #4
 8001366:	b2da      	uxtb	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	b2db      	uxtb	r3, r3
 8001372:	4413      	add	r3, r2
 8001374:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001376:	7bbb      	ldrb	r3, [r7, #14]
 8001378:	461a      	mov	r2, r3
 800137a:	211d      	movs	r1, #29
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ff74 	bl	800126a <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff fe52 	bl	800102c <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800138c:	0a1b      	lsrs	r3, r3, #8
 800138e:	b29b      	uxth	r3, r3
 8001390:	b2db      	uxtb	r3, r3
 8001392:	461a      	mov	r2, r3
 8001394:	2120      	movs	r1, #32
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7ff ff67 	bl	800126a <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	461a      	mov	r2, r3
 80013a4:	2121      	movs	r1, #33	; 0x21
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ff5f 	bl	800126a <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 80013ac:	2140      	movs	r1, #64	; 0x40
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff ff41 	bl	8001236 <LoRa_read>
 80013b4:	4603      	mov	r3, r0
 80013b6:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 80013b8:	7bfb      	ldrb	r3, [r7, #15]
 80013ba:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80013be:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 80013c0:	7bbb      	ldrb	r3, [r7, #14]
 80013c2:	461a      	mov	r2, r3
 80013c4:	2140      	movs	r1, #64	; 0x40
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7ff ff4f 	bl	800126a <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 80013cc:	2101      	movs	r1, #1
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f7ff fd29 	bl	8000e26 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2201      	movs	r2, #1
 80013d8:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80013da:	200a      	movs	r0, #10
 80013dc:	f001 fcda 	bl	8002d94 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80013e0:	2142      	movs	r1, #66	; 0x42
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f7ff ff27 	bl	8001236 <LoRa_read>
 80013e8:	4603      	mov	r3, r0
 80013ea:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
 80013ee:	2b12      	cmp	r3, #18
 80013f0:	d101      	bne.n	80013f6 <LoRa_init+0x13c>
				return LORA_OK;
 80013f2:	23c8      	movs	r3, #200	; 0xc8
 80013f4:	e004      	b.n	8001400 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 80013f6:	f44f 73ca 	mov.w	r3, #404	; 0x194
 80013fa:	e001      	b.n	8001400 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 80013fc:	f240 13f7 	movw	r3, #503	; 0x1f7
	}
}
 8001400:	4618      	mov	r0, r3
 8001402:	3710      	adds	r7, #16
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}

08001408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <__NVIC_GetPriorityGrouping+0x18>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	0a1b      	lsrs	r3, r3, #8
 8001412:	f003 0307 	and.w	r3, r3, #7
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001432:	2b00      	cmp	r3, #0
 8001434:	db0b      	blt.n	800144e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	f003 021f 	and.w	r2, r3, #31
 800143c:	4907      	ldr	r1, [pc, #28]	; (800145c <__NVIC_EnableIRQ+0x38>)
 800143e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001442:	095b      	lsrs	r3, r3, #5
 8001444:	2001      	movs	r0, #1
 8001446:	fa00 f202 	lsl.w	r2, r0, r2
 800144a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	e000e100 	.word	0xe000e100

08001460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	6039      	str	r1, [r7, #0]
 800146a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001470:	2b00      	cmp	r3, #0
 8001472:	db0a      	blt.n	800148a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b2da      	uxtb	r2, r3
 8001478:	490c      	ldr	r1, [pc, #48]	; (80014ac <__NVIC_SetPriority+0x4c>)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	0112      	lsls	r2, r2, #4
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	440b      	add	r3, r1
 8001484:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001488:	e00a      	b.n	80014a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	b2da      	uxtb	r2, r3
 800148e:	4908      	ldr	r1, [pc, #32]	; (80014b0 <__NVIC_SetPriority+0x50>)
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	3b04      	subs	r3, #4
 8001498:	0112      	lsls	r2, r2, #4
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	440b      	add	r3, r1
 800149e:	761a      	strb	r2, [r3, #24]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000e100 	.word	0xe000e100
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b089      	sub	sp, #36	; 0x24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f1c3 0307 	rsb	r3, r3, #7
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	bf28      	it	cs
 80014d2:	2304      	movcs	r3, #4
 80014d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3304      	adds	r3, #4
 80014da:	2b06      	cmp	r3, #6
 80014dc:	d902      	bls.n	80014e4 <NVIC_EncodePriority+0x30>
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3b03      	subs	r3, #3
 80014e2:	e000      	b.n	80014e6 <NVIC_EncodePriority+0x32>
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43da      	mvns	r2, r3
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	401a      	ands	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	43d9      	mvns	r1, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	4313      	orrs	r3, r2
         );
}
 800150e:	4618      	mov	r0, r3
 8001510:	3724      	adds	r7, #36	; 0x24
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
	...

0800151c <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8001528:	4a0d      	ldr	r2, [pc, #52]	; (8001560 <LL_DMA_SetDataTransferDirection+0x44>)
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	4413      	add	r3, r2
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	461a      	mov	r2, r3
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	4413      	add	r3, r2
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800153c:	4908      	ldr	r1, [pc, #32]	; (8001560 <LL_DMA_SetDataTransferDirection+0x44>)
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	440b      	add	r3, r1
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	4619      	mov	r1, r3
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	440b      	add	r3, r1
 800154a:	4619      	mov	r1, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4313      	orrs	r3, r2
 8001550:	600b      	str	r3, [r1, #0]
}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	08005c80 	.word	0x08005c80

08001564 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8001570:	4a0d      	ldr	r2, [pc, #52]	; (80015a8 <LL_DMA_SetMode+0x44>)
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	4413      	add	r3, r2
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	4413      	add	r3, r2
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 8001584:	4908      	ldr	r1, [pc, #32]	; (80015a8 <LL_DMA_SetMode+0x44>)
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	440b      	add	r3, r1
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	4619      	mov	r1, r3
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	440b      	add	r3, r1
 8001592:	4619      	mov	r1, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4313      	orrs	r3, r2
 8001598:	600b      	str	r3, [r1, #0]
}
 800159a:	bf00      	nop
 800159c:	3714      	adds	r7, #20
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	08005c80 	.word	0x08005c80

080015ac <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 80015b8:	4a0d      	ldr	r2, [pc, #52]	; (80015f0 <LL_DMA_SetPeriphIncMode+0x44>)
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	4413      	add	r3, r2
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	461a      	mov	r2, r3
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	4413      	add	r3, r2
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80015cc:	4908      	ldr	r1, [pc, #32]	; (80015f0 <LL_DMA_SetPeriphIncMode+0x44>)
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	440b      	add	r3, r1
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	4619      	mov	r1, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	440b      	add	r3, r1
 80015da:	4619      	mov	r1, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4313      	orrs	r3, r2
 80015e0:	600b      	str	r3, [r1, #0]
}
 80015e2:	bf00      	nop
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	08005c80 	.word	0x08005c80

080015f4 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8001600:	4a0d      	ldr	r2, [pc, #52]	; (8001638 <LL_DMA_SetMemoryIncMode+0x44>)
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	4413      	add	r3, r2
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	461a      	mov	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	4413      	add	r3, r2
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001614:	4908      	ldr	r1, [pc, #32]	; (8001638 <LL_DMA_SetMemoryIncMode+0x44>)
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	440b      	add	r3, r1
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	4619      	mov	r1, r3
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	440b      	add	r3, r1
 8001622:	4619      	mov	r1, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4313      	orrs	r3, r2
 8001628:	600b      	str	r3, [r1, #0]
}
 800162a:	bf00      	nop
 800162c:	3714      	adds	r7, #20
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	08005c80 	.word	0x08005c80

0800163c <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 800163c:	b480      	push	{r7}
 800163e:	b085      	sub	sp, #20
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8001648:	4a0d      	ldr	r2, [pc, #52]	; (8001680 <LL_DMA_SetPeriphSize+0x44>)
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	4413      	add	r3, r2
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	461a      	mov	r2, r3
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	4413      	add	r3, r2
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800165c:	4908      	ldr	r1, [pc, #32]	; (8001680 <LL_DMA_SetPeriphSize+0x44>)
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	440b      	add	r3, r1
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	4619      	mov	r1, r3
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	440b      	add	r3, r1
 800166a:	4619      	mov	r1, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	4313      	orrs	r3, r2
 8001670:	600b      	str	r3, [r1, #0]
}
 8001672:	bf00      	nop
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	08005c80 	.word	0x08005c80

08001684 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	60f8      	str	r0, [r7, #12]
 800168c:	60b9      	str	r1, [r7, #8]
 800168e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8001690:	4a0d      	ldr	r2, [pc, #52]	; (80016c8 <LL_DMA_SetMemorySize+0x44>)
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	4413      	add	r3, r2
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	461a      	mov	r2, r3
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	4413      	add	r3, r2
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 80016a4:	4908      	ldr	r1, [pc, #32]	; (80016c8 <LL_DMA_SetMemorySize+0x44>)
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	440b      	add	r3, r1
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	4619      	mov	r1, r3
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	440b      	add	r3, r1
 80016b2:	4619      	mov	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	600b      	str	r3, [r1, #0]
}
 80016ba:	bf00      	nop
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	08005c80 	.word	0x08005c80

080016cc <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 80016d8:	4a0d      	ldr	r2, [pc, #52]	; (8001710 <LL_DMA_SetStreamPriorityLevel+0x44>)
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	4413      	add	r3, r2
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	461a      	mov	r2, r3
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	4413      	add	r3, r2
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80016ec:	4908      	ldr	r1, [pc, #32]	; (8001710 <LL_DMA_SetStreamPriorityLevel+0x44>)
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	440b      	add	r3, r1
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	4619      	mov	r1, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	440b      	add	r3, r1
 80016fa:	4619      	mov	r1, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4313      	orrs	r3, r2
 8001700:	600b      	str	r3, [r1, #0]
}
 8001702:	bf00      	nop
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	08005c80 	.word	0x08005c80

08001714 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8001720:	4a0d      	ldr	r2, [pc, #52]	; (8001758 <LL_DMA_SetDataLength+0x44>)
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	4413      	add	r3, r2
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	4413      	add	r3, r2
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	0c1b      	lsrs	r3, r3, #16
 8001732:	041b      	lsls	r3, r3, #16
 8001734:	4908      	ldr	r1, [pc, #32]	; (8001758 <LL_DMA_SetDataLength+0x44>)
 8001736:	68ba      	ldr	r2, [r7, #8]
 8001738:	440a      	add	r2, r1
 800173a:	7812      	ldrb	r2, [r2, #0]
 800173c:	4611      	mov	r1, r2
 800173e:	68fa      	ldr	r2, [r7, #12]
 8001740:	440a      	add	r2, r1
 8001742:	4611      	mov	r1, r2
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	4313      	orrs	r3, r2
 8001748:	604b      	str	r3, [r1, #4]
}
 800174a:	bf00      	nop
 800174c:	3714      	adds	r7, #20
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	08005c80 	.word	0x08005c80

0800175c <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	60f8      	str	r0, [r7, #12]
 8001764:	60b9      	str	r1, [r7, #8]
 8001766:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8001768:	4a0d      	ldr	r2, [pc, #52]	; (80017a0 <LL_DMA_SetChannelSelection+0x44>)
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	4413      	add	r3, r2
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	461a      	mov	r2, r3
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	4413      	add	r3, r2
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800177c:	4908      	ldr	r1, [pc, #32]	; (80017a0 <LL_DMA_SetChannelSelection+0x44>)
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	440b      	add	r3, r1
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	4619      	mov	r1, r3
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	440b      	add	r3, r1
 800178a:	4619      	mov	r1, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	4313      	orrs	r3, r2
 8001790:	600b      	str	r3, [r1, #0]
}
 8001792:	bf00      	nop
 8001794:	3714      	adds	r7, #20
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	08005c80 	.word	0x08005c80

080017a4 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 80017ae:	4a0c      	ldr	r2, [pc, #48]	; (80017e0 <LL_DMA_DisableFifoMode+0x3c>)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	4413      	add	r3, r2
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	461a      	mov	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4413      	add	r3, r2
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	4908      	ldr	r1, [pc, #32]	; (80017e0 <LL_DMA_DisableFifoMode+0x3c>)
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	440a      	add	r2, r1
 80017c4:	7812      	ldrb	r2, [r2, #0]
 80017c6:	4611      	mov	r1, r2
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	440a      	add	r2, r1
 80017cc:	f023 0304 	bic.w	r3, r3, #4
 80017d0:	6153      	str	r3, [r2, #20]
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	08005c80 	.word	0x08005c80

080017e4 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
 80017f0:	603b      	str	r3, [r7, #0]
  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	2b40      	cmp	r3, #64	; 0x40
 80017f6:	d114      	bne.n	8001822 <LL_DMA_ConfigAddresses+0x3e>
  {
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, SrcAddress);
 80017f8:	4a17      	ldr	r2, [pc, #92]	; (8001858 <LL_DMA_ConfigAddresses+0x74>)
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	4413      	add	r3, r2
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	461a      	mov	r2, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	4413      	add	r3, r2
 8001806:	461a      	mov	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, DstAddress);
 800180c:	4a12      	ldr	r2, [pc, #72]	; (8001858 <LL_DMA_ConfigAddresses+0x74>)
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	4413      	add	r3, r2
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	461a      	mov	r2, r3
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	4413      	add	r3, r2
 800181a:	461a      	mov	r2, r3
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
  }
}
 8001820:	e013      	b.n	800184a <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
 8001822:	4a0d      	ldr	r2, [pc, #52]	; (8001858 <LL_DMA_ConfigAddresses+0x74>)
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	4413      	add	r3, r2
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	461a      	mov	r2, r3
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4413      	add	r3, r2
 8001830:	461a      	mov	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
 8001836:	4a08      	ldr	r2, [pc, #32]	; (8001858 <LL_DMA_ConfigAddresses+0x74>)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	4413      	add	r3, r2
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	4413      	add	r3, r2
 8001844:	461a      	mov	r2, r3
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	60d3      	str	r3, [r2, #12]
}
 800184a:	bf00      	nop
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	08005c80 	.word	0x08005c80

0800185c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
 8001864:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8001866:	4a0c      	ldr	r2, [pc, #48]	; (8001898 <LL_DMA_EnableIT_TC+0x3c>)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	4413      	add	r3, r2
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	461a      	mov	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4413      	add	r3, r2
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4908      	ldr	r1, [pc, #32]	; (8001898 <LL_DMA_EnableIT_TC+0x3c>)
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	440a      	add	r2, r1
 800187c:	7812      	ldrb	r2, [r2, #0]
 800187e:	4611      	mov	r1, r2
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	440a      	add	r2, r1
 8001884:	f043 0310 	orr.w	r3, r3, #16
 8001888:	6013      	str	r3, [r2, #0]
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	08005c80 	.word	0x08005c80

0800189c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80018a0:	4b05      	ldr	r3, [pc, #20]	; (80018b8 <LL_RCC_HSI_Enable+0x1c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a04      	ldr	r2, [pc, #16]	; (80018b8 <LL_RCC_HSI_Enable+0x1c>)
 80018a6:	f043 0301 	orr.w	r3, r3, #1
 80018aa:	6013      	str	r3, [r2, #0]
}
 80018ac:	bf00      	nop
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800

080018bc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80018c0:	4b06      	ldr	r3, [pc, #24]	; (80018dc <LL_RCC_HSI_IsReady+0x20>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	bf0c      	ite	eq
 80018cc:	2301      	moveq	r3, #1
 80018ce:	2300      	movne	r3, #0
 80018d0:	b2db      	uxtb	r3, r3
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	40023800 	.word	0x40023800

080018e0 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80018e8:	4b07      	ldr	r3, [pc, #28]	; (8001908 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	4904      	ldr	r1, [pc, #16]	; (8001908 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80018f6:	4313      	orrs	r3, r2
 80018f8:	600b      	str	r3, [r1, #0]
}
 80018fa:	bf00      	nop
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	40023800 	.word	0x40023800

0800190c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001914:	4b06      	ldr	r3, [pc, #24]	; (8001930 <LL_RCC_SetSysClkSource+0x24>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f023 0203 	bic.w	r2, r3, #3
 800191c:	4904      	ldr	r1, [pc, #16]	; (8001930 <LL_RCC_SetSysClkSource+0x24>)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4313      	orrs	r3, r2
 8001922:	608b      	str	r3, [r1, #8]
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr
 8001930:	40023800 	.word	0x40023800

08001934 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001938:	4b04      	ldr	r3, [pc, #16]	; (800194c <LL_RCC_GetSysClkSource+0x18>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 030c 	and.w	r3, r3, #12
}
 8001940:	4618      	mov	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	40023800 	.word	0x40023800

08001950 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001958:	4b06      	ldr	r3, [pc, #24]	; (8001974 <LL_RCC_SetAHBPrescaler+0x24>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001960:	4904      	ldr	r1, [pc, #16]	; (8001974 <LL_RCC_SetAHBPrescaler+0x24>)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4313      	orrs	r3, r2
 8001966:	608b      	str	r3, [r1, #8]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	40023800 	.word	0x40023800

08001978 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <LL_RCC_SetAPB1Prescaler+0x24>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001988:	4904      	ldr	r1, [pc, #16]	; (800199c <LL_RCC_SetAPB1Prescaler+0x24>)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4313      	orrs	r3, r2
 800198e:	608b      	str	r3, [r1, #8]
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	40023800 	.word	0x40023800

080019a0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80019a8:	4b06      	ldr	r3, [pc, #24]	; (80019c4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019b0:	4904      	ldr	r1, [pc, #16]	; (80019c4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	608b      	str	r3, [r1, #8]
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	40023800 	.word	0x40023800

080019c8 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 80019d0:	4b07      	ldr	r3, [pc, #28]	; (80019f0 <LL_RCC_SetTIMPrescaler+0x28>)
 80019d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80019d6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80019da:	4905      	ldr	r1, [pc, #20]	; (80019f0 <LL_RCC_SetTIMPrescaler+0x28>)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	4313      	orrs	r3, r2
 80019e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	40023800 	.word	0x40023800

080019f4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80019f8:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <LL_RCC_PLL_Enable+0x1c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a04      	ldr	r2, [pc, #16]	; (8001a10 <LL_RCC_PLL_Enable+0x1c>)
 80019fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a02:	6013      	str	r3, [r2, #0]
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	40023800 	.word	0x40023800

08001a14 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001a18:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <LL_RCC_PLL_IsReady+0x24>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a20:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a24:	bf0c      	ite	eq
 8001a26:	2301      	moveq	r3, #1
 8001a28:	2300      	movne	r3, #0
 8001a2a:	b2db      	uxtb	r3, r3
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	40023800 	.word	0x40023800

08001a3c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
 8001a48:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8001a4a:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001a4c:	685a      	ldr	r2, [r3, #4]
 8001a4e:	4b11      	ldr	r3, [pc, #68]	; (8001a94 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 8001a50:	4013      	ands	r3, r2
 8001a52:	68f9      	ldr	r1, [r7, #12]
 8001a54:	68ba      	ldr	r2, [r7, #8]
 8001a56:	4311      	orrs	r1, r2
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	0192      	lsls	r2, r2, #6
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	490c      	ldr	r1, [pc, #48]	; (8001a90 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001a60:	4313      	orrs	r3, r2
 8001a62:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001a64:	4b0a      	ldr	r3, [pc, #40]	; (8001a90 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001a6c:	4908      	ldr	r1, [pc, #32]	; (8001a90 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 8001a74:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8001a7c:	4904      	ldr	r1, [pc, #16]	; (8001a90 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8001a84:	bf00      	nop
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	40023800 	.word	0x40023800
 8001a94:	ffbf8000 	.word	0xffbf8000

08001a98 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001aa0:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001aa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001aa4:	4907      	ldr	r1, [pc, #28]	; (8001ac4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001aac:	4b05      	ldr	r3, [pc, #20]	; (8001ac4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001aae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
}
 8001ab8:	bf00      	nop
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	40023800 	.word	0x40023800

08001ac8 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b085      	sub	sp, #20
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001ad0:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ad2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ad4:	4907      	ldr	r1, [pc, #28]	; (8001af4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001adc:	4b05      	ldr	r3, [pc, #20]	; (8001af4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001ade:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
}
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	40023800 	.word	0x40023800

08001af8 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001b02:	4a13      	ldr	r2, [pc, #76]	; (8001b50 <LL_SYSCFG_SetEXTISource+0x58>)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	3302      	adds	r3, #2
 8001b0a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	0c1b      	lsrs	r3, r3, #16
 8001b12:	43db      	mvns	r3, r3
 8001b14:	ea02 0103 	and.w	r1, r2, r3
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	0c1b      	lsrs	r3, r3, #16
 8001b1c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	fa93 f3a3 	rbit	r3, r3
 8001b24:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	fab3 f383 	clz	r3, r3
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	461a      	mov	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	fa03 f202 	lsl.w	r2, r3, r2
 8001b36:	4806      	ldr	r0, [pc, #24]	; (8001b50 <LL_SYSCFG_SetEXTISource+0x58>)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	430a      	orrs	r2, r1
 8001b3e:	3302      	adds	r3, #2
 8001b40:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001b44:	bf00      	nop
 8001b46:	3714      	adds	r7, #20
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	40013800 	.word	0x40013800

08001b54 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001b5c:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <LL_FLASH_SetLatency+0x24>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f023 020f 	bic.w	r2, r3, #15
 8001b64:	4904      	ldr	r1, [pc, #16]	; (8001b78 <LL_FLASH_SetLatency+0x24>)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	600b      	str	r3, [r1, #0]
}
 8001b6c:	bf00      	nop
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	40023c00 	.word	0x40023c00

08001b7c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001b80:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <LL_FLASH_GetLatency+0x18>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 030f 	and.w	r3, r3, #15
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	40023c00 	.word	0x40023c00

08001b98 <LL_PWR_EnableOverDriveMode>:
  * @brief  Enable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_EnableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_ODEN);
 8001b9c:	4b05      	ldr	r3, [pc, #20]	; (8001bb4 <LL_PWR_EnableOverDriveMode+0x1c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a04      	ldr	r2, [pc, #16]	; (8001bb4 <LL_PWR_EnableOverDriveMode+0x1c>)
 8001ba2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba6:	6013      	str	r3, [r2, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40007000 	.word	0x40007000

08001bb8 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001bc8:	4904      	ldr	r1, [pc, #16]	; (8001bdc <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	600b      	str	r3, [r1, #0]
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	40007000 	.word	0x40007000

08001be0 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001be4:	4b07      	ldr	r3, [pc, #28]	; (8001c04 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001bf0:	bf0c      	ite	eq
 8001bf2:	2301      	moveq	r3, #1
 8001bf4:	2300      	movne	r3, #0
 8001bf6:	b2db      	uxtb	r3, r3
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	40007000 	.word	0x40007000

08001c08 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	601a      	str	r2, [r3, #0]
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d01c      	beq.n	8001c72 <LL_TIM_OC_DisableFast+0x4a>
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	d017      	beq.n	8001c6e <LL_TIM_OC_DisableFast+0x46>
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	2b10      	cmp	r3, #16
 8001c42:	d012      	beq.n	8001c6a <LL_TIM_OC_DisableFast+0x42>
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	2b40      	cmp	r3, #64	; 0x40
 8001c48:	d00d      	beq.n	8001c66 <LL_TIM_OC_DisableFast+0x3e>
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c50:	d007      	beq.n	8001c62 <LL_TIM_OC_DisableFast+0x3a>
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c58:	d101      	bne.n	8001c5e <LL_TIM_OC_DisableFast+0x36>
 8001c5a:	2305      	movs	r3, #5
 8001c5c:	e00a      	b.n	8001c74 <LL_TIM_OC_DisableFast+0x4c>
 8001c5e:	2306      	movs	r3, #6
 8001c60:	e008      	b.n	8001c74 <LL_TIM_OC_DisableFast+0x4c>
 8001c62:	2304      	movs	r3, #4
 8001c64:	e006      	b.n	8001c74 <LL_TIM_OC_DisableFast+0x4c>
 8001c66:	2303      	movs	r3, #3
 8001c68:	e004      	b.n	8001c74 <LL_TIM_OC_DisableFast+0x4c>
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	e002      	b.n	8001c74 <LL_TIM_OC_DisableFast+0x4c>
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e000      	b.n	8001c74 <LL_TIM_OC_DisableFast+0x4c>
 8001c72:	2300      	movs	r3, #0
 8001c74:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	3318      	adds	r3, #24
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	7bfb      	ldrb	r3, [r7, #15]
 8001c7e:	4a0b      	ldr	r2, [pc, #44]	; (8001cac <LL_TIM_OC_DisableFast+0x84>)
 8001c80:	5cd3      	ldrb	r3, [r2, r3]
 8001c82:	440b      	add	r3, r1
 8001c84:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	4908      	ldr	r1, [pc, #32]	; (8001cb0 <LL_TIM_OC_DisableFast+0x88>)
 8001c8e:	5ccb      	ldrb	r3, [r1, r3]
 8001c90:	4619      	mov	r1, r3
 8001c92:	2304      	movs	r3, #4
 8001c94:	408b      	lsls	r3, r1
 8001c96:	43db      	mvns	r3, r3
 8001c98:	401a      	ands	r2, r3
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	601a      	str	r2, [r3, #0]

}
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	08005c88 	.word	0x08005c88
 8001cb0:	08005c90 	.word	0x08005c90

08001cb4 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d01c      	beq.n	8001cfe <LL_TIM_OC_EnablePreload+0x4a>
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	d017      	beq.n	8001cfa <LL_TIM_OC_EnablePreload+0x46>
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	2b10      	cmp	r3, #16
 8001cce:	d012      	beq.n	8001cf6 <LL_TIM_OC_EnablePreload+0x42>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	2b40      	cmp	r3, #64	; 0x40
 8001cd4:	d00d      	beq.n	8001cf2 <LL_TIM_OC_EnablePreload+0x3e>
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cdc:	d007      	beq.n	8001cee <LL_TIM_OC_EnablePreload+0x3a>
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ce4:	d101      	bne.n	8001cea <LL_TIM_OC_EnablePreload+0x36>
 8001ce6:	2305      	movs	r3, #5
 8001ce8:	e00a      	b.n	8001d00 <LL_TIM_OC_EnablePreload+0x4c>
 8001cea:	2306      	movs	r3, #6
 8001cec:	e008      	b.n	8001d00 <LL_TIM_OC_EnablePreload+0x4c>
 8001cee:	2304      	movs	r3, #4
 8001cf0:	e006      	b.n	8001d00 <LL_TIM_OC_EnablePreload+0x4c>
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e004      	b.n	8001d00 <LL_TIM_OC_EnablePreload+0x4c>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e002      	b.n	8001d00 <LL_TIM_OC_EnablePreload+0x4c>
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e000      	b.n	8001d00 <LL_TIM_OC_EnablePreload+0x4c>
 8001cfe:	2300      	movs	r3, #0
 8001d00:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	3318      	adds	r3, #24
 8001d06:	4619      	mov	r1, r3
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <LL_TIM_OC_EnablePreload+0x80>)
 8001d0c:	5cd3      	ldrb	r3, [r2, r3]
 8001d0e:	440b      	add	r3, r1
 8001d10:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	7bfb      	ldrb	r3, [r7, #15]
 8001d18:	4907      	ldr	r1, [pc, #28]	; (8001d38 <LL_TIM_OC_EnablePreload+0x84>)
 8001d1a:	5ccb      	ldrb	r3, [r1, r3]
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	2308      	movs	r3, #8
 8001d20:	408b      	lsls	r3, r1
 8001d22:	431a      	orrs	r2, r3
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	601a      	str	r2, [r3, #0]
}
 8001d28:	bf00      	nop
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	08005c88 	.word	0x08005c88
 8001d38:	08005c90 	.word	0x08005c90

08001d3c <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	683a      	ldr	r2, [r7, #0]
 8001d4a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001d6a:	f023 0307 	bic.w	r3, r3, #7
 8001d6e:	683a      	ldr	r2, [r7, #0]
 8001d70:	431a      	orrs	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	609a      	str	r2, [r3, #8]
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
 8001d8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	605a      	str	r2, [r3, #4]
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	609a      	str	r2, [r3, #8]
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	60da      	str	r2, [r3, #12]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	691b      	ldr	r3, [r3, #16]
 8001df4:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	695b      	ldr	r3, [r3, #20]
 8001e00:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	615a      	str	r2, [r3, #20]
}
 8001e08:	bf00      	nop
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e24:	2b80      	cmp	r3, #128	; 0x80
 8001e26:	bf0c      	ite	eq
 8001e28:	2301      	moveq	r3, #1
 8001e2a:	2300      	movne	r3, #0
 8001e2c:	b2db      	uxtb	r3, r3
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b089      	sub	sp, #36	; 0x24
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	330c      	adds	r3, #12
 8001e46:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	e853 3f00 	ldrex	r3, [r3]
 8001e4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f043 0320 	orr.w	r3, r3, #32
 8001e56:	61fb      	str	r3, [r7, #28]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	330c      	adds	r3, #12
 8001e5c:	69fa      	ldr	r2, [r7, #28]
 8001e5e:	61ba      	str	r2, [r7, #24]
 8001e60:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e62:	6979      	ldr	r1, [r7, #20]
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	e841 2300 	strex	r3, r2, [r1]
 8001e6a:	613b      	str	r3, [r7, #16]
   return(result);
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1e7      	bne.n	8001e42 <LL_USART_EnableIT_RXNE+0x8>
}
 8001e72:	bf00      	nop
 8001e74:	bf00      	nop
 8001e76:	3724      	adds	r7, #36	; 0x24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b089      	sub	sp, #36	; 0x24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3314      	adds	r3, #20
 8001e8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	e853 3f00 	ldrex	r3, [r3]
 8001e94:	60bb      	str	r3, [r7, #8]
   return(result);
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e9c:	61fb      	str	r3, [r7, #28]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3314      	adds	r3, #20
 8001ea2:	69fa      	ldr	r2, [r7, #28]
 8001ea4:	61ba      	str	r2, [r7, #24]
 8001ea6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ea8:	6979      	ldr	r1, [r7, #20]
 8001eaa:	69ba      	ldr	r2, [r7, #24]
 8001eac:	e841 2300 	strex	r3, r2, [r1]
 8001eb0:	613b      	str	r3, [r7, #16]
   return(result);
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1e7      	bne.n	8001e88 <LL_USART_EnableDMAReq_TX+0x8>
}
 8001eb8:	bf00      	nop
 8001eba:	bf00      	nop
 8001ebc:	3724      	adds	r7, #36	; 0x24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr

08001ec6 <LL_USART_DMA_GetRegAddr>:
  * @note   Address of Data Register is valid for both Transmit and Receive transfers.
  * @param  USARTx USART Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	b083      	sub	sp, #12
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
  /* return address of DR register */
  return ((uint32_t) &(USARTx->DR));
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	3304      	adds	r3, #4
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001eea:	78fa      	ldrb	r2, [r7, #3]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	605a      	str	r2, [r3, #4]
}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b089      	sub	sp, #36	; 0x24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	fa93 f3a3 	rbit	r3, r3
 8001f16:	613b      	str	r3, [r7, #16]
  return result;
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	fab3 f383 	clz	r3, r3
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	2103      	movs	r1, #3
 8001f24:	fa01 f303 	lsl.w	r3, r1, r3
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	401a      	ands	r2, r3
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	fa93 f3a3 	rbit	r3, r3
 8001f36:	61bb      	str	r3, [r7, #24]
  return result;
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	fab3 f383 	clz	r3, r3
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	6879      	ldr	r1, [r7, #4]
 8001f44:	fa01 f303 	lsl.w	r3, r1, r3
 8001f48:	431a      	orrs	r2, r3
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	601a      	str	r2, [r3, #0]
}
 8001f4e:	bf00      	nop
 8001f50:	3724      	adds	r7, #36	; 0x24
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr

08001f5a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	b089      	sub	sp, #36	; 0x24
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	60f8      	str	r0, [r7, #12]
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	68da      	ldr	r2, [r3, #12]
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	fa93 f3a3 	rbit	r3, r3
 8001f74:	613b      	str	r3, [r7, #16]
  return result;
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	fab3 f383 	clz	r3, r3
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	2103      	movs	r1, #3
 8001f82:	fa01 f303 	lsl.w	r3, r1, r3
 8001f86:	43db      	mvns	r3, r3
 8001f88:	401a      	ands	r2, r3
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	fa93 f3a3 	rbit	r3, r3
 8001f94:	61bb      	str	r3, [r7, #24]
  return result;
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	fab3 f383 	clz	r3, r3
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	60da      	str	r2, [r3, #12]
}
 8001fac:	bf00      	nop
 8001fae:	3724      	adds	r7, #36	; 0x24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	683a      	ldr	r2, [r7, #0]
 8001fc6:	619a      	str	r2, [r3, #24]
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	041a      	lsls	r2, r3, #16
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	619a      	str	r2, [r3, #24]
}
 8001fe6:	bf00      	nop
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
	...

08001ff4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ff4:	b5b0      	push	{r4, r5, r7, lr}
 8001ff6:	b0b0      	sub	sp, #192	; 0xc0
 8001ff8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ffa:	f000 fe59 	bl	8002cb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ffe:	f000 f8c5 	bl	800218c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002002:	f000 faf3 	bl	80025ec <MX_GPIO_Init>
  MX_DMA_Init();
 8002006:	f000 fad9 	bl	80025bc <MX_DMA_Init>
  MX_USART2_UART_Init();
 800200a:	f000 f9bf 	bl	800238c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800200e:	f000 fa5b 	bl	80024c8 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8002012:	f000 f947 	bl	80022a4 <MX_TIM3_Init>
  MX_SPI2_Init();
 8002016:	f000 f90f 	bl	8002238 <MX_SPI2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t welcome_msg[] = "\e[2J\e[HAMP Kart UART Interface\r\n=======================\r\n";
 800201a:	4b55      	ldr	r3, [pc, #340]	; (8002170 <main+0x17c>)
 800201c:	f107 0478 	add.w	r4, r7, #120	; 0x78
 8002020:	461d      	mov	r5, r3
 8002022:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002024:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002026:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002028:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800202a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800202c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800202e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002032:	c403      	stmia	r4!, {r0, r1}
 8002034:	8022      	strh	r2, [r4, #0]
//  HAL_UART_Transmit_IT(&huart2, welcome_msg, sizeof(welcome_msg));
  for (int i = 0; i < sizeof(welcome_msg); i++)
 8002036:	2300      	movs	r3, #0
 8002038:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800203c:	e015      	b.n	800206a <main+0x76>
  {
	  LL_USART_TransmitData8(USART2, welcome_msg[i]);
 800203e:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8002042:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002046:	4413      	add	r3, r2
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	4619      	mov	r1, r3
 800204c:	4849      	ldr	r0, [pc, #292]	; (8002174 <main+0x180>)
 800204e:	f7ff ff46 	bl	8001ede <LL_USART_TransmitData8>
	  while (!LL_USART_IsActiveFlag_TXE(USART2));
 8002052:	bf00      	nop
 8002054:	4847      	ldr	r0, [pc, #284]	; (8002174 <main+0x180>)
 8002056:	f7ff fedd 	bl	8001e14 <LL_USART_IsActiveFlag_TXE>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0f9      	beq.n	8002054 <main+0x60>
  for (int i = 0; i < sizeof(welcome_msg); i++)
 8002060:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002064:	3301      	adds	r3, #1
 8002066:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800206a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800206e:	2b39      	cmp	r3, #57	; 0x39
 8002070:	d9e5      	bls.n	800203e <main+0x4a>
  }

  LoRa myLoRa;
  myLoRa = newLoRa();
 8002072:	463b      	mov	r3, r7
 8002074:	4618      	mov	r0, r3
 8002076:	f7fe fe8f 	bl	8000d98 <newLoRa>
 800207a:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 800207e:	463d      	mov	r5, r7
 8002080:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002082:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002084:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002086:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002088:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800208c:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  myLoRa.CS_port = SPI2_CS_GPIO_Port;
 8002090:	4b39      	ldr	r3, [pc, #228]	; (8002178 <main+0x184>)
 8002092:	64fb      	str	r3, [r7, #76]	; 0x4c
  myLoRa.CS_pin = SPI2_CS_Pin;
 8002094:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002098:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
  myLoRa.reset_port = RFM_RST_GPIO_Port;
 800209c:	4b37      	ldr	r3, [pc, #220]	; (800217c <main+0x188>)
 800209e:	657b      	str	r3, [r7, #84]	; 0x54
  myLoRa.reset_pin = RFM_RST_Pin;
 80020a0:	2308      	movs	r3, #8
 80020a2:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
  myLoRa.DIO0_port = RFM_G0_GPIO_Port;
 80020a6:	4b35      	ldr	r3, [pc, #212]	; (800217c <main+0x188>)
 80020a8:	65fb      	str	r3, [r7, #92]	; 0x5c
  myLoRa.DIO0_pin = RFM_G0_Pin;
 80020aa:	2301      	movs	r3, #1
 80020ac:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
  myLoRa.hSPIx = &hspi2;
 80020b0:	4b33      	ldr	r3, [pc, #204]	; (8002180 <main+0x18c>)
 80020b2:	667b      	str	r3, [r7, #100]	; 0x64

  myLoRa.frequency = 915;
 80020b4:	f240 3393 	movw	r3, #915	; 0x393
 80020b8:	66fb      	str	r3, [r7, #108]	; 0x6c

  LoRa_reset(&myLoRa);
 80020ba:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80020be:	4618      	mov	r0, r3
 80020c0:	f7fe fe93 	bl	8000dea <LoRa_reset>
  uint16_t lora_status = LoRa_init(&myLoRa);
 80020c4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff f8f6 	bl	80012ba <LoRa_init>
 80020ce:	4603      	mov	r3, r0
 80020d0:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  if (lora_status == LORA_OK)
 80020d4:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80020d8:	2bc8      	cmp	r3, #200	; 0xc8
 80020da:	d124      	bne.n	8002126 <main+0x132>
  {
  	  uint8_t msg[] = "LoRa OK\r\n";
 80020dc:	4a29      	ldr	r2, [pc, #164]	; (8002184 <main+0x190>)
 80020de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80020e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80020e4:	c303      	stmia	r3!, {r0, r1}
 80020e6:	801a      	strh	r2, [r3, #0]
  	  //  HAL_UART_Transmit_IT(&huart2, welcome_msg, sizeof(welcome_msg));
  	  for (int i = 0; i < sizeof(msg); i++)
 80020e8:	2300      	movs	r3, #0
 80020ea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80020ee:	e015      	b.n	800211c <main+0x128>
  	  {
  		  LL_USART_TransmitData8(USART2, msg[i]);
 80020f0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80020f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80020f8:	4413      	add	r3, r2
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	4619      	mov	r1, r3
 80020fe:	481d      	ldr	r0, [pc, #116]	; (8002174 <main+0x180>)
 8002100:	f7ff feed 	bl	8001ede <LL_USART_TransmitData8>
  		  while (!LL_USART_IsActiveFlag_TXE(USART2));
 8002104:	bf00      	nop
 8002106:	481b      	ldr	r0, [pc, #108]	; (8002174 <main+0x180>)
 8002108:	f7ff fe84 	bl	8001e14 <LL_USART_IsActiveFlag_TXE>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d0f9      	beq.n	8002106 <main+0x112>
  	  for (int i = 0; i < sizeof(msg); i++)
 8002112:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002116:	3301      	adds	r3, #1
 8002118:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800211c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002120:	2b09      	cmp	r3, #9
 8002122:	d9e5      	bls.n	80020f0 <main+0xfc>
 8002124:	e023      	b.n	800216e <main+0x17a>
  	  }
  }
  else
  {
  	  uint8_t msg[] = "LoRa FAILED\r\n";
 8002126:	4b18      	ldr	r3, [pc, #96]	; (8002188 <main+0x194>)
 8002128:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800212c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800212e:	c407      	stmia	r4!, {r0, r1, r2}
 8002130:	8023      	strh	r3, [r4, #0]
  	  //  HAL_UART_Transmit_IT(&huart2, welcome_msg, sizeof(welcome_msg));
  	  for (int i = 0; i < sizeof(msg); i++)
 8002132:	2300      	movs	r3, #0
 8002134:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002138:	e015      	b.n	8002166 <main+0x172>
  	  {
  		  LL_USART_TransmitData8(USART2, msg[i]);
 800213a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800213e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002142:	4413      	add	r3, r2
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	4619      	mov	r1, r3
 8002148:	480a      	ldr	r0, [pc, #40]	; (8002174 <main+0x180>)
 800214a:	f7ff fec8 	bl	8001ede <LL_USART_TransmitData8>
  		  while (!LL_USART_IsActiveFlag_TXE(USART2));
 800214e:	bf00      	nop
 8002150:	4808      	ldr	r0, [pc, #32]	; (8002174 <main+0x180>)
 8002152:	f7ff fe5f 	bl	8001e14 <LL_USART_IsActiveFlag_TXE>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d0f9      	beq.n	8002150 <main+0x15c>
  	  for (int i = 0; i < sizeof(msg); i++)
 800215c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002160:	3301      	adds	r3, #1
 8002162:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002166:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800216a:	2b0d      	cmp	r3, #13
 800216c:	d9e5      	bls.n	800213a <main+0x146>
//  LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_5);
//  uint8_t recv_data = LL_SPI_ReceiveData8(SPI2);
//  LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_12); // SPI2 CS
//  printf(recv_data);

  while (1)
 800216e:	e7fe      	b.n	800216e <main+0x17a>
 8002170:	08005c08 	.word	0x08005c08
 8002174:	40004400 	.word	0x40004400
 8002178:	40020400 	.word	0x40020400
 800217c:	40020800 	.word	0x40020800
 8002180:	20000078 	.word	0x20000078
 8002184:	08005c44 	.word	0x08005c44
 8002188:	08005c50 	.word	0x08005c50

0800218c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8002190:	2005      	movs	r0, #5
 8002192:	f7ff fcdf 	bl	8001b54 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 8002196:	bf00      	nop
 8002198:	f7ff fcf0 	bl	8001b7c <LL_FLASH_GetLatency>
 800219c:	4603      	mov	r3, r0
 800219e:	2b05      	cmp	r3, #5
 80021a0:	d1fa      	bne.n	8002198 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80021a2:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 80021a6:	f7ff fd07 	bl	8001bb8 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_EnableOverDriveMode();
 80021aa:	f7ff fcf5 	bl	8001b98 <LL_PWR_EnableOverDriveMode>
  LL_RCC_HSI_SetCalibTrimming(16);
 80021ae:	2010      	movs	r0, #16
 80021b0:	f7ff fb96 	bl	80018e0 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 80021b4:	f7ff fb72 	bl	800189c <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80021b8:	bf00      	nop
 80021ba:	f7ff fb7f 	bl	80018bc <LL_RCC_HSI_IsReady>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d1fa      	bne.n	80021ba <SystemClock_Config+0x2e>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 180, LL_RCC_PLLP_DIV_2);
 80021c4:	2300      	movs	r3, #0
 80021c6:	22b4      	movs	r2, #180	; 0xb4
 80021c8:	2108      	movs	r1, #8
 80021ca:	2000      	movs	r0, #0
 80021cc:	f7ff fc36 	bl	8001a3c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80021d0:	f7ff fc10 	bl	80019f4 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80021d4:	bf00      	nop
 80021d6:	f7ff fc1d 	bl	8001a14 <LL_RCC_PLL_IsReady>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d1fa      	bne.n	80021d6 <SystemClock_Config+0x4a>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 80021e0:	bf00      	nop
 80021e2:	f7ff fcfd 	bl	8001be0 <LL_PWR_IsActiveFlag_VOS>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0fa      	beq.n	80021e2 <SystemClock_Config+0x56>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80021ec:	2000      	movs	r0, #0
 80021ee:	f7ff fbaf 	bl	8001950 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 80021f2:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80021f6:	f7ff fbbf 	bl	8001978 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 80021fa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80021fe:	f7ff fbcf 	bl	80019a0 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002202:	2002      	movs	r0, #2
 8002204:	f7ff fb82 	bl	800190c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002208:	bf00      	nop
 800220a:	f7ff fb93 	bl	8001934 <LL_RCC_GetSysClkSource>
 800220e:	4603      	mov	r3, r0
 8002210:	2b08      	cmp	r3, #8
 8002212:	d1fa      	bne.n	800220a <SystemClock_Config+0x7e>
  {

  }
  LL_SetSystemCoreClock(180000000);
 8002214:	4807      	ldr	r0, [pc, #28]	; (8002234 <SystemClock_Config+0xa8>)
 8002216:	f003 f80d 	bl	8005234 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 800221a:	2000      	movs	r0, #0
 800221c:	f000 fd6a 	bl	8002cf4 <HAL_InitTick>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002226:	f000 fa8f 	bl	8002748 <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 800222a:	2000      	movs	r0, #0
 800222c:	f7ff fbcc 	bl	80019c8 <LL_RCC_SetTIMPrescaler>
}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}
 8002234:	0aba9500 	.word	0x0aba9500

08002238 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800223c:	4b17      	ldr	r3, [pc, #92]	; (800229c <MX_SPI2_Init+0x64>)
 800223e:	4a18      	ldr	r2, [pc, #96]	; (80022a0 <MX_SPI2_Init+0x68>)
 8002240:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002242:	4b16      	ldr	r3, [pc, #88]	; (800229c <MX_SPI2_Init+0x64>)
 8002244:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002248:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800224a:	4b14      	ldr	r3, [pc, #80]	; (800229c <MX_SPI2_Init+0x64>)
 800224c:	2200      	movs	r2, #0
 800224e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002250:	4b12      	ldr	r3, [pc, #72]	; (800229c <MX_SPI2_Init+0x64>)
 8002252:	2200      	movs	r2, #0
 8002254:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002256:	4b11      	ldr	r3, [pc, #68]	; (800229c <MX_SPI2_Init+0x64>)
 8002258:	2200      	movs	r2, #0
 800225a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800225c:	4b0f      	ldr	r3, [pc, #60]	; (800229c <MX_SPI2_Init+0x64>)
 800225e:	2200      	movs	r2, #0
 8002260:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002262:	4b0e      	ldr	r3, [pc, #56]	; (800229c <MX_SPI2_Init+0x64>)
 8002264:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002268:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800226a:	4b0c      	ldr	r3, [pc, #48]	; (800229c <MX_SPI2_Init+0x64>)
 800226c:	2218      	movs	r2, #24
 800226e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002270:	4b0a      	ldr	r3, [pc, #40]	; (800229c <MX_SPI2_Init+0x64>)
 8002272:	2200      	movs	r2, #0
 8002274:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002276:	4b09      	ldr	r3, [pc, #36]	; (800229c <MX_SPI2_Init+0x64>)
 8002278:	2200      	movs	r2, #0
 800227a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800227c:	4b07      	ldr	r3, [pc, #28]	; (800229c <MX_SPI2_Init+0x64>)
 800227e:	2200      	movs	r2, #0
 8002280:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002282:	4b06      	ldr	r3, [pc, #24]	; (800229c <MX_SPI2_Init+0x64>)
 8002284:	220a      	movs	r2, #10
 8002286:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002288:	4804      	ldr	r0, [pc, #16]	; (800229c <MX_SPI2_Init+0x64>)
 800228a:	f001 f83a 	bl	8003302 <HAL_SPI_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002294:	f000 fa58 	bl	8002748 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
//  LL_SPI_Enable(SPI2);
  /* USER CODE END SPI2_Init 2 */

}
 8002298:	bf00      	nop
 800229a:	bd80      	pop	{r7, pc}
 800229c:	20000078 	.word	0x20000078
 80022a0:	40003800 	.word	0x40003800

080022a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b094      	sub	sp, #80	; 0x50
 80022a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80022aa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	605a      	str	r2, [r3, #4]
 80022b4:	609a      	str	r2, [r3, #8]
 80022b6:	60da      	str	r2, [r3, #12]
 80022b8:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80022ba:	f107 031c 	add.w	r3, r7, #28
 80022be:	2220      	movs	r2, #32
 80022c0:	2100      	movs	r1, #0
 80022c2:	4618      	mov	r0, r3
 80022c4:	f002 ffe6 	bl	8005294 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c8:	1d3b      	adds	r3, r7, #4
 80022ca:	2200      	movs	r2, #0
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	605a      	str	r2, [r3, #4]
 80022d0:	609a      	str	r2, [r3, #8]
 80022d2:	60da      	str	r2, [r3, #12]
 80022d4:	611a      	str	r2, [r3, #16]
 80022d6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80022d8:	2002      	movs	r0, #2
 80022da:	f7ff fbf5 	bl	8001ac8 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */
  LL_TIM_OC_SetCompareCH1(TIM3, 5); // 50% PWM
 80022de:	2105      	movs	r1, #5
 80022e0:	4828      	ldr	r0, [pc, #160]	; (8002384 <MX_TIM3_Init+0xe0>)
 80022e2:	f7ff fd2b 	bl	8001d3c <LL_TIM_OC_SetCompareCH1>
  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 44999;
 80022e6:	f64a 73c7 	movw	r3, #44999	; 0xafc7
 80022ea:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80022ec:	2300      	movs	r3, #0
 80022ee:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 9;
 80022f0:	2309      	movs	r3, #9
 80022f2:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80022f4:	2300      	movs	r3, #0
 80022f6:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80022f8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80022fc:	4619      	mov	r1, r3
 80022fe:	4821      	ldr	r0, [pc, #132]	; (8002384 <MX_TIM3_Init+0xe0>)
 8002300:	f002 fa30 	bl	8004764 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8002304:	481f      	ldr	r0, [pc, #124]	; (8002384 <MX_TIM3_Init+0xe0>)
 8002306:	f7ff fc7f 	bl	8001c08 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 800230a:	2100      	movs	r1, #0
 800230c:	481d      	ldr	r0, [pc, #116]	; (8002384 <MX_TIM3_Init+0xe0>)
 800230e:	f7ff fd23 	bl	8001d58 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8002312:	2101      	movs	r1, #1
 8002314:	481b      	ldr	r0, [pc, #108]	; (8002384 <MX_TIM3_Init+0xe0>)
 8002316:	f7ff fccd 	bl	8001cb4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800231a:	2360      	movs	r3, #96	; 0x60
 800231c:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800231e:	2300      	movs	r3, #0
 8002320:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002322:	2300      	movs	r3, #0
 8002324:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8002326:	2300      	movs	r3, #0
 8002328:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800232a:	2300      	movs	r3, #0
 800232c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800232e:	f107 031c 	add.w	r3, r7, #28
 8002332:	461a      	mov	r2, r3
 8002334:	2101      	movs	r1, #1
 8002336:	4813      	ldr	r0, [pc, #76]	; (8002384 <MX_TIM3_Init+0xe0>)
 8002338:	f002 faae 	bl	8004898 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 800233c:	2101      	movs	r1, #1
 800233e:	4811      	ldr	r0, [pc, #68]	; (8002384 <MX_TIM3_Init+0xe0>)
 8002340:	f7ff fc72 	bl	8001c28 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8002344:	2100      	movs	r1, #0
 8002346:	480f      	ldr	r0, [pc, #60]	; (8002384 <MX_TIM3_Init+0xe0>)
 8002348:	f7ff fd1b 	bl	8001d82 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800234c:	480d      	ldr	r0, [pc, #52]	; (8002384 <MX_TIM3_Init+0xe0>)
 800234e:	f7ff fd2b 	bl	8001da8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002352:	2004      	movs	r0, #4
 8002354:	f7ff fba0 	bl	8001a98 <LL_AHB1_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PC6   ------> TIM3_CH1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8002358:	2340      	movs	r3, #64	; 0x40
 800235a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800235c:	2302      	movs	r3, #2
 800235e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002360:	2300      	movs	r3, #0
 8002362:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002364:	2300      	movs	r3, #0
 8002366:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002368:	2300      	movs	r3, #0
 800236a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800236c:	2302      	movs	r3, #2
 800236e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002370:	1d3b      	adds	r3, r7, #4
 8002372:	4619      	mov	r1, r3
 8002374:	4804      	ldr	r0, [pc, #16]	; (8002388 <MX_TIM3_Init+0xe4>)
 8002376:	f001 ff97 	bl	80042a8 <LL_GPIO_Init>

}
 800237a:	bf00      	nop
 800237c:	3750      	adds	r7, #80	; 0x50
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40000400 	.word	0x40000400
 8002388:	40020800 	.word	0x40020800

0800238c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800238c:	b590      	push	{r4, r7, lr}
 800238e:	b091      	sub	sp, #68	; 0x44
 8002390:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002392:	f107 031c 	add.w	r3, r7, #28
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	609a      	str	r2, [r3, #8]
 800239e:	60da      	str	r2, [r3, #12]
 80023a0:	611a      	str	r2, [r3, #16]
 80023a2:	615a      	str	r2, [r3, #20]
 80023a4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a6:	1d3b      	adds	r3, r7, #4
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
 80023ac:	605a      	str	r2, [r3, #4]
 80023ae:	609a      	str	r2, [r3, #8]
 80023b0:	60da      	str	r2, [r3, #12]
 80023b2:	611a      	str	r2, [r3, #16]
 80023b4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80023b6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80023ba:	f7ff fb85 	bl	8001ac8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80023be:	2001      	movs	r0, #1
 80023c0:	f7ff fb6a 	bl	8001a98 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023c4:	230c      	movs	r3, #12
 80023c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023c8:	2302      	movs	r3, #2
 80023ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80023cc:	2303      	movs	r3, #3
 80023ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023d0:	2300      	movs	r3, #0
 80023d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80023d8:	2307      	movs	r3, #7
 80023da:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023dc:	1d3b      	adds	r3, r7, #4
 80023de:	4619      	mov	r1, r3
 80023e0:	4835      	ldr	r0, [pc, #212]	; (80024b8 <MX_USART2_UART_Init+0x12c>)
 80023e2:	f001 ff61 	bl	80042a8 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_6, LL_DMA_CHANNEL_4);
 80023e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80023ea:	2106      	movs	r1, #6
 80023ec:	4833      	ldr	r0, [pc, #204]	; (80024bc <MX_USART2_UART_Init+0x130>)
 80023ee:	f7ff f9b5 	bl	800175c <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80023f2:	2240      	movs	r2, #64	; 0x40
 80023f4:	2106      	movs	r1, #6
 80023f6:	4831      	ldr	r0, [pc, #196]	; (80024bc <MX_USART2_UART_Init+0x130>)
 80023f8:	f7ff f890 	bl	800151c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_6, LL_DMA_PRIORITY_LOW);
 80023fc:	2200      	movs	r2, #0
 80023fe:	2106      	movs	r1, #6
 8002400:	482e      	ldr	r0, [pc, #184]	; (80024bc <MX_USART2_UART_Init+0x130>)
 8002402:	f7ff f963 	bl	80016cc <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MODE_NORMAL);
 8002406:	2200      	movs	r2, #0
 8002408:	2106      	movs	r1, #6
 800240a:	482c      	ldr	r0, [pc, #176]	; (80024bc <MX_USART2_UART_Init+0x130>)
 800240c:	f7ff f8aa 	bl	8001564 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 8002410:	2200      	movs	r2, #0
 8002412:	2106      	movs	r1, #6
 8002414:	4829      	ldr	r0, [pc, #164]	; (80024bc <MX_USART2_UART_Init+0x130>)
 8002416:	f7ff f8c9 	bl	80015ac <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 800241a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800241e:	2106      	movs	r1, #6
 8002420:	4826      	ldr	r0, [pc, #152]	; (80024bc <MX_USART2_UART_Init+0x130>)
 8002422:	f7ff f8e7 	bl	80015f4 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_BYTE);
 8002426:	2200      	movs	r2, #0
 8002428:	2106      	movs	r1, #6
 800242a:	4824      	ldr	r0, [pc, #144]	; (80024bc <MX_USART2_UART_Init+0x130>)
 800242c:	f7ff f906 	bl	800163c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_BYTE);
 8002430:	2200      	movs	r2, #0
 8002432:	2106      	movs	r1, #6
 8002434:	4821      	ldr	r0, [pc, #132]	; (80024bc <MX_USART2_UART_Init+0x130>)
 8002436:	f7ff f925 	bl	8001684 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_6);
 800243a:	2106      	movs	r1, #6
 800243c:	481f      	ldr	r0, [pc, #124]	; (80024bc <MX_USART2_UART_Init+0x130>)
 800243e:	f7ff f9b1 	bl	80017a4 <LL_DMA_DisableFifoMode>

  /* USER CODE BEGIN USART2_Init 1 */
  LL_USART_EnableIT_RXNE(USART2);
 8002442:	481f      	ldr	r0, [pc, #124]	; (80024c0 <MX_USART2_UART_Init+0x134>)
 8002444:	f7ff fcf9 	bl	8001e3a <LL_USART_EnableIT_RXNE>

  // DMA for TX
  LL_USART_EnableDMAReq_TX(USART2);
 8002448:	481d      	ldr	r0, [pc, #116]	; (80024c0 <MX_USART2_UART_Init+0x134>)
 800244a:	f7ff fd19 	bl	8001e80 <LL_USART_EnableDMAReq_TX>

  LL_DMA_ConfigAddresses(DMA1, LL_DMA_STREAM_6, (uint32_t) buffer, LL_USART_DMA_GetRegAddr(USART2), LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800244e:	4c1d      	ldr	r4, [pc, #116]	; (80024c4 <MX_USART2_UART_Init+0x138>)
 8002450:	481b      	ldr	r0, [pc, #108]	; (80024c0 <MX_USART2_UART_Init+0x134>)
 8002452:	f7ff fd38 	bl	8001ec6 <LL_USART_DMA_GetRegAddr>
 8002456:	4603      	mov	r3, r0
 8002458:	2240      	movs	r2, #64	; 0x40
 800245a:	9200      	str	r2, [sp, #0]
 800245c:	4622      	mov	r2, r4
 800245e:	2106      	movs	r1, #6
 8002460:	4816      	ldr	r0, [pc, #88]	; (80024bc <MX_USART2_UART_Init+0x130>)
 8002462:	f7ff f9bf 	bl	80017e4 <LL_DMA_ConfigAddresses>
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_6);
 8002466:	2106      	movs	r1, #6
 8002468:	4814      	ldr	r0, [pc, #80]	; (80024bc <MX_USART2_UART_Init+0x130>)
 800246a:	f7ff f9f7 	bl	800185c <LL_DMA_EnableIT_TC>
  LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_6, sizeof(buffer));
 800246e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002472:	2106      	movs	r1, #6
 8002474:	4811      	ldr	r0, [pc, #68]	; (80024bc <MX_USART2_UART_Init+0x130>)
 8002476:	f7ff f94d 	bl	8001714 <LL_DMA_SetDataLength>
//  LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_6);
//  LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_6, 5);

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800247a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800247e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002480:	2300      	movs	r3, #0
 8002482:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002484:	2300      	movs	r3, #0
 8002486:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002488:	2300      	movs	r3, #0
 800248a:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800248c:	230c      	movs	r3, #12
 800248e:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002490:	2300      	movs	r3, #0
 8002492:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002494:	2300      	movs	r3, #0
 8002496:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002498:	f107 031c 	add.w	r3, r7, #28
 800249c:	4619      	mov	r1, r3
 800249e:	4808      	ldr	r0, [pc, #32]	; (80024c0 <MX_USART2_UART_Init+0x134>)
 80024a0:	f002 fe48 	bl	8005134 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80024a4:	4806      	ldr	r0, [pc, #24]	; (80024c0 <MX_USART2_UART_Init+0x134>)
 80024a6:	f7ff fc9f 	bl	8001de8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80024aa:	4805      	ldr	r0, [pc, #20]	; (80024c0 <MX_USART2_UART_Init+0x134>)
 80024ac:	f7ff fc8c 	bl	8001dc8 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80024b0:	bf00      	nop
 80024b2:	373c      	adds	r7, #60	; 0x3c
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd90      	pop	{r4, r7, pc}
 80024b8:	40020000 	.word	0x40020000
 80024bc:	40026000 	.word	0x40026000
 80024c0:	40004400 	.word	0x40004400
 80024c4:	200000d0 	.word	0x200000d0

080024c8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b08e      	sub	sp, #56	; 0x38
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80024ce:	f107 031c 	add.w	r3, r7, #28
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	605a      	str	r2, [r3, #4]
 80024d8:	609a      	str	r2, [r3, #8]
 80024da:	60da      	str	r2, [r3, #12]
 80024dc:	611a      	str	r2, [r3, #16]
 80024de:	615a      	str	r2, [r3, #20]
 80024e0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e2:	1d3b      	adds	r3, r7, #4
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
 80024ee:	611a      	str	r2, [r3, #16]
 80024f0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 80024f2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80024f6:	f7ff fae7 	bl	8001ac8 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80024fa:	2004      	movs	r0, #4
 80024fc:	f7ff facc 	bl	8001a98 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002500:	2002      	movs	r0, #2
 8002502:	f7ff fac9 	bl	8001a98 <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PC5   ------> USART3_RX
  PB10   ------> USART3_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8002506:	2320      	movs	r3, #32
 8002508:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800250a:	2302      	movs	r3, #2
 800250c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800250e:	2303      	movs	r3, #3
 8002510:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002512:	2300      	movs	r3, #0
 8002514:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800251a:	2307      	movs	r3, #7
 800251c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800251e:	1d3b      	adds	r3, r7, #4
 8002520:	4619      	mov	r1, r3
 8002522:	4823      	ldr	r0, [pc, #140]	; (80025b0 <MX_USART3_UART_Init+0xe8>)
 8002524:	f001 fec0 	bl	80042a8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8002528:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800252c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800252e:	2302      	movs	r3, #2
 8002530:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002532:	2303      	movs	r3, #3
 8002534:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002536:	2300      	movs	r3, #0
 8002538:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800253a:	2300      	movs	r3, #0
 800253c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800253e:	2307      	movs	r3, #7
 8002540:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002542:	1d3b      	adds	r3, r7, #4
 8002544:	4619      	mov	r1, r3
 8002546:	481b      	ldr	r0, [pc, #108]	; (80025b4 <MX_USART3_UART_Init+0xec>)
 8002548:	f001 feae 	bl	80042a8 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800254c:	f7fe ff5c 	bl	8001408 <__NVIC_GetPriorityGrouping>
 8002550:	4603      	mov	r3, r0
 8002552:	2200      	movs	r2, #0
 8002554:	2100      	movs	r1, #0
 8002556:	4618      	mov	r0, r3
 8002558:	f7fe ffac 	bl	80014b4 <NVIC_EncodePriority>
 800255c:	4603      	mov	r3, r0
 800255e:	4619      	mov	r1, r3
 8002560:	2027      	movs	r0, #39	; 0x27
 8002562:	f7fe ff7d 	bl	8001460 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8002566:	2027      	movs	r0, #39	; 0x27
 8002568:	f7fe ff5c 	bl	8001424 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */
  LL_USART_EnableIT_RXNE(USART3);
 800256c:	4812      	ldr	r0, [pc, #72]	; (80025b8 <MX_USART3_UART_Init+0xf0>)
 800256e:	f7ff fc64 	bl	8001e3a <LL_USART_EnableIT_RXNE>

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002572:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002576:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002578:	2300      	movs	r3, #0
 800257a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800257c:	2300      	movs	r3, #0
 800257e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002580:	2300      	movs	r3, #0
 8002582:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002584:	230c      	movs	r3, #12
 8002586:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002588:	2300      	movs	r3, #0
 800258a:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800258c:	2300      	movs	r3, #0
 800258e:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 8002590:	f107 031c 	add.w	r3, r7, #28
 8002594:	4619      	mov	r1, r3
 8002596:	4808      	ldr	r0, [pc, #32]	; (80025b8 <MX_USART3_UART_Init+0xf0>)
 8002598:	f002 fdcc 	bl	8005134 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 800259c:	4806      	ldr	r0, [pc, #24]	; (80025b8 <MX_USART3_UART_Init+0xf0>)
 800259e:	f7ff fc23 	bl	8001de8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 80025a2:	4805      	ldr	r0, [pc, #20]	; (80025b8 <MX_USART3_UART_Init+0xf0>)
 80025a4:	f7ff fc10 	bl	8001dc8 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80025a8:	bf00      	nop
 80025aa:	3738      	adds	r7, #56	; 0x38
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40020800 	.word	0x40020800
 80025b4:	40020400 	.word	0x40020400
 80025b8:	40004800 	.word	0x40004800

080025bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80025c0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80025c4:	f7ff fa68 	bl	8001a98 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80025c8:	f7fe ff1e 	bl	8001408 <__NVIC_GetPriorityGrouping>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2200      	movs	r2, #0
 80025d0:	2100      	movs	r1, #0
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fe ff6e 	bl	80014b4 <NVIC_EncodePriority>
 80025d8:	4603      	mov	r3, r0
 80025da:	4619      	mov	r1, r3
 80025dc:	2011      	movs	r0, #17
 80025de:	f7fe ff3f 	bl	8001460 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80025e2:	2011      	movs	r0, #17
 80025e4:	f7fe ff1e 	bl	8001424 <__NVIC_EnableIRQ>

}
 80025e8:	bf00      	nop
 80025ea:	bd80      	pop	{r7, pc}

080025ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b088      	sub	sp, #32
 80025f0:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80025f2:	f107 0318 	add.w	r3, r7, #24
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025fc:	463b      	mov	r3, r7
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	605a      	str	r2, [r3, #4]
 8002604:	609a      	str	r2, [r3, #8]
 8002606:	60da      	str	r2, [r3, #12]
 8002608:	611a      	str	r2, [r3, #16]
 800260a:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800260c:	2004      	movs	r0, #4
 800260e:	f7ff fa43 	bl	8001a98 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002612:	2080      	movs	r0, #128	; 0x80
 8002614:	f7ff fa40 	bl	8001a98 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002618:	2001      	movs	r0, #1
 800261a:	f7ff fa3d 	bl	8001a98 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800261e:	2002      	movs	r0, #2
 8002620:	f7ff fa3a 	bl	8001a98 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(RFM_RST_GPIO_Port, RFM_RST_Pin);
 8002624:	2108      	movs	r1, #8
 8002626:	4844      	ldr	r0, [pc, #272]	; (8002738 <MX_GPIO_Init+0x14c>)
 8002628:	f7ff fcc6 	bl	8001fb8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(SPI2_CS_GPIO_Port, SPI2_CS_Pin);
 800262c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002630:	4842      	ldr	r0, [pc, #264]	; (800273c <MX_GPIO_Init+0x150>)
 8002632:	f7ff fcc1 	bl	8001fb8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8002636:	2120      	movs	r1, #32
 8002638:	4841      	ldr	r0, [pc, #260]	; (8002740 <MX_GPIO_Init+0x154>)
 800263a:	f7ff fccb 	bl	8001fd4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 800263e:	4941      	ldr	r1, [pc, #260]	; (8002744 <MX_GPIO_Init+0x158>)
 8002640:	2002      	movs	r0, #2
 8002642:	f7ff fa59 	bl	8001af8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE0);
 8002646:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800264a:	2002      	movs	r0, #2
 800264c:	f7ff fa54 	bl	8001af8 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8002650:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002654:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002656:	2301      	movs	r3, #1
 8002658:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800265a:	2300      	movs	r3, #0
 800265c:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800265e:	2302      	movs	r3, #2
 8002660:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8002662:	f107 0318 	add.w	r3, r7, #24
 8002666:	4618      	mov	r0, r3
 8002668:	f001 fc9a 	bl	8003fa0 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 800266c:	2301      	movs	r3, #1
 800266e:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002670:	2301      	movs	r3, #1
 8002672:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002674:	2300      	movs	r3, #0
 8002676:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8002678:	2301      	movs	r3, #1
 800267a:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 800267c:	f107 0318 	add.w	r3, r7, #24
 8002680:	4618      	mov	r0, r3
 8002682:	f001 fc8d 	bl	8003fa0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(Blue_user_button_GPIO_Port, Blue_user_button_Pin, LL_GPIO_PULL_UP);
 8002686:	2201      	movs	r2, #1
 8002688:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800268c:	482a      	ldr	r0, [pc, #168]	; (8002738 <MX_GPIO_Init+0x14c>)
 800268e:	f7ff fc64 	bl	8001f5a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(RFM_G0_GPIO_Port, RFM_G0_Pin, LL_GPIO_PULL_NO);
 8002692:	2200      	movs	r2, #0
 8002694:	2101      	movs	r1, #1
 8002696:	4828      	ldr	r0, [pc, #160]	; (8002738 <MX_GPIO_Init+0x14c>)
 8002698:	f7ff fc5f 	bl	8001f5a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(Blue_user_button_GPIO_Port, Blue_user_button_Pin, LL_GPIO_MODE_INPUT);
 800269c:	2200      	movs	r2, #0
 800269e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026a2:	4825      	ldr	r0, [pc, #148]	; (8002738 <MX_GPIO_Init+0x14c>)
 80026a4:	f7ff fc2a 	bl	8001efc <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(RFM_G0_GPIO_Port, RFM_G0_Pin, LL_GPIO_MODE_INPUT);
 80026a8:	2200      	movs	r2, #0
 80026aa:	2101      	movs	r1, #1
 80026ac:	4822      	ldr	r0, [pc, #136]	; (8002738 <MX_GPIO_Init+0x14c>)
 80026ae:	f7ff fc25 	bl	8001efc <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = RFM_RST_Pin;
 80026b2:	2308      	movs	r3, #8
 80026b4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80026b6:	2301      	movs	r3, #1
 80026b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80026ba:	2303      	movs	r3, #3
 80026bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80026c2:	2300      	movs	r3, #0
 80026c4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(RFM_RST_GPIO_Port, &GPIO_InitStruct);
 80026c6:	463b      	mov	r3, r7
 80026c8:	4619      	mov	r1, r3
 80026ca:	481b      	ldr	r0, [pc, #108]	; (8002738 <MX_GPIO_Init+0x14c>)
 80026cc:	f001 fdec 	bl	80042a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 80026d0:	2320      	movs	r3, #32
 80026d2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80026d4:	2301      	movs	r3, #1
 80026d6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80026d8:	2300      	movs	r3, #0
 80026da:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80026e0:	2300      	movs	r3, #0
 80026e2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80026e4:	463b      	mov	r3, r7
 80026e6:	4619      	mov	r1, r3
 80026e8:	4815      	ldr	r0, [pc, #84]	; (8002740 <MX_GPIO_Init+0x154>)
 80026ea:	f001 fddd 	bl	80042a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80026ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026f2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80026f4:	2301      	movs	r3, #1
 80026f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80026f8:	2303      	movs	r3, #3
 80026fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026fc:	2300      	movs	r3, #0
 80026fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002700:	2300      	movs	r3, #0
 8002702:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8002704:	463b      	mov	r3, r7
 8002706:	4619      	mov	r1, r3
 8002708:	480c      	ldr	r0, [pc, #48]	; (800273c <MX_GPIO_Init+0x150>)
 800270a:	f001 fdcd 	bl	80042a8 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800270e:	f7fe fe7b 	bl	8001408 <__NVIC_GetPriorityGrouping>
 8002712:	4603      	mov	r3, r0
 8002714:	2200      	movs	r2, #0
 8002716:	2100      	movs	r1, #0
 8002718:	4618      	mov	r0, r3
 800271a:	f7fe fecb 	bl	80014b4 <NVIC_EncodePriority>
 800271e:	4603      	mov	r3, r0
 8002720:	4619      	mov	r1, r3
 8002722:	2028      	movs	r0, #40	; 0x28
 8002724:	f7fe fe9c 	bl	8001460 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002728:	2028      	movs	r0, #40	; 0x28
 800272a:	f7fe fe7b 	bl	8001424 <__NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800272e:	bf00      	nop
 8002730:	3720      	adds	r7, #32
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40020800 	.word	0x40020800
 800273c:	40020400 	.word	0x40020400
 8002740:	40020000 	.word	0x40020000
 8002744:	00f00003 	.word	0x00f00003

08002748 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800274c:	b672      	cpsid	i
}
 800274e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002750:	e7fe      	b.n	8002750 <Error_Handler+0x8>
	...

08002754 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800275a:	2300      	movs	r3, #0
 800275c:	607b      	str	r3, [r7, #4]
 800275e:	4b10      	ldr	r3, [pc, #64]	; (80027a0 <HAL_MspInit+0x4c>)
 8002760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002762:	4a0f      	ldr	r2, [pc, #60]	; (80027a0 <HAL_MspInit+0x4c>)
 8002764:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002768:	6453      	str	r3, [r2, #68]	; 0x44
 800276a:	4b0d      	ldr	r3, [pc, #52]	; (80027a0 <HAL_MspInit+0x4c>)
 800276c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800276e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002772:	607b      	str	r3, [r7, #4]
 8002774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002776:	2300      	movs	r3, #0
 8002778:	603b      	str	r3, [r7, #0]
 800277a:	4b09      	ldr	r3, [pc, #36]	; (80027a0 <HAL_MspInit+0x4c>)
 800277c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277e:	4a08      	ldr	r2, [pc, #32]	; (80027a0 <HAL_MspInit+0x4c>)
 8002780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002784:	6413      	str	r3, [r2, #64]	; 0x40
 8002786:	4b06      	ldr	r3, [pc, #24]	; (80027a0 <HAL_MspInit+0x4c>)
 8002788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800278e:	603b      	str	r3, [r7, #0]
 8002790:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002792:	2007      	movs	r0, #7
 8002794:	f000 fbd4 	bl	8002f40 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002798:	bf00      	nop
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40023800 	.word	0x40023800

080027a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08a      	sub	sp, #40	; 0x28
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ac:	f107 0314 	add.w	r3, r7, #20
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	605a      	str	r2, [r3, #4]
 80027b6:	609a      	str	r2, [r3, #8]
 80027b8:	60da      	str	r2, [r3, #12]
 80027ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a30      	ldr	r2, [pc, #192]	; (8002884 <HAL_SPI_MspInit+0xe0>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d15a      	bne.n	800287c <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]
 80027ca:	4b2f      	ldr	r3, [pc, #188]	; (8002888 <HAL_SPI_MspInit+0xe4>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ce:	4a2e      	ldr	r2, [pc, #184]	; (8002888 <HAL_SPI_MspInit+0xe4>)
 80027d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027d4:	6413      	str	r3, [r2, #64]	; 0x40
 80027d6:	4b2c      	ldr	r3, [pc, #176]	; (8002888 <HAL_SPI_MspInit+0xe4>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027de:	613b      	str	r3, [r7, #16]
 80027e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	4b28      	ldr	r3, [pc, #160]	; (8002888 <HAL_SPI_MspInit+0xe4>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	4a27      	ldr	r2, [pc, #156]	; (8002888 <HAL_SPI_MspInit+0xe4>)
 80027ec:	f043 0304 	orr.w	r3, r3, #4
 80027f0:	6313      	str	r3, [r2, #48]	; 0x30
 80027f2:	4b25      	ldr	r3, [pc, #148]	; (8002888 <HAL_SPI_MspInit+0xe4>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	f003 0304 	and.w	r3, r3, #4
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	60bb      	str	r3, [r7, #8]
 8002802:	4b21      	ldr	r3, [pc, #132]	; (8002888 <HAL_SPI_MspInit+0xe4>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002806:	4a20      	ldr	r2, [pc, #128]	; (8002888 <HAL_SPI_MspInit+0xe4>)
 8002808:	f043 0302 	orr.w	r3, r3, #2
 800280c:	6313      	str	r3, [r2, #48]	; 0x30
 800280e:	4b1e      	ldr	r3, [pc, #120]	; (8002888 <HAL_SPI_MspInit+0xe4>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	60bb      	str	r3, [r7, #8]
 8002818:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800281a:	2302      	movs	r3, #2
 800281c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281e:	2302      	movs	r3, #2
 8002820:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002822:	2300      	movs	r3, #0
 8002824:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002826:	2303      	movs	r3, #3
 8002828:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800282a:	2307      	movs	r3, #7
 800282c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800282e:	f107 0314 	add.w	r3, r7, #20
 8002832:	4619      	mov	r1, r3
 8002834:	4815      	ldr	r0, [pc, #84]	; (800288c <HAL_SPI_MspInit+0xe8>)
 8002836:	f000 fbb7 	bl	8002fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800283a:	2304      	movs	r3, #4
 800283c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283e:	2302      	movs	r3, #2
 8002840:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002846:	2303      	movs	r3, #3
 8002848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800284a:	2305      	movs	r3, #5
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800284e:	f107 0314 	add.w	r3, r7, #20
 8002852:	4619      	mov	r1, r3
 8002854:	480d      	ldr	r0, [pc, #52]	; (800288c <HAL_SPI_MspInit+0xe8>)
 8002856:	f000 fba7 	bl	8002fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800285a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800285e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002860:	2302      	movs	r3, #2
 8002862:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002864:	2300      	movs	r3, #0
 8002866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002868:	2303      	movs	r3, #3
 800286a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800286c:	2305      	movs	r3, #5
 800286e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002870:	f107 0314 	add.w	r3, r7, #20
 8002874:	4619      	mov	r1, r3
 8002876:	4806      	ldr	r0, [pc, #24]	; (8002890 <HAL_SPI_MspInit+0xec>)
 8002878:	f000 fb96 	bl	8002fa8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800287c:	bf00      	nop
 800287e:	3728      	adds	r7, #40	; 0x28
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	40003800 	.word	0x40003800
 8002888:	40023800 	.word	0x40023800
 800288c:	40020800 	.word	0x40020800
 8002890:	40020400 	.word	0x40020400

08002894 <LL_DMA_EnableStream>:
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800289e:	4a0c      	ldr	r2, [pc, #48]	; (80028d0 <LL_DMA_EnableStream+0x3c>)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	4413      	add	r3, r2
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4413      	add	r3, r2
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4908      	ldr	r1, [pc, #32]	; (80028d0 <LL_DMA_EnableStream+0x3c>)
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	440a      	add	r2, r1
 80028b4:	7812      	ldrb	r2, [r2, #0]
 80028b6:	4611      	mov	r1, r2
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	440a      	add	r2, r1
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	6013      	str	r3, [r2, #0]
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	08005c98 	.word	0x08005c98

080028d4 <LL_DMA_IsActiveFlag_TC6>:
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80028e8:	bf0c      	ite	eq
 80028ea:	2301      	moveq	r3, #1
 80028ec:	2300      	movne	r3, #0
 80028ee:	b2db      	uxtb	r3, r3
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <LL_DMA_ClearFlag_TC6>:
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800290a:	60da      	str	r2, [r3, #12]
}
 800290c:	bf00      	nop
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8002920:	4b07      	ldr	r3, [pc, #28]	; (8002940 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002922:	695a      	ldr	r2, [r3, #20]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4013      	ands	r3, r2
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	429a      	cmp	r2, r3
 800292c:	bf0c      	ite	eq
 800292e:	2301      	moveq	r3, #1
 8002930:	2300      	movne	r3, #0
 8002932:	b2db      	uxtb	r3, r3
}
 8002934:	4618      	mov	r0, r3
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	40013c00 	.word	0x40013c00

08002944 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 800294c:	4a04      	ldr	r2, [pc, #16]	; (8002960 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6153      	str	r3, [r2, #20]
}
 8002952:	bf00      	nop
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	40013c00 	.word	0x40013c00

08002964 <LL_USART_IsActiveFlag_PE>:
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_PE) == (USART_SR_PE));
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b01      	cmp	r3, #1
 8002976:	bf0c      	ite	eq
 8002978:	2301      	moveq	r3, #1
 800297a:	2300      	movne	r3, #0
 800297c:	b2db      	uxtb	r3, r3
}
 800297e:	4618      	mov	r0, r3
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr

0800298a <LL_USART_IsActiveFlag_FE>:
{
 800298a:	b480      	push	{r7}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b02      	cmp	r3, #2
 800299c:	bf0c      	ite	eq
 800299e:	2301      	moveq	r3, #1
 80029a0:	2300      	movne	r3, #0
 80029a2:	b2db      	uxtb	r3, r3
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <LL_USART_IsActiveFlag_ORE>:
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0308 	and.w	r3, r3, #8
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	bf0c      	ite	eq
 80029c4:	2301      	moveq	r3, #1
 80029c6:	2300      	movne	r3, #0
 80029c8:	b2db      	uxtb	r3, r3
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr

080029d6 <LL_USART_IsActiveFlag_RXNE>:
{
 80029d6:	b480      	push	{r7}
 80029d8:	b083      	sub	sp, #12
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0320 	and.w	r3, r3, #32
 80029e6:	2b20      	cmp	r3, #32
 80029e8:	bf0c      	ite	eq
 80029ea:	2301      	moveq	r3, #1
 80029ec:	2300      	movne	r3, #0
 80029ee:	b2db      	uxtb	r3, r3
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <LL_USART_ClearFlag_RXNE>:
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f06f 0220 	mvn.w	r2, #32
 8002a0a:	601a      	str	r2, [r3, #0]
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <LL_USART_ReceiveData8>:
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	b2db      	uxtb	r3, r3
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002a32:	b480      	push	{r7}
 8002a34:	b085      	sub	sp, #20
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
 8002a3a:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	695b      	ldr	r3, [r3, #20]
 8002a40:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8002a42:	68fa      	ldr	r2, [r7, #12]
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	4013      	ands	r3, r2
 8002a48:	041a      	lsls	r2, r3, #16
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	43d9      	mvns	r1, r3
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	400b      	ands	r3, r1
 8002a52:	431a      	orrs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	619a      	str	r2, [r3, #24]
}
 8002a58:	bf00      	nop
 8002a5a:	3714      	adds	r7, #20
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a68:	e7fe      	b.n	8002a68 <NMI_Handler+0x4>

08002a6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a6e:	e7fe      	b.n	8002a6e <HardFault_Handler+0x4>

08002a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a74:	e7fe      	b.n	8002a74 <MemManage_Handler+0x4>

08002a76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a76:	b480      	push	{r7}
 8002a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a7a:	e7fe      	b.n	8002a7a <BusFault_Handler+0x4>

08002a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a80:	e7fe      	b.n	8002a80 <UsageFault_Handler+0x4>

08002a82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a82:	b480      	push	{r7}
 8002a84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a86:	bf00      	nop
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a94:	bf00      	nop
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr

08002a9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr

08002aac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ab0:	f000 f950 	bl	8002d54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ab4:	bf00      	nop
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC6(DMA1))
 8002abc:	4808      	ldr	r0, [pc, #32]	; (8002ae0 <DMA1_Stream6_IRQHandler+0x28>)
 8002abe:	f7ff ff09 	bl	80028d4 <LL_DMA_IsActiveFlag_TC6>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d008      	beq.n	8002ada <DMA1_Stream6_IRQHandler+0x22>
	{
		LL_DMA_ClearFlag_TC6(DMA1);
 8002ac8:	4805      	ldr	r0, [pc, #20]	; (8002ae0 <DMA1_Stream6_IRQHandler+0x28>)
 8002aca:	f7ff ff17 	bl	80028fc <LL_DMA_ClearFlag_TC6>
		memset(buffer, 0, sizeof(buffer));
 8002ace:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	4803      	ldr	r0, [pc, #12]	; (8002ae4 <DMA1_Stream6_IRQHandler+0x2c>)
 8002ad6:	f002 fbdd 	bl	8005294 <memset>
  /* USER CODE END DMA1_Stream6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	40026000 	.word	0x40026000
 8002ae4:	200000d0 	.word	0x200000d0

08002ae8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002ae8:	b598      	push	{r3, r4, r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	if (LL_USART_IsActiveFlag_RXNE(USART3))
 8002aec:	4827      	ldr	r0, [pc, #156]	; (8002b8c <USART3_IRQHandler+0xa4>)
 8002aee:	f7ff ff72 	bl	80029d6 <LL_USART_IsActiveFlag_RXNE>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d048      	beq.n	8002b8a <USART3_IRQHandler+0xa2>
	{
		LL_USART_ClearFlag_RXNE(USART3);
 8002af8:	4824      	ldr	r0, [pc, #144]	; (8002b8c <USART3_IRQHandler+0xa4>)
 8002afa:	f7ff ff7f 	bl	80029fc <LL_USART_ClearFlag_RXNE>

		buffer[size] = LL_USART_ReceiveData8(USART3);
 8002afe:	4b24      	ldr	r3, [pc, #144]	; (8002b90 <USART3_IRQHandler+0xa8>)
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	461c      	mov	r4, r3
 8002b04:	4821      	ldr	r0, [pc, #132]	; (8002b8c <USART3_IRQHandler+0xa4>)
 8002b06:	f7ff ff87 	bl	8002a18 <LL_USART_ReceiveData8>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	4b21      	ldr	r3, [pc, #132]	; (8002b94 <USART3_IRQHandler+0xac>)
 8002b10:	551a      	strb	r2, [r3, r4]

		if ((size == 0) && (buffer[0] != 'A'))
 8002b12:	4b1f      	ldr	r3, [pc, #124]	; (8002b90 <USART3_IRQHandler+0xa8>)
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d103      	bne.n	8002b22 <USART3_IRQHandler+0x3a>
 8002b1a:	4b1e      	ldr	r3, [pc, #120]	; (8002b94 <USART3_IRQHandler+0xac>)
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b41      	cmp	r3, #65	; 0x41
 8002b20:	d132      	bne.n	8002b88 <USART3_IRQHandler+0xa0>
		{
			return;
		}
		size++;
 8002b22:	4b1b      	ldr	r3, [pc, #108]	; (8002b90 <USART3_IRQHandler+0xa8>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	3301      	adds	r3, #1
 8002b28:	b2da      	uxtb	r2, r3
 8002b2a:	4b19      	ldr	r3, [pc, #100]	; (8002b90 <USART3_IRQHandler+0xa8>)
 8002b2c:	701a      	strb	r2, [r3, #0]

		if (LL_USART_IsActiveFlag_ORE(USART3) || LL_USART_IsActiveFlag_FE(USART3) || LL_USART_IsActiveFlag_PE(USART3))
 8002b2e:	4817      	ldr	r0, [pc, #92]	; (8002b8c <USART3_IRQHandler+0xa4>)
 8002b30:	f7ff ff3e 	bl	80029b0 <LL_USART_IsActiveFlag_ORE>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d10b      	bne.n	8002b52 <USART3_IRQHandler+0x6a>
 8002b3a:	4814      	ldr	r0, [pc, #80]	; (8002b8c <USART3_IRQHandler+0xa4>)
 8002b3c:	f7ff ff25 	bl	800298a <LL_USART_IsActiveFlag_FE>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d105      	bne.n	8002b52 <USART3_IRQHandler+0x6a>
 8002b46:	4811      	ldr	r0, [pc, #68]	; (8002b8c <USART3_IRQHandler+0xa4>)
 8002b48:	f7ff ff0c 	bl	8002964 <LL_USART_IsActiveFlag_PE>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d005      	beq.n	8002b5e <USART3_IRQHandler+0x76>
		{
			// overrun error, framing error, or parity error
			buffer[0] = 0;
 8002b52:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <USART3_IRQHandler+0xac>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	701a      	strb	r2, [r3, #0]
			size = 0;
 8002b58:	4b0d      	ldr	r3, [pc, #52]	; (8002b90 <USART3_IRQHandler+0xa8>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	701a      	strb	r2, [r3, #0]
		}

		// TODO check size instead of end character
		if (size == 3)
 8002b5e:	4b0c      	ldr	r3, [pc, #48]	; (8002b90 <USART3_IRQHandler+0xa8>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	2b03      	cmp	r3, #3
 8002b64:	d111      	bne.n	8002b8a <USART3_IRQHandler+0xa2>
		{
			// TODO check values and make sure they are valid
			sprintf((char *) buffer, "Throttle: %d, Steering: %d\r\n", buffer[1], buffer[2]);
 8002b66:	4b0b      	ldr	r3, [pc, #44]	; (8002b94 <USART3_IRQHandler+0xac>)
 8002b68:	785b      	ldrb	r3, [r3, #1]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	4b09      	ldr	r3, [pc, #36]	; (8002b94 <USART3_IRQHandler+0xac>)
 8002b6e:	789b      	ldrb	r3, [r3, #2]
 8002b70:	4909      	ldr	r1, [pc, #36]	; (8002b98 <USART3_IRQHandler+0xb0>)
 8002b72:	4808      	ldr	r0, [pc, #32]	; (8002b94 <USART3_IRQHandler+0xac>)
 8002b74:	f002 fb6e 	bl	8005254 <siprintf>
			LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_6);
 8002b78:	2106      	movs	r1, #6
 8002b7a:	4808      	ldr	r0, [pc, #32]	; (8002b9c <USART3_IRQHandler+0xb4>)
 8002b7c:	f7ff fe8a 	bl	8002894 <LL_DMA_EnableStream>
			size = 0;
 8002b80:	4b03      	ldr	r3, [pc, #12]	; (8002b90 <USART3_IRQHandler+0xa8>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	701a      	strb	r2, [r3, #0]
 8002b86:	e000      	b.n	8002b8a <USART3_IRQHandler+0xa2>
			return;
 8002b88:	bf00      	nop
	}
  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b8a:	bd98      	pop	{r3, r4, r7, pc}
 8002b8c:	40004800 	.word	0x40004800
 8002b90:	200001d0 	.word	0x200001d0
 8002b94:	200000d0 	.word	0x200000d0
 8002b98:	08005c60 	.word	0x08005c60
 8002b9c:	40026000 	.word	0x40026000

08002ba0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8002ba4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002ba8:	f7ff feb6 	bl	8002918 <LL_EXTI_IsActiveFlag_0_31>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <EXTI15_10_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8002bb2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002bb6:	f7ff fec5 	bl	8002944 <LL_EXTI_ClearFlag_0_31>

    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
//  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_5);
 8002bba:	2120      	movs	r1, #32
 8002bbc:	4802      	ldr	r0, [pc, #8]	; (8002bc8 <EXTI15_10_IRQHandler+0x28>)
 8002bbe:	f7ff ff38 	bl	8002a32 <LL_GPIO_TogglePin>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002bc2:	bf00      	nop
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40020000 	.word	0x40020000

08002bcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bd4:	4a14      	ldr	r2, [pc, #80]	; (8002c28 <_sbrk+0x5c>)
 8002bd6:	4b15      	ldr	r3, [pc, #84]	; (8002c2c <_sbrk+0x60>)
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002be0:	4b13      	ldr	r3, [pc, #76]	; (8002c30 <_sbrk+0x64>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d102      	bne.n	8002bee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002be8:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <_sbrk+0x64>)
 8002bea:	4a12      	ldr	r2, [pc, #72]	; (8002c34 <_sbrk+0x68>)
 8002bec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bee:	4b10      	ldr	r3, [pc, #64]	; (8002c30 <_sbrk+0x64>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d207      	bcs.n	8002c0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bfc:	f002 fb52 	bl	80052a4 <__errno>
 8002c00:	4603      	mov	r3, r0
 8002c02:	220c      	movs	r2, #12
 8002c04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c0a:	e009      	b.n	8002c20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c0c:	4b08      	ldr	r3, [pc, #32]	; (8002c30 <_sbrk+0x64>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c12:	4b07      	ldr	r3, [pc, #28]	; (8002c30 <_sbrk+0x64>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	4a05      	ldr	r2, [pc, #20]	; (8002c30 <_sbrk+0x64>)
 8002c1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3718      	adds	r7, #24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20020000 	.word	0x20020000
 8002c2c:	00000400 	.word	0x00000400
 8002c30:	200001d4 	.word	0x200001d4
 8002c34:	20000328 	.word	0x20000328

08002c38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c3c:	4b06      	ldr	r3, [pc, #24]	; (8002c58 <SystemInit+0x20>)
 8002c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c42:	4a05      	ldr	r2, [pc, #20]	; (8002c58 <SystemInit+0x20>)
 8002c44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c60:	480d      	ldr	r0, [pc, #52]	; (8002c98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c62:	490e      	ldr	r1, [pc, #56]	; (8002c9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c64:	4a0e      	ldr	r2, [pc, #56]	; (8002ca0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c68:	e002      	b.n	8002c70 <LoopCopyDataInit>

08002c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c6e:	3304      	adds	r3, #4

08002c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c74:	d3f9      	bcc.n	8002c6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c76:	4a0b      	ldr	r2, [pc, #44]	; (8002ca4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c78:	4c0b      	ldr	r4, [pc, #44]	; (8002ca8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c7c:	e001      	b.n	8002c82 <LoopFillZerobss>

08002c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c80:	3204      	adds	r2, #4

08002c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c84:	d3fb      	bcc.n	8002c7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c86:	f7ff ffd7 	bl	8002c38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c8a:	f002 fb11 	bl	80052b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c8e:	f7ff f9b1 	bl	8001ff4 <main>
  bx  lr    
 8002c92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c9c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002ca0:	08005cfc 	.word	0x08005cfc
  ldr r2, =_sbss
 8002ca4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002ca8:	20000324 	.word	0x20000324

08002cac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cac:	e7fe      	b.n	8002cac <ADC_IRQHandler>
	...

08002cb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cb4:	4b0e      	ldr	r3, [pc, #56]	; (8002cf0 <HAL_Init+0x40>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a0d      	ldr	r2, [pc, #52]	; (8002cf0 <HAL_Init+0x40>)
 8002cba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cc0:	4b0b      	ldr	r3, [pc, #44]	; (8002cf0 <HAL_Init+0x40>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a0a      	ldr	r2, [pc, #40]	; (8002cf0 <HAL_Init+0x40>)
 8002cc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002cca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ccc:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <HAL_Init+0x40>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a07      	ldr	r2, [pc, #28]	; (8002cf0 <HAL_Init+0x40>)
 8002cd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cd8:	2003      	movs	r0, #3
 8002cda:	f000 f931 	bl	8002f40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cde:	2000      	movs	r0, #0
 8002ce0:	f000 f808 	bl	8002cf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ce4:	f7ff fd36 	bl	8002754 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	40023c00 	.word	0x40023c00

08002cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cfc:	4b12      	ldr	r3, [pc, #72]	; (8002d48 <HAL_InitTick+0x54>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	4b12      	ldr	r3, [pc, #72]	; (8002d4c <HAL_InitTick+0x58>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	4619      	mov	r1, r3
 8002d06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 f93b 	bl	8002f8e <HAL_SYSTICK_Config>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e00e      	b.n	8002d40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2b0f      	cmp	r3, #15
 8002d26:	d80a      	bhi.n	8002d3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d28:	2200      	movs	r2, #0
 8002d2a:	6879      	ldr	r1, [r7, #4]
 8002d2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d30:	f000 f911 	bl	8002f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d34:	4a06      	ldr	r2, [pc, #24]	; (8002d50 <HAL_InitTick+0x5c>)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	e000      	b.n	8002d40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	20000000 	.word	0x20000000
 8002d4c:	20000008 	.word	0x20000008
 8002d50:	20000004 	.word	0x20000004

08002d54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d58:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <HAL_IncTick+0x20>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4b06      	ldr	r3, [pc, #24]	; (8002d78 <HAL_IncTick+0x24>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4413      	add	r3, r2
 8002d64:	4a04      	ldr	r2, [pc, #16]	; (8002d78 <HAL_IncTick+0x24>)
 8002d66:	6013      	str	r3, [r2, #0]
}
 8002d68:	bf00      	nop
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	20000008 	.word	0x20000008
 8002d78:	200001d8 	.word	0x200001d8

08002d7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d80:	4b03      	ldr	r3, [pc, #12]	; (8002d90 <HAL_GetTick+0x14>)
 8002d82:	681b      	ldr	r3, [r3, #0]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	200001d8 	.word	0x200001d8

08002d94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d9c:	f7ff ffee 	bl	8002d7c <HAL_GetTick>
 8002da0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dac:	d005      	beq.n	8002dba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002dae:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <HAL_Delay+0x44>)
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	461a      	mov	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	4413      	add	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002dba:	bf00      	nop
 8002dbc:	f7ff ffde 	bl	8002d7c <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d8f7      	bhi.n	8002dbc <HAL_Delay+0x28>
  {
  }
}
 8002dcc:	bf00      	nop
 8002dce:	bf00      	nop
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	20000008 	.word	0x20000008

08002ddc <__NVIC_SetPriorityGrouping>:
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f003 0307 	and.w	r3, r3, #7
 8002dea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dec:	4b0c      	ldr	r3, [pc, #48]	; (8002e20 <__NVIC_SetPriorityGrouping+0x44>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002df8:	4013      	ands	r3, r2
 8002dfa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e0e:	4a04      	ldr	r2, [pc, #16]	; (8002e20 <__NVIC_SetPriorityGrouping+0x44>)
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	60d3      	str	r3, [r2, #12]
}
 8002e14:	bf00      	nop
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr
 8002e20:	e000ed00 	.word	0xe000ed00

08002e24 <__NVIC_GetPriorityGrouping>:
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e28:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <__NVIC_GetPriorityGrouping+0x18>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	0a1b      	lsrs	r3, r3, #8
 8002e2e:	f003 0307 	and.w	r3, r3, #7
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr
 8002e3c:	e000ed00 	.word	0xe000ed00

08002e40 <__NVIC_SetPriority>:
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	6039      	str	r1, [r7, #0]
 8002e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	db0a      	blt.n	8002e6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	490c      	ldr	r1, [pc, #48]	; (8002e8c <__NVIC_SetPriority+0x4c>)
 8002e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5e:	0112      	lsls	r2, r2, #4
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	440b      	add	r3, r1
 8002e64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002e68:	e00a      	b.n	8002e80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	4908      	ldr	r1, [pc, #32]	; (8002e90 <__NVIC_SetPriority+0x50>)
 8002e70:	79fb      	ldrb	r3, [r7, #7]
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	3b04      	subs	r3, #4
 8002e78:	0112      	lsls	r2, r2, #4
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	761a      	strb	r2, [r3, #24]
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	e000e100 	.word	0xe000e100
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <NVIC_EncodePriority>:
{
 8002e94:	b480      	push	{r7}
 8002e96:	b089      	sub	sp, #36	; 0x24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	f1c3 0307 	rsb	r3, r3, #7
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	bf28      	it	cs
 8002eb2:	2304      	movcs	r3, #4
 8002eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	2b06      	cmp	r3, #6
 8002ebc:	d902      	bls.n	8002ec4 <NVIC_EncodePriority+0x30>
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	3b03      	subs	r3, #3
 8002ec2:	e000      	b.n	8002ec6 <NVIC_EncodePriority+0x32>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43da      	mvns	r2, r3
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	401a      	ands	r2, r3
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002edc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee6:	43d9      	mvns	r1, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eec:	4313      	orrs	r3, r2
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3724      	adds	r7, #36	; 0x24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
	...

08002efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f0c:	d301      	bcc.n	8002f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e00f      	b.n	8002f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f12:	4a0a      	ldr	r2, [pc, #40]	; (8002f3c <SysTick_Config+0x40>)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f1a:	210f      	movs	r1, #15
 8002f1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f20:	f7ff ff8e 	bl	8002e40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f24:	4b05      	ldr	r3, [pc, #20]	; (8002f3c <SysTick_Config+0x40>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f2a:	4b04      	ldr	r3, [pc, #16]	; (8002f3c <SysTick_Config+0x40>)
 8002f2c:	2207      	movs	r2, #7
 8002f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	e000e010 	.word	0xe000e010

08002f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f7ff ff47 	bl	8002ddc <__NVIC_SetPriorityGrouping>
}
 8002f4e:	bf00      	nop
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b086      	sub	sp, #24
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
 8002f62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f68:	f7ff ff5c 	bl	8002e24 <__NVIC_GetPriorityGrouping>
 8002f6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	68b9      	ldr	r1, [r7, #8]
 8002f72:	6978      	ldr	r0, [r7, #20]
 8002f74:	f7ff ff8e 	bl	8002e94 <NVIC_EncodePriority>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f7e:	4611      	mov	r1, r2
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff ff5d 	bl	8002e40 <__NVIC_SetPriority>
}
 8002f86:	bf00      	nop
 8002f88:	3718      	adds	r7, #24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b082      	sub	sp, #8
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff ffb0 	bl	8002efc <SysTick_Config>
 8002f9c:	4603      	mov	r3, r0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b089      	sub	sp, #36	; 0x24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
 8002fc2:	e165      	b.n	8003290 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	f040 8154 	bne.w	800328a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f003 0303 	and.w	r3, r3, #3
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d005      	beq.n	8002ffa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d130      	bne.n	800305c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	2203      	movs	r2, #3
 8003006:	fa02 f303 	lsl.w	r3, r2, r3
 800300a:	43db      	mvns	r3, r3
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4013      	ands	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4313      	orrs	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003030:	2201      	movs	r2, #1
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	43db      	mvns	r3, r3
 800303a:	69ba      	ldr	r2, [r7, #24]
 800303c:	4013      	ands	r3, r2
 800303e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	091b      	lsrs	r3, r3, #4
 8003046:	f003 0201 	and.w	r2, r3, #1
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4313      	orrs	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f003 0303 	and.w	r3, r3, #3
 8003064:	2b03      	cmp	r3, #3
 8003066:	d017      	beq.n	8003098 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	2203      	movs	r2, #3
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	43db      	mvns	r3, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4013      	ands	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	4313      	orrs	r3, r2
 8003090:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f003 0303 	and.w	r3, r3, #3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d123      	bne.n	80030ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	08da      	lsrs	r2, r3, #3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3208      	adds	r2, #8
 80030ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	220f      	movs	r2, #15
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43db      	mvns	r3, r3
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	4013      	ands	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4313      	orrs	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	08da      	lsrs	r2, r3, #3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	3208      	adds	r2, #8
 80030e6:	69b9      	ldr	r1, [r7, #24]
 80030e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	2203      	movs	r2, #3
 80030f8:	fa02 f303 	lsl.w	r3, r2, r3
 80030fc:	43db      	mvns	r3, r3
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	4013      	ands	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f003 0203 	and.w	r2, r3, #3
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	4313      	orrs	r3, r2
 8003118:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 80ae 	beq.w	800328a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800312e:	2300      	movs	r3, #0
 8003130:	60fb      	str	r3, [r7, #12]
 8003132:	4b5d      	ldr	r3, [pc, #372]	; (80032a8 <HAL_GPIO_Init+0x300>)
 8003134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003136:	4a5c      	ldr	r2, [pc, #368]	; (80032a8 <HAL_GPIO_Init+0x300>)
 8003138:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800313c:	6453      	str	r3, [r2, #68]	; 0x44
 800313e:	4b5a      	ldr	r3, [pc, #360]	; (80032a8 <HAL_GPIO_Init+0x300>)
 8003140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003142:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003146:	60fb      	str	r3, [r7, #12]
 8003148:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800314a:	4a58      	ldr	r2, [pc, #352]	; (80032ac <HAL_GPIO_Init+0x304>)
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	089b      	lsrs	r3, r3, #2
 8003150:	3302      	adds	r3, #2
 8003152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003156:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f003 0303 	and.w	r3, r3, #3
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	220f      	movs	r2, #15
 8003162:	fa02 f303 	lsl.w	r3, r2, r3
 8003166:	43db      	mvns	r3, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4013      	ands	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a4f      	ldr	r2, [pc, #316]	; (80032b0 <HAL_GPIO_Init+0x308>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d025      	beq.n	80031c2 <HAL_GPIO_Init+0x21a>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a4e      	ldr	r2, [pc, #312]	; (80032b4 <HAL_GPIO_Init+0x30c>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d01f      	beq.n	80031be <HAL_GPIO_Init+0x216>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a4d      	ldr	r2, [pc, #308]	; (80032b8 <HAL_GPIO_Init+0x310>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d019      	beq.n	80031ba <HAL_GPIO_Init+0x212>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a4c      	ldr	r2, [pc, #304]	; (80032bc <HAL_GPIO_Init+0x314>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d013      	beq.n	80031b6 <HAL_GPIO_Init+0x20e>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a4b      	ldr	r2, [pc, #300]	; (80032c0 <HAL_GPIO_Init+0x318>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d00d      	beq.n	80031b2 <HAL_GPIO_Init+0x20a>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a4a      	ldr	r2, [pc, #296]	; (80032c4 <HAL_GPIO_Init+0x31c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d007      	beq.n	80031ae <HAL_GPIO_Init+0x206>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a49      	ldr	r2, [pc, #292]	; (80032c8 <HAL_GPIO_Init+0x320>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d101      	bne.n	80031aa <HAL_GPIO_Init+0x202>
 80031a6:	2306      	movs	r3, #6
 80031a8:	e00c      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031aa:	2307      	movs	r3, #7
 80031ac:	e00a      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031ae:	2305      	movs	r3, #5
 80031b0:	e008      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031b2:	2304      	movs	r3, #4
 80031b4:	e006      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031b6:	2303      	movs	r3, #3
 80031b8:	e004      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e002      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031be:	2301      	movs	r3, #1
 80031c0:	e000      	b.n	80031c4 <HAL_GPIO_Init+0x21c>
 80031c2:	2300      	movs	r3, #0
 80031c4:	69fa      	ldr	r2, [r7, #28]
 80031c6:	f002 0203 	and.w	r2, r2, #3
 80031ca:	0092      	lsls	r2, r2, #2
 80031cc:	4093      	lsls	r3, r2
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031d4:	4935      	ldr	r1, [pc, #212]	; (80032ac <HAL_GPIO_Init+0x304>)
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	089b      	lsrs	r3, r3, #2
 80031da:	3302      	adds	r3, #2
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031e2:	4b3a      	ldr	r3, [pc, #232]	; (80032cc <HAL_GPIO_Init+0x324>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	43db      	mvns	r3, r3
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	4013      	ands	r3, r2
 80031f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80031fe:	69ba      	ldr	r2, [r7, #24]
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	4313      	orrs	r3, r2
 8003204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003206:	4a31      	ldr	r2, [pc, #196]	; (80032cc <HAL_GPIO_Init+0x324>)
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800320c:	4b2f      	ldr	r3, [pc, #188]	; (80032cc <HAL_GPIO_Init+0x324>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d003      	beq.n	8003230 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003230:	4a26      	ldr	r2, [pc, #152]	; (80032cc <HAL_GPIO_Init+0x324>)
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003236:	4b25      	ldr	r3, [pc, #148]	; (80032cc <HAL_GPIO_Init+0x324>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	43db      	mvns	r3, r3
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	4013      	ands	r3, r2
 8003244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	4313      	orrs	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800325a:	4a1c      	ldr	r2, [pc, #112]	; (80032cc <HAL_GPIO_Init+0x324>)
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003260:	4b1a      	ldr	r3, [pc, #104]	; (80032cc <HAL_GPIO_Init+0x324>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	43db      	mvns	r3, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4013      	ands	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003284:	4a11      	ldr	r2, [pc, #68]	; (80032cc <HAL_GPIO_Init+0x324>)
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	3301      	adds	r3, #1
 800328e:	61fb      	str	r3, [r7, #28]
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	2b0f      	cmp	r3, #15
 8003294:	f67f ae96 	bls.w	8002fc4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003298:	bf00      	nop
 800329a:	bf00      	nop
 800329c:	3724      	adds	r7, #36	; 0x24
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	40023800 	.word	0x40023800
 80032ac:	40013800 	.word	0x40013800
 80032b0:	40020000 	.word	0x40020000
 80032b4:	40020400 	.word	0x40020400
 80032b8:	40020800 	.word	0x40020800
 80032bc:	40020c00 	.word	0x40020c00
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40021400 	.word	0x40021400
 80032c8:	40021800 	.word	0x40021800
 80032cc:	40013c00 	.word	0x40013c00

080032d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	807b      	strh	r3, [r7, #2]
 80032dc:	4613      	mov	r3, r2
 80032de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032e0:	787b      	ldrb	r3, [r7, #1]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d003      	beq.n	80032ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032e6:	887a      	ldrh	r2, [r7, #2]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032ec:	e003      	b.n	80032f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032ee:	887b      	ldrh	r3, [r7, #2]
 80032f0:	041a      	lsls	r2, r3, #16
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	619a      	str	r2, [r3, #24]
}
 80032f6:	bf00      	nop
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr

08003302 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b082      	sub	sp, #8
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e07b      	b.n	800340c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003318:	2b00      	cmp	r3, #0
 800331a:	d108      	bne.n	800332e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003324:	d009      	beq.n	800333a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	61da      	str	r2, [r3, #28]
 800332c:	e005      	b.n	800333a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	d106      	bne.n	800335a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f7ff fa25 	bl	80027a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2202      	movs	r2, #2
 800335e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003370:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003382:	431a      	orrs	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800338c:	431a      	orrs	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	431a      	orrs	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	695b      	ldr	r3, [r3, #20]
 800339c:	f003 0301 	and.w	r3, r3, #1
 80033a0:	431a      	orrs	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69db      	ldr	r3, [r3, #28]
 80033b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033b4:	431a      	orrs	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a1b      	ldr	r3, [r3, #32]
 80033ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033be:	ea42 0103 	orr.w	r1, r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	430a      	orrs	r2, r1
 80033d0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	0c1b      	lsrs	r3, r3, #16
 80033d8:	f003 0104 	and.w	r1, r3, #4
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	f003 0210 	and.w	r2, r3, #16
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	430a      	orrs	r2, r1
 80033ea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	69da      	ldr	r2, [r3, #28]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033fa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2201      	movs	r2, #1
 8003406:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3708      	adds	r7, #8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b088      	sub	sp, #32
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	603b      	str	r3, [r7, #0]
 8003420:	4613      	mov	r3, r2
 8003422:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <HAL_SPI_Transmit+0x22>
 8003432:	2302      	movs	r3, #2
 8003434:	e126      	b.n	8003684 <HAL_SPI_Transmit+0x270>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800343e:	f7ff fc9d 	bl	8002d7c <HAL_GetTick>
 8003442:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003444:	88fb      	ldrh	r3, [r7, #6]
 8003446:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b01      	cmp	r3, #1
 8003452:	d002      	beq.n	800345a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003454:	2302      	movs	r3, #2
 8003456:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003458:	e10b      	b.n	8003672 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d002      	beq.n	8003466 <HAL_SPI_Transmit+0x52>
 8003460:	88fb      	ldrh	r3, [r7, #6]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d102      	bne.n	800346c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	77fb      	strb	r3, [r7, #31]
    goto error;
 800346a:	e102      	b.n	8003672 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2203      	movs	r2, #3
 8003470:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	68ba      	ldr	r2, [r7, #8]
 800347e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	88fa      	ldrh	r2, [r7, #6]
 8003484:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	88fa      	ldrh	r2, [r7, #6]
 800348a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034b2:	d10f      	bne.n	80034d4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034d2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034de:	2b40      	cmp	r3, #64	; 0x40
 80034e0:	d007      	beq.n	80034f2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034fa:	d14b      	bne.n	8003594 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <HAL_SPI_Transmit+0xf6>
 8003504:	8afb      	ldrh	r3, [r7, #22]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d13e      	bne.n	8003588 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350e:	881a      	ldrh	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	1c9a      	adds	r2, r3, #2
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003524:	b29b      	uxth	r3, r3
 8003526:	3b01      	subs	r3, #1
 8003528:	b29a      	uxth	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800352e:	e02b      	b.n	8003588 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b02      	cmp	r3, #2
 800353c:	d112      	bne.n	8003564 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003542:	881a      	ldrh	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354e:	1c9a      	adds	r2, r3, #2
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003558:	b29b      	uxth	r3, r3
 800355a:	3b01      	subs	r3, #1
 800355c:	b29a      	uxth	r2, r3
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	86da      	strh	r2, [r3, #54]	; 0x36
 8003562:	e011      	b.n	8003588 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003564:	f7ff fc0a 	bl	8002d7c <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	683a      	ldr	r2, [r7, #0]
 8003570:	429a      	cmp	r2, r3
 8003572:	d803      	bhi.n	800357c <HAL_SPI_Transmit+0x168>
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800357a:	d102      	bne.n	8003582 <HAL_SPI_Transmit+0x16e>
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d102      	bne.n	8003588 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003586:	e074      	b.n	8003672 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800358c:	b29b      	uxth	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1ce      	bne.n	8003530 <HAL_SPI_Transmit+0x11c>
 8003592:	e04c      	b.n	800362e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d002      	beq.n	80035a2 <HAL_SPI_Transmit+0x18e>
 800359c:	8afb      	ldrh	r3, [r7, #22]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d140      	bne.n	8003624 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	330c      	adds	r3, #12
 80035ac:	7812      	ldrb	r2, [r2, #0]
 80035ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035be:	b29b      	uxth	r3, r3
 80035c0:	3b01      	subs	r3, #1
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80035c8:	e02c      	b.n	8003624 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d113      	bne.n	8003600 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	330c      	adds	r3, #12
 80035e2:	7812      	ldrb	r2, [r2, #0]
 80035e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ea:	1c5a      	adds	r2, r3, #1
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	3b01      	subs	r3, #1
 80035f8:	b29a      	uxth	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	86da      	strh	r2, [r3, #54]	; 0x36
 80035fe:	e011      	b.n	8003624 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003600:	f7ff fbbc 	bl	8002d7c <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	683a      	ldr	r2, [r7, #0]
 800360c:	429a      	cmp	r2, r3
 800360e:	d803      	bhi.n	8003618 <HAL_SPI_Transmit+0x204>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003616:	d102      	bne.n	800361e <HAL_SPI_Transmit+0x20a>
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d102      	bne.n	8003624 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003622:	e026      	b.n	8003672 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003628:	b29b      	uxth	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d1cd      	bne.n	80035ca <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	6839      	ldr	r1, [r7, #0]
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f000 fbda 	bl	8003dec <SPI_EndRxTxTransaction>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d002      	beq.n	8003644 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2220      	movs	r2, #32
 8003642:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10a      	bne.n	8003662 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800364c:	2300      	movs	r3, #0
 800364e:	613b      	str	r3, [r7, #16]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	613b      	str	r3, [r7, #16]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	613b      	str	r3, [r7, #16]
 8003660:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	77fb      	strb	r3, [r7, #31]
 800366e:	e000      	b.n	8003672 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003670:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2201      	movs	r2, #1
 8003676:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003682:	7ffb      	ldrb	r3, [r7, #31]
}
 8003684:	4618      	mov	r0, r3
 8003686:	3720      	adds	r7, #32
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b088      	sub	sp, #32
 8003690:	af02      	add	r7, sp, #8
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	603b      	str	r3, [r7, #0]
 8003698:	4613      	mov	r3, r2
 800369a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800369c:	2300      	movs	r3, #0
 800369e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036a8:	d112      	bne.n	80036d0 <HAL_SPI_Receive+0x44>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d10e      	bne.n	80036d0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2204      	movs	r2, #4
 80036b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80036ba:	88fa      	ldrh	r2, [r7, #6]
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	9300      	str	r3, [sp, #0]
 80036c0:	4613      	mov	r3, r2
 80036c2:	68ba      	ldr	r2, [r7, #8]
 80036c4:	68b9      	ldr	r1, [r7, #8]
 80036c6:	68f8      	ldr	r0, [r7, #12]
 80036c8:	f000 f8f1 	bl	80038ae <HAL_SPI_TransmitReceive>
 80036cc:	4603      	mov	r3, r0
 80036ce:	e0ea      	b.n	80038a6 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d101      	bne.n	80036de <HAL_SPI_Receive+0x52>
 80036da:	2302      	movs	r3, #2
 80036dc:	e0e3      	b.n	80038a6 <HAL_SPI_Receive+0x21a>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036e6:	f7ff fb49 	bl	8002d7c <HAL_GetTick>
 80036ea:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d002      	beq.n	80036fe <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80036f8:	2302      	movs	r3, #2
 80036fa:	75fb      	strb	r3, [r7, #23]
    goto error;
 80036fc:	e0ca      	b.n	8003894 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <HAL_SPI_Receive+0x7e>
 8003704:	88fb      	ldrh	r3, [r7, #6]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d102      	bne.n	8003710 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800370e:	e0c1      	b.n	8003894 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2204      	movs	r2, #4
 8003714:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	68ba      	ldr	r2, [r7, #8]
 8003722:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	88fa      	ldrh	r2, [r7, #6]
 8003728:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	88fa      	ldrh	r2, [r7, #6]
 800372e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2200      	movs	r2, #0
 800373a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003756:	d10f      	bne.n	8003778 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003766:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003776:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003782:	2b40      	cmp	r3, #64	; 0x40
 8003784:	d007      	beq.n	8003796 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003794:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d162      	bne.n	8003864 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800379e:	e02e      	b.n	80037fe <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d115      	bne.n	80037da <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f103 020c 	add.w	r2, r3, #12
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ba:	7812      	ldrb	r2, [r2, #0]
 80037bc:	b2d2      	uxtb	r2, r2
 80037be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c4:	1c5a      	adds	r2, r3, #1
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	3b01      	subs	r3, #1
 80037d2:	b29a      	uxth	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80037d8:	e011      	b.n	80037fe <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037da:	f7ff facf 	bl	8002d7c <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	683a      	ldr	r2, [r7, #0]
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d803      	bhi.n	80037f2 <HAL_SPI_Receive+0x166>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037f0:	d102      	bne.n	80037f8 <HAL_SPI_Receive+0x16c>
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d102      	bne.n	80037fe <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80037fc:	e04a      	b.n	8003894 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003802:	b29b      	uxth	r3, r3
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1cb      	bne.n	80037a0 <HAL_SPI_Receive+0x114>
 8003808:	e031      	b.n	800386e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b01      	cmp	r3, #1
 8003816:	d113      	bne.n	8003840 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68da      	ldr	r2, [r3, #12]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003822:	b292      	uxth	r2, r2
 8003824:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800382a:	1c9a      	adds	r2, r3, #2
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003834:	b29b      	uxth	r3, r3
 8003836:	3b01      	subs	r3, #1
 8003838:	b29a      	uxth	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800383e:	e011      	b.n	8003864 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003840:	f7ff fa9c 	bl	8002d7c <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	683a      	ldr	r2, [r7, #0]
 800384c:	429a      	cmp	r2, r3
 800384e:	d803      	bhi.n	8003858 <HAL_SPI_Receive+0x1cc>
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003856:	d102      	bne.n	800385e <HAL_SPI_Receive+0x1d2>
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d102      	bne.n	8003864 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003862:	e017      	b.n	8003894 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003868:	b29b      	uxth	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1cd      	bne.n	800380a <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	6839      	ldr	r1, [r7, #0]
 8003872:	68f8      	ldr	r0, [r7, #12]
 8003874:	f000 fa54 	bl	8003d20 <SPI_EndRxTransaction>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d002      	beq.n	8003884 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2220      	movs	r2, #32
 8003882:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003888:	2b00      	cmp	r3, #0
 800388a:	d002      	beq.n	8003892 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	75fb      	strb	r3, [r7, #23]
 8003890:	e000      	b.n	8003894 <HAL_SPI_Receive+0x208>
  }

error :
 8003892:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80038a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3718      	adds	r7, #24
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}

080038ae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80038ae:	b580      	push	{r7, lr}
 80038b0:	b08c      	sub	sp, #48	; 0x30
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	60f8      	str	r0, [r7, #12]
 80038b6:	60b9      	str	r1, [r7, #8]
 80038b8:	607a      	str	r2, [r7, #4]
 80038ba:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80038bc:	2301      	movs	r3, #1
 80038be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80038c0:	2300      	movs	r3, #0
 80038c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d101      	bne.n	80038d4 <HAL_SPI_TransmitReceive+0x26>
 80038d0:	2302      	movs	r3, #2
 80038d2:	e18a      	b.n	8003bea <HAL_SPI_TransmitReceive+0x33c>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038dc:	f7ff fa4e 	bl	8002d7c <HAL_GetTick>
 80038e0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80038f2:	887b      	ldrh	r3, [r7, #2]
 80038f4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80038f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d00f      	beq.n	800391e <HAL_SPI_TransmitReceive+0x70>
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003904:	d107      	bne.n	8003916 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d103      	bne.n	8003916 <HAL_SPI_TransmitReceive+0x68>
 800390e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003912:	2b04      	cmp	r3, #4
 8003914:	d003      	beq.n	800391e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003916:	2302      	movs	r3, #2
 8003918:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800391c:	e15b      	b.n	8003bd6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d005      	beq.n	8003930 <HAL_SPI_TransmitReceive+0x82>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d002      	beq.n	8003930 <HAL_SPI_TransmitReceive+0x82>
 800392a:	887b      	ldrh	r3, [r7, #2]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d103      	bne.n	8003938 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003936:	e14e      	b.n	8003bd6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b04      	cmp	r3, #4
 8003942:	d003      	beq.n	800394c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	2205      	movs	r2, #5
 8003948:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	887a      	ldrh	r2, [r7, #2]
 800395c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	887a      	ldrh	r2, [r7, #2]
 8003962:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	68ba      	ldr	r2, [r7, #8]
 8003968:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	887a      	ldrh	r2, [r7, #2]
 800396e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	887a      	ldrh	r2, [r7, #2]
 8003974:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2200      	movs	r2, #0
 800397a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800398c:	2b40      	cmp	r3, #64	; 0x40
 800398e:	d007      	beq.n	80039a0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800399e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039a8:	d178      	bne.n	8003a9c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d002      	beq.n	80039b8 <HAL_SPI_TransmitReceive+0x10a>
 80039b2:	8b7b      	ldrh	r3, [r7, #26]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d166      	bne.n	8003a86 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039bc:	881a      	ldrh	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c8:	1c9a      	adds	r2, r3, #2
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	3b01      	subs	r3, #1
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039dc:	e053      	b.n	8003a86 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d11b      	bne.n	8003a24 <HAL_SPI_TransmitReceive+0x176>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d016      	beq.n	8003a24 <HAL_SPI_TransmitReceive+0x176>
 80039f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d113      	bne.n	8003a24 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a00:	881a      	ldrh	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0c:	1c9a      	adds	r2, r3, #2
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	b29a      	uxth	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a20:	2300      	movs	r3, #0
 8003a22:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d119      	bne.n	8003a66 <HAL_SPI_TransmitReceive+0x1b8>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d014      	beq.n	8003a66 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68da      	ldr	r2, [r3, #12]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a46:	b292      	uxth	r2, r2
 8003a48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a4e:	1c9a      	adds	r2, r3, #2
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	3b01      	subs	r3, #1
 8003a5c:	b29a      	uxth	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a62:	2301      	movs	r3, #1
 8003a64:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a66:	f7ff f989 	bl	8002d7c <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d807      	bhi.n	8003a86 <HAL_SPI_TransmitReceive+0x1d8>
 8003a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a7c:	d003      	beq.n	8003a86 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003a84:	e0a7      	b.n	8003bd6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1a6      	bne.n	80039de <HAL_SPI_TransmitReceive+0x130>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1a1      	bne.n	80039de <HAL_SPI_TransmitReceive+0x130>
 8003a9a:	e07c      	b.n	8003b96 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d002      	beq.n	8003aaa <HAL_SPI_TransmitReceive+0x1fc>
 8003aa4:	8b7b      	ldrh	r3, [r7, #26]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d16b      	bne.n	8003b82 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	330c      	adds	r3, #12
 8003ab4:	7812      	ldrb	r2, [r2, #0]
 8003ab6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abc:	1c5a      	adds	r2, r3, #1
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ad0:	e057      	b.n	8003b82 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	f003 0302 	and.w	r3, r3, #2
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d11c      	bne.n	8003b1a <HAL_SPI_TransmitReceive+0x26c>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d017      	beq.n	8003b1a <HAL_SPI_TransmitReceive+0x26c>
 8003aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d114      	bne.n	8003b1a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	330c      	adds	r3, #12
 8003afa:	7812      	ldrb	r2, [r2, #0]
 8003afc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b02:	1c5a      	adds	r2, r3, #1
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b16:	2300      	movs	r3, #0
 8003b18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d119      	bne.n	8003b5c <HAL_SPI_TransmitReceive+0x2ae>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d014      	beq.n	8003b5c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68da      	ldr	r2, [r3, #12]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b3c:	b2d2      	uxtb	r2, r2
 8003b3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b44:	1c5a      	adds	r2, r3, #1
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	3b01      	subs	r3, #1
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b5c:	f7ff f90e 	bl	8002d7c <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d803      	bhi.n	8003b74 <HAL_SPI_TransmitReceive+0x2c6>
 8003b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b72:	d102      	bne.n	8003b7a <HAL_SPI_TransmitReceive+0x2cc>
 8003b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d103      	bne.n	8003b82 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003b80:	e029      	b.n	8003bd6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d1a2      	bne.n	8003ad2 <HAL_SPI_TransmitReceive+0x224>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d19d      	bne.n	8003ad2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b98:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f926 	bl	8003dec <SPI_EndRxTxTransaction>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d006      	beq.n	8003bb4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2220      	movs	r2, #32
 8003bb0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003bb2:	e010      	b.n	8003bd6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10b      	bne.n	8003bd4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	617b      	str	r3, [r7, #20]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	617b      	str	r3, [r7, #20]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	617b      	str	r3, [r7, #20]
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	e000      	b.n	8003bd6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003bd4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003be6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3730      	adds	r7, #48	; 0x30
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b083      	sub	sp, #12
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c00:	b2db      	uxtb	r3, r3
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
	...

08003c10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b088      	sub	sp, #32
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	603b      	str	r3, [r7, #0]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c20:	f7ff f8ac 	bl	8002d7c <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c28:	1a9b      	subs	r3, r3, r2
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c30:	f7ff f8a4 	bl	8002d7c <HAL_GetTick>
 8003c34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c36:	4b39      	ldr	r3, [pc, #228]	; (8003d1c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	015b      	lsls	r3, r3, #5
 8003c3c:	0d1b      	lsrs	r3, r3, #20
 8003c3e:	69fa      	ldr	r2, [r7, #28]
 8003c40:	fb02 f303 	mul.w	r3, r2, r3
 8003c44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c46:	e054      	b.n	8003cf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c4e:	d050      	beq.n	8003cf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c50:	f7ff f894 	bl	8002d7c <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	69fa      	ldr	r2, [r7, #28]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d902      	bls.n	8003c66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d13d      	bne.n	8003ce2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	685a      	ldr	r2, [r3, #4]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c7e:	d111      	bne.n	8003ca4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c88:	d004      	beq.n	8003c94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c92:	d107      	bne.n	8003ca4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ca2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cac:	d10f      	bne.n	8003cce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ccc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e017      	b.n	8003d12 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d101      	bne.n	8003cec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	68ba      	ldr	r2, [r7, #8]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	bf0c      	ite	eq
 8003d02:	2301      	moveq	r3, #1
 8003d04:	2300      	movne	r3, #0
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	461a      	mov	r2, r3
 8003d0a:	79fb      	ldrb	r3, [r7, #7]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d19b      	bne.n	8003c48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3720      	adds	r7, #32
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	20000000 	.word	0x20000000

08003d20 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af02      	add	r7, sp, #8
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d34:	d111      	bne.n	8003d5a <SPI_EndRxTransaction+0x3a>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d3e:	d004      	beq.n	8003d4a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d48:	d107      	bne.n	8003d5a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d58:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d62:	d12a      	bne.n	8003dba <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d6c:	d012      	beq.n	8003d94 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	2200      	movs	r2, #0
 8003d76:	2180      	movs	r1, #128	; 0x80
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f7ff ff49 	bl	8003c10 <SPI_WaitFlagStateUntilTimeout>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d02d      	beq.n	8003de0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d88:	f043 0220 	orr.w	r2, r3, #32
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e026      	b.n	8003de2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	9300      	str	r3, [sp, #0]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	2101      	movs	r1, #1
 8003d9e:	68f8      	ldr	r0, [r7, #12]
 8003da0:	f7ff ff36 	bl	8003c10 <SPI_WaitFlagStateUntilTimeout>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d01a      	beq.n	8003de0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dae:	f043 0220 	orr.w	r2, r3, #32
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e013      	b.n	8003de2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	9300      	str	r3, [sp, #0]
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	68f8      	ldr	r0, [r7, #12]
 8003dc6:	f7ff ff23 	bl	8003c10 <SPI_WaitFlagStateUntilTimeout>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d007      	beq.n	8003de0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd4:	f043 0220 	orr.w	r2, r3, #32
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e000      	b.n	8003de2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
	...

08003dec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b088      	sub	sp, #32
 8003df0:	af02      	add	r7, sp, #8
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003df8:	4b1b      	ldr	r3, [pc, #108]	; (8003e68 <SPI_EndRxTxTransaction+0x7c>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a1b      	ldr	r2, [pc, #108]	; (8003e6c <SPI_EndRxTxTransaction+0x80>)
 8003dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003e02:	0d5b      	lsrs	r3, r3, #21
 8003e04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e08:	fb02 f303 	mul.w	r3, r2, r3
 8003e0c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e16:	d112      	bne.n	8003e3e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	2180      	movs	r1, #128	; 0x80
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f7ff fef4 	bl	8003c10 <SPI_WaitFlagStateUntilTimeout>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d016      	beq.n	8003e5c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e32:	f043 0220 	orr.w	r2, r3, #32
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e00f      	b.n	8003e5e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00a      	beq.n	8003e5a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e54:	2b80      	cmp	r3, #128	; 0x80
 8003e56:	d0f2      	beq.n	8003e3e <SPI_EndRxTxTransaction+0x52>
 8003e58:	e000      	b.n	8003e5c <SPI_EndRxTxTransaction+0x70>
        break;
 8003e5a:	bf00      	nop
  }

  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000000 	.word	0x20000000
 8003e6c:	165e9f81 	.word	0x165e9f81

08003e70 <LL_EXTI_EnableIT_0_31>:
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8003e78:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <LL_EXTI_EnableIT_0_31+0x20>)
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	4904      	ldr	r1, [pc, #16]	; (8003e90 <LL_EXTI_EnableIT_0_31+0x20>)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	600b      	str	r3, [r1, #0]
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	40013c00 	.word	0x40013c00

08003e94 <LL_EXTI_DisableIT_0_31>:
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8003e9c:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <LL_EXTI_DisableIT_0_31+0x24>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	43db      	mvns	r3, r3
 8003ea4:	4904      	ldr	r1, [pc, #16]	; (8003eb8 <LL_EXTI_DisableIT_0_31+0x24>)
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	600b      	str	r3, [r1, #0]
}
 8003eaa:	bf00      	nop
 8003eac:	370c      	adds	r7, #12
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	40013c00 	.word	0x40013c00

08003ebc <LL_EXTI_EnableEvent_0_31>:
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8003ec4:	4b05      	ldr	r3, [pc, #20]	; (8003edc <LL_EXTI_EnableEvent_0_31+0x20>)
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	4904      	ldr	r1, [pc, #16]	; (8003edc <LL_EXTI_EnableEvent_0_31+0x20>)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	604b      	str	r3, [r1, #4]
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr
 8003edc:	40013c00 	.word	0x40013c00

08003ee0 <LL_EXTI_DisableEvent_0_31>:
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8003ee8:	4b06      	ldr	r3, [pc, #24]	; (8003f04 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	4904      	ldr	r1, [pc, #16]	; (8003f04 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	604b      	str	r3, [r1, #4]
}
 8003ef6:	bf00      	nop
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	40013c00 	.word	0x40013c00

08003f08 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8003f10:	4b05      	ldr	r3, [pc, #20]	; (8003f28 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003f12:	689a      	ldr	r2, [r3, #8]
 8003f14:	4904      	ldr	r1, [pc, #16]	; (8003f28 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	608b      	str	r3, [r1, #8]
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr
 8003f28:	40013c00 	.word	0x40013c00

08003f2c <LL_EXTI_DisableRisingTrig_0_31>:
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8003f34:	4b06      	ldr	r3, [pc, #24]	; (8003f50 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	43db      	mvns	r3, r3
 8003f3c:	4904      	ldr	r1, [pc, #16]	; (8003f50 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003f3e:	4013      	ands	r3, r2
 8003f40:	608b      	str	r3, [r1, #8]
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	40013c00 	.word	0x40013c00

08003f54 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8003f5c:	4b05      	ldr	r3, [pc, #20]	; (8003f74 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003f5e:	68da      	ldr	r2, [r3, #12]
 8003f60:	4904      	ldr	r1, [pc, #16]	; (8003f74 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	60cb      	str	r3, [r1, #12]
}
 8003f68:	bf00      	nop
 8003f6a:	370c      	adds	r7, #12
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr
 8003f74:	40013c00 	.word	0x40013c00

08003f78 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8003f80:	4b06      	ldr	r3, [pc, #24]	; (8003f9c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003f82:	68da      	ldr	r2, [r3, #12]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	43db      	mvns	r3, r3
 8003f88:	4904      	ldr	r1, [pc, #16]	; (8003f9c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	60cb      	str	r3, [r1, #12]
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	40013c00 	.word	0x40013c00

08003fa0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	791b      	ldrb	r3, [r3, #4]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d065      	beq.n	8004080 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d06b      	beq.n	8004094 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	795b      	ldrb	r3, [r3, #5]
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d01c      	beq.n	8003ffe <LL_EXTI_Init+0x5e>
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	dc25      	bgt.n	8004014 <LL_EXTI_Init+0x74>
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d002      	beq.n	8003fd2 <LL_EXTI_Init+0x32>
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d00b      	beq.n	8003fe8 <LL_EXTI_Init+0x48>
 8003fd0:	e020      	b.n	8004014 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7ff ff82 	bl	8003ee0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7ff ff45 	bl	8003e70 <LL_EXTI_EnableIT_0_31>
          break;
 8003fe6:	e018      	b.n	800401a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff ff51 	bl	8003e94 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7ff ff60 	bl	8003ebc <LL_EXTI_EnableEvent_0_31>
          break;
 8003ffc:	e00d      	b.n	800401a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f7ff ff34 	bl	8003e70 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4618      	mov	r0, r3
 800400e:	f7ff ff55 	bl	8003ebc <LL_EXTI_EnableEvent_0_31>
          break;
 8004012:	e002      	b.n	800401a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	73fb      	strb	r3, [r7, #15]
          break;
 8004018:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	799b      	ldrb	r3, [r3, #6]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d038      	beq.n	8004094 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	799b      	ldrb	r3, [r3, #6]
 8004026:	2b03      	cmp	r3, #3
 8004028:	d01c      	beq.n	8004064 <LL_EXTI_Init+0xc4>
 800402a:	2b03      	cmp	r3, #3
 800402c:	dc25      	bgt.n	800407a <LL_EXTI_Init+0xda>
 800402e:	2b01      	cmp	r3, #1
 8004030:	d002      	beq.n	8004038 <LL_EXTI_Init+0x98>
 8004032:	2b02      	cmp	r3, #2
 8004034:	d00b      	beq.n	800404e <LL_EXTI_Init+0xae>
 8004036:	e020      	b.n	800407a <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4618      	mov	r0, r3
 800403e:	f7ff ff9b 	bl	8003f78 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4618      	mov	r0, r3
 8004048:	f7ff ff5e 	bl	8003f08 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800404c:	e022      	b.n	8004094 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4618      	mov	r0, r3
 8004054:	f7ff ff6a 	bl	8003f2c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4618      	mov	r0, r3
 800405e:	f7ff ff79 	bl	8003f54 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8004062:	e017      	b.n	8004094 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4618      	mov	r0, r3
 800406a:	f7ff ff4d 	bl	8003f08 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff ff6e 	bl	8003f54 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8004078:	e00c      	b.n	8004094 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	73fb      	strb	r3, [r7, #15]
            break;
 800407e:	e009      	b.n	8004094 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4618      	mov	r0, r3
 8004086:	f7ff ff05 	bl	8003e94 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4618      	mov	r0, r3
 8004090:	f7ff ff26 	bl	8003ee0 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8004094:	7bfb      	ldrb	r3, [r7, #15]
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <LL_GPIO_SetPinMode>:
{
 800409e:	b480      	push	{r7}
 80040a0:	b089      	sub	sp, #36	; 0x24
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	60f8      	str	r0, [r7, #12]
 80040a6:	60b9      	str	r1, [r7, #8]
 80040a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	fa93 f3a3 	rbit	r3, r3
 80040b8:	613b      	str	r3, [r7, #16]
  return result;
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	fab3 f383 	clz	r3, r3
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	005b      	lsls	r3, r3, #1
 80040c4:	2103      	movs	r1, #3
 80040c6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ca:	43db      	mvns	r3, r3
 80040cc:	401a      	ands	r2, r3
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	fa93 f3a3 	rbit	r3, r3
 80040d8:	61bb      	str	r3, [r7, #24]
  return result;
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	fab3 f383 	clz	r3, r3
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	005b      	lsls	r3, r3, #1
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ea:	431a      	orrs	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	601a      	str	r2, [r3, #0]
}
 80040f0:	bf00      	nop
 80040f2:	3724      	adds	r7, #36	; 0x24
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <LL_GPIO_SetPinOutputType>:
{
 80040fc:	b480      	push	{r7}
 80040fe:	b085      	sub	sp, #20
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	43db      	mvns	r3, r3
 8004110:	401a      	ands	r2, r3
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	6879      	ldr	r1, [r7, #4]
 8004116:	fb01 f303 	mul.w	r3, r1, r3
 800411a:	431a      	orrs	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	605a      	str	r2, [r3, #4]
}
 8004120:	bf00      	nop
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <LL_GPIO_SetPinSpeed>:
{
 800412c:	b480      	push	{r7}
 800412e:	b089      	sub	sp, #36	; 0x24
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	689a      	ldr	r2, [r3, #8]
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	fa93 f3a3 	rbit	r3, r3
 8004146:	613b      	str	r3, [r7, #16]
  return result;
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	fab3 f383 	clz	r3, r3
 800414e:	b2db      	uxtb	r3, r3
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	2103      	movs	r1, #3
 8004154:	fa01 f303 	lsl.w	r3, r1, r3
 8004158:	43db      	mvns	r3, r3
 800415a:	401a      	ands	r2, r3
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	fa93 f3a3 	rbit	r3, r3
 8004166:	61bb      	str	r3, [r7, #24]
  return result;
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	fab3 f383 	clz	r3, r3
 800416e:	b2db      	uxtb	r3, r3
 8004170:	005b      	lsls	r3, r3, #1
 8004172:	6879      	ldr	r1, [r7, #4]
 8004174:	fa01 f303 	lsl.w	r3, r1, r3
 8004178:	431a      	orrs	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	609a      	str	r2, [r3, #8]
}
 800417e:	bf00      	nop
 8004180:	3724      	adds	r7, #36	; 0x24
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr

0800418a <LL_GPIO_SetPinPull>:
{
 800418a:	b480      	push	{r7}
 800418c:	b089      	sub	sp, #36	; 0x24
 800418e:	af00      	add	r7, sp, #0
 8004190:	60f8      	str	r0, [r7, #12]
 8004192:	60b9      	str	r1, [r7, #8]
 8004194:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	fa93 f3a3 	rbit	r3, r3
 80041a4:	613b      	str	r3, [r7, #16]
  return result;
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	fab3 f383 	clz	r3, r3
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	005b      	lsls	r3, r3, #1
 80041b0:	2103      	movs	r1, #3
 80041b2:	fa01 f303 	lsl.w	r3, r1, r3
 80041b6:	43db      	mvns	r3, r3
 80041b8:	401a      	ands	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	fa93 f3a3 	rbit	r3, r3
 80041c4:	61bb      	str	r3, [r7, #24]
  return result;
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	fab3 f383 	clz	r3, r3
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	005b      	lsls	r3, r3, #1
 80041d0:	6879      	ldr	r1, [r7, #4]
 80041d2:	fa01 f303 	lsl.w	r3, r1, r3
 80041d6:	431a      	orrs	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	60da      	str	r2, [r3, #12]
}
 80041dc:	bf00      	nop
 80041de:	3724      	adds	r7, #36	; 0x24
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <LL_GPIO_SetAFPin_0_7>:
{
 80041e8:	b480      	push	{r7}
 80041ea:	b089      	sub	sp, #36	; 0x24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6a1a      	ldr	r2, [r3, #32]
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	fa93 f3a3 	rbit	r3, r3
 8004202:	613b      	str	r3, [r7, #16]
  return result;
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	fab3 f383 	clz	r3, r3
 800420a:	b2db      	uxtb	r3, r3
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	210f      	movs	r1, #15
 8004210:	fa01 f303 	lsl.w	r3, r1, r3
 8004214:	43db      	mvns	r3, r3
 8004216:	401a      	ands	r2, r3
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	fa93 f3a3 	rbit	r3, r3
 8004222:	61bb      	str	r3, [r7, #24]
  return result;
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	fab3 f383 	clz	r3, r3
 800422a:	b2db      	uxtb	r3, r3
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	6879      	ldr	r1, [r7, #4]
 8004230:	fa01 f303 	lsl.w	r3, r1, r3
 8004234:	431a      	orrs	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	621a      	str	r2, [r3, #32]
}
 800423a:	bf00      	nop
 800423c:	3724      	adds	r7, #36	; 0x24
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <LL_GPIO_SetAFPin_8_15>:
{
 8004246:	b480      	push	{r7}
 8004248:	b089      	sub	sp, #36	; 0x24
 800424a:	af00      	add	r7, sp, #0
 800424c:	60f8      	str	r0, [r7, #12]
 800424e:	60b9      	str	r1, [r7, #8]
 8004250:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	0a1b      	lsrs	r3, r3, #8
 800425a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	fa93 f3a3 	rbit	r3, r3
 8004262:	613b      	str	r3, [r7, #16]
  return result;
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	fab3 f383 	clz	r3, r3
 800426a:	b2db      	uxtb	r3, r3
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	210f      	movs	r1, #15
 8004270:	fa01 f303 	lsl.w	r3, r1, r3
 8004274:	43db      	mvns	r3, r3
 8004276:	401a      	ands	r2, r3
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	0a1b      	lsrs	r3, r3, #8
 800427c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	fa93 f3a3 	rbit	r3, r3
 8004284:	61bb      	str	r3, [r7, #24]
  return result;
 8004286:	69bb      	ldr	r3, [r7, #24]
 8004288:	fab3 f383 	clz	r3, r3
 800428c:	b2db      	uxtb	r3, r3
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	6879      	ldr	r1, [r7, #4]
 8004292:	fa01 f303 	lsl.w	r3, r1, r3
 8004296:	431a      	orrs	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800429c:	bf00      	nop
 800429e:	3724      	adds	r7, #36	; 0x24
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b088      	sub	sp, #32
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80042b2:	2300      	movs	r3, #0
 80042b4:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	fa93 f3a3 	rbit	r3, r3
 80042c6:	613b      	str	r3, [r7, #16]
  return result;
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	fab3 f383 	clz	r3, r3
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80042d2:	e050      	b.n	8004376 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	2101      	movs	r1, #1
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	fa01 f303 	lsl.w	r3, r1, r3
 80042e0:	4013      	ands	r3, r2
 80042e2:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d042      	beq.n	8004370 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d003      	beq.n	80042fa <LL_GPIO_Init+0x52>
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d10d      	bne.n	8004316 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	461a      	mov	r2, r3
 8004300:	69b9      	ldr	r1, [r7, #24]
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7ff ff12 	bl	800412c <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	461a      	mov	r2, r3
 800430e:	69b9      	ldr	r1, [r7, #24]
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff fef3 	bl	80040fc <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	461a      	mov	r2, r3
 800431c:	69b9      	ldr	r1, [r7, #24]
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7ff ff33 	bl	800418a <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	2b02      	cmp	r3, #2
 800432a:	d11a      	bne.n	8004362 <LL_GPIO_Init+0xba>
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	fa93 f3a3 	rbit	r3, r3
 8004336:	60bb      	str	r3, [r7, #8]
  return result;
 8004338:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800433a:	fab3 f383 	clz	r3, r3
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b07      	cmp	r3, #7
 8004342:	d807      	bhi.n	8004354 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	461a      	mov	r2, r3
 800434a:	69b9      	ldr	r1, [r7, #24]
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7ff ff4b 	bl	80041e8 <LL_GPIO_SetAFPin_0_7>
 8004352:	e006      	b.n	8004362 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	695b      	ldr	r3, [r3, #20]
 8004358:	461a      	mov	r2, r3
 800435a:	69b9      	ldr	r1, [r7, #24]
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7ff ff72 	bl	8004246 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	461a      	mov	r2, r3
 8004368:	69b9      	ldr	r1, [r7, #24]
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f7ff fe97 	bl	800409e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	3301      	adds	r3, #1
 8004374:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	fa22 f303 	lsr.w	r3, r2, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1a7      	bne.n	80042d4 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3720      	adds	r7, #32
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
	...

08004390 <LL_RCC_GetSysClkSource>:
{
 8004390:	b480      	push	{r7}
 8004392:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004394:	4b04      	ldr	r3, [pc, #16]	; (80043a8 <LL_RCC_GetSysClkSource+0x18>)
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	f003 030c 	and.w	r3, r3, #12
}
 800439c:	4618      	mov	r0, r3
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	40023800 	.word	0x40023800

080043ac <LL_RCC_GetAHBPrescaler>:
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80043b0:	4b04      	ldr	r3, [pc, #16]	; (80043c4 <LL_RCC_GetAHBPrescaler+0x18>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	40023800 	.word	0x40023800

080043c8 <LL_RCC_GetAPB1Prescaler>:
{
 80043c8:	b480      	push	{r7}
 80043ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80043cc:	4b04      	ldr	r3, [pc, #16]	; (80043e0 <LL_RCC_GetAPB1Prescaler+0x18>)
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	40023800 	.word	0x40023800

080043e4 <LL_RCC_GetAPB2Prescaler>:
{
 80043e4:	b480      	push	{r7}
 80043e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80043e8:	4b04      	ldr	r3, [pc, #16]	; (80043fc <LL_RCC_GetAPB2Prescaler+0x18>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	40023800 	.word	0x40023800

08004400 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004404:	4b04      	ldr	r3, [pc, #16]	; (8004418 <LL_RCC_PLL_GetMainSource+0x18>)
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 800440c:	4618      	mov	r0, r3
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	40023800 	.word	0x40023800

0800441c <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004420:	4b04      	ldr	r3, [pc, #16]	; (8004434 <LL_RCC_PLL_GetN+0x18>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	099b      	lsrs	r3, r3, #6
 8004426:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800442a:	4618      	mov	r0, r3
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr
 8004434:	40023800 	.word	0x40023800

08004438 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800443c:	4b04      	ldr	r3, [pc, #16]	; (8004450 <LL_RCC_PLL_GetP+0x18>)
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8004444:	4618      	mov	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40023800 	.word	0x40023800

08004454 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004458:	4b04      	ldr	r3, [pc, #16]	; (800446c <LL_RCC_PLL_GetR+0x18>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
 8004460:	4618      	mov	r0, r3
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	40023800 	.word	0x40023800

08004470 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004474:	4b04      	ldr	r3, [pc, #16]	; (8004488 <LL_RCC_PLL_GetDivider+0x18>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800447c:	4618      	mov	r0, r3
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	40023800 	.word	0x40023800

0800448c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8004494:	f000 f820 	bl	80044d8 <RCC_GetSystemClockFreq>
 8004498:	4602      	mov	r2, r0
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 f85c 	bl	8004560 <RCC_GetHCLKClockFreq>
 80044a8:	4602      	mov	r2, r0
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 f86a 	bl	800458c <RCC_GetPCLK1ClockFreq>
 80044b8:	4602      	mov	r2, r0
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 f876 	bl	80045b4 <RCC_GetPCLK2ClockFreq>
 80044c8:	4602      	mov	r2, r0
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	60da      	str	r2, [r3, #12]
}
 80044ce:	bf00      	nop
 80044d0:	3708      	adds	r7, #8
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
	...

080044d8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80044de:	2300      	movs	r3, #0
 80044e0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80044e2:	f7ff ff55 	bl	8004390 <LL_RCC_GetSysClkSource>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b0c      	cmp	r3, #12
 80044ea:	d82d      	bhi.n	8004548 <RCC_GetSystemClockFreq+0x70>
 80044ec:	a201      	add	r2, pc, #4	; (adr r2, 80044f4 <RCC_GetSystemClockFreq+0x1c>)
 80044ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f2:	bf00      	nop
 80044f4:	08004529 	.word	0x08004529
 80044f8:	08004549 	.word	0x08004549
 80044fc:	08004549 	.word	0x08004549
 8004500:	08004549 	.word	0x08004549
 8004504:	0800452f 	.word	0x0800452f
 8004508:	08004549 	.word	0x08004549
 800450c:	08004549 	.word	0x08004549
 8004510:	08004549 	.word	0x08004549
 8004514:	08004535 	.word	0x08004535
 8004518:	08004549 	.word	0x08004549
 800451c:	08004549 	.word	0x08004549
 8004520:	08004549 	.word	0x08004549
 8004524:	0800453f 	.word	0x0800453f
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8004528:	4b0b      	ldr	r3, [pc, #44]	; (8004558 <RCC_GetSystemClockFreq+0x80>)
 800452a:	607b      	str	r3, [r7, #4]
      break;
 800452c:	e00f      	b.n	800454e <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800452e:	4b0b      	ldr	r3, [pc, #44]	; (800455c <RCC_GetSystemClockFreq+0x84>)
 8004530:	607b      	str	r3, [r7, #4]
      break;
 8004532:	e00c      	b.n	800454e <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8004534:	2008      	movs	r0, #8
 8004536:	f000 f851 	bl	80045dc <RCC_PLL_GetFreqDomain_SYS>
 800453a:	6078      	str	r0, [r7, #4]
      break;
 800453c:	e007      	b.n	800454e <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 800453e:	200c      	movs	r0, #12
 8004540:	f000 f84c 	bl	80045dc <RCC_PLL_GetFreqDomain_SYS>
 8004544:	6078      	str	r0, [r7, #4]
      break;
 8004546:	e002      	b.n	800454e <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8004548:	4b03      	ldr	r3, [pc, #12]	; (8004558 <RCC_GetSystemClockFreq+0x80>)
 800454a:	607b      	str	r3, [r7, #4]
      break;
 800454c:	bf00      	nop
  }

  return frequency;
 800454e:	687b      	ldr	r3, [r7, #4]
}
 8004550:	4618      	mov	r0, r3
 8004552:	3708      	adds	r7, #8
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	00f42400 	.word	0x00f42400
 800455c:	007a1200 	.word	0x007a1200

08004560 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8004568:	f7ff ff20 	bl	80043ac <LL_RCC_GetAHBPrescaler>
 800456c:	4603      	mov	r3, r0
 800456e:	091b      	lsrs	r3, r3, #4
 8004570:	f003 030f 	and.w	r3, r3, #15
 8004574:	4a04      	ldr	r2, [pc, #16]	; (8004588 <RCC_GetHCLKClockFreq+0x28>)
 8004576:	5cd3      	ldrb	r3, [r2, r3]
 8004578:	461a      	mov	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	40d3      	lsrs	r3, r2
}
 800457e:	4618      	mov	r0, r3
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	08005ca0 	.word	0x08005ca0

0800458c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004594:	f7ff ff18 	bl	80043c8 <LL_RCC_GetAPB1Prescaler>
 8004598:	4603      	mov	r3, r0
 800459a:	0a9b      	lsrs	r3, r3, #10
 800459c:	4a04      	ldr	r2, [pc, #16]	; (80045b0 <RCC_GetPCLK1ClockFreq+0x24>)
 800459e:	5cd3      	ldrb	r3, [r2, r3]
 80045a0:	461a      	mov	r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	40d3      	lsrs	r3, r2
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3708      	adds	r7, #8
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	08005cb0 	.word	0x08005cb0

080045b4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80045bc:	f7ff ff12 	bl	80043e4 <LL_RCC_GetAPB2Prescaler>
 80045c0:	4603      	mov	r3, r0
 80045c2:	0b5b      	lsrs	r3, r3, #13
 80045c4:	4a04      	ldr	r2, [pc, #16]	; (80045d8 <RCC_GetPCLK2ClockFreq+0x24>)
 80045c6:	5cd3      	ldrb	r3, [r2, r3]
 80045c8:	461a      	mov	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	40d3      	lsrs	r3, r2
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	08005cb0 	.word	0x08005cb0

080045dc <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80045dc:	b590      	push	{r4, r7, lr}
 80045de:	b087      	sub	sp, #28
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80045e4:	2300      	movs	r3, #0
 80045e6:	617b      	str	r3, [r7, #20]
 80045e8:	2300      	movs	r3, #0
 80045ea:	60fb      	str	r3, [r7, #12]
 80045ec:	2300      	movs	r3, #0
 80045ee:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80045f0:	f7ff ff06 	bl	8004400 <LL_RCC_PLL_GetMainSource>
 80045f4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d004      	beq.n	8004606 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004602:	d003      	beq.n	800460c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8004604:	e005      	b.n	8004612 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8004606:	4b1c      	ldr	r3, [pc, #112]	; (8004678 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8004608:	617b      	str	r3, [r7, #20]
      break;
 800460a:	e005      	b.n	8004618 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800460c:	4b1b      	ldr	r3, [pc, #108]	; (800467c <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 800460e:	617b      	str	r3, [r7, #20]
      break;
 8004610:	e002      	b.n	8004618 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8004612:	4b19      	ldr	r3, [pc, #100]	; (8004678 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8004614:	617b      	str	r3, [r7, #20]
      break;
 8004616:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b08      	cmp	r3, #8
 800461c:	d114      	bne.n	8004648 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800461e:	f7ff ff27 	bl	8004470 <LL_RCC_PLL_GetDivider>
 8004622:	4602      	mov	r2, r0
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	fbb3 f4f2 	udiv	r4, r3, r2
 800462a:	f7ff fef7 	bl	800441c <LL_RCC_PLL_GetN>
 800462e:	4603      	mov	r3, r0
 8004630:	fb03 f404 	mul.w	r4, r3, r4
 8004634:	f7ff ff00 	bl	8004438 <LL_RCC_PLL_GetP>
 8004638:	4603      	mov	r3, r0
 800463a:	0c1b      	lsrs	r3, r3, #16
 800463c:	3301      	adds	r3, #1
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	fbb4 f3f3 	udiv	r3, r4, r3
 8004644:	613b      	str	r3, [r7, #16]
 8004646:	e011      	b.n	800466c <RCC_PLL_GetFreqDomain_SYS+0x90>
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004648:	f7ff ff12 	bl	8004470 <LL_RCC_PLL_GetDivider>
 800464c:	4602      	mov	r2, r0
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	fbb3 f4f2 	udiv	r4, r3, r2
 8004654:	f7ff fee2 	bl	800441c <LL_RCC_PLL_GetN>
 8004658:	4603      	mov	r3, r0
 800465a:	fb03 f404 	mul.w	r4, r3, r4
 800465e:	f7ff fef9 	bl	8004454 <LL_RCC_PLL_GetR>
 8004662:	4603      	mov	r3, r0
 8004664:	0f1b      	lsrs	r3, r3, #28
 8004666:	fbb4 f3f3 	udiv	r3, r4, r3
 800466a:	613b      	str	r3, [r7, #16]
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800466c:	693b      	ldr	r3, [r7, #16]
}
 800466e:	4618      	mov	r0, r3
 8004670:	371c      	adds	r7, #28
 8004672:	46bd      	mov	sp, r7
 8004674:	bd90      	pop	{r4, r7, pc}
 8004676:	bf00      	nop
 8004678:	00f42400 	.word	0x00f42400
 800467c:	007a1200 	.word	0x007a1200

08004680 <LL_TIM_SetPrescaler>:
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <LL_TIM_SetAutoReload>:
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <LL_TIM_SetRepetitionCounter>:
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <LL_TIM_OC_SetCompareCH1>:
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <LL_TIM_OC_SetCompareCH2>:
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <LL_TIM_OC_SetCompareCH3>:
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	683a      	ldr	r2, [r7, #0]
 800471a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <LL_TIM_OC_SetCompareCH4>:
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004738:	bf00      	nop
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr

08004744 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	f043 0201 	orr.w	r2, r3, #1
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	615a      	str	r2, [r3, #20]
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a3d      	ldr	r2, [pc, #244]	; (800486c <LL_TIM_Init+0x108>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d013      	beq.n	80047a4 <LL_TIM_Init+0x40>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004782:	d00f      	beq.n	80047a4 <LL_TIM_Init+0x40>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4a3a      	ldr	r2, [pc, #232]	; (8004870 <LL_TIM_Init+0x10c>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d00b      	beq.n	80047a4 <LL_TIM_Init+0x40>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a39      	ldr	r2, [pc, #228]	; (8004874 <LL_TIM_Init+0x110>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d007      	beq.n	80047a4 <LL_TIM_Init+0x40>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a38      	ldr	r2, [pc, #224]	; (8004878 <LL_TIM_Init+0x114>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d003      	beq.n	80047a4 <LL_TIM_Init+0x40>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a37      	ldr	r2, [pc, #220]	; (800487c <LL_TIM_Init+0x118>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d106      	bne.n	80047b2 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a2d      	ldr	r2, [pc, #180]	; (800486c <LL_TIM_Init+0x108>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d02b      	beq.n	8004812 <LL_TIM_Init+0xae>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047c0:	d027      	beq.n	8004812 <LL_TIM_Init+0xae>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a2a      	ldr	r2, [pc, #168]	; (8004870 <LL_TIM_Init+0x10c>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d023      	beq.n	8004812 <LL_TIM_Init+0xae>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a29      	ldr	r2, [pc, #164]	; (8004874 <LL_TIM_Init+0x110>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d01f      	beq.n	8004812 <LL_TIM_Init+0xae>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a28      	ldr	r2, [pc, #160]	; (8004878 <LL_TIM_Init+0x114>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d01b      	beq.n	8004812 <LL_TIM_Init+0xae>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a27      	ldr	r2, [pc, #156]	; (800487c <LL_TIM_Init+0x118>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d017      	beq.n	8004812 <LL_TIM_Init+0xae>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a26      	ldr	r2, [pc, #152]	; (8004880 <LL_TIM_Init+0x11c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d013      	beq.n	8004812 <LL_TIM_Init+0xae>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a25      	ldr	r2, [pc, #148]	; (8004884 <LL_TIM_Init+0x120>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d00f      	beq.n	8004812 <LL_TIM_Init+0xae>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a24      	ldr	r2, [pc, #144]	; (8004888 <LL_TIM_Init+0x124>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d00b      	beq.n	8004812 <LL_TIM_Init+0xae>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a23      	ldr	r2, [pc, #140]	; (800488c <LL_TIM_Init+0x128>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d007      	beq.n	8004812 <LL_TIM_Init+0xae>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a22      	ldr	r2, [pc, #136]	; (8004890 <LL_TIM_Init+0x12c>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d003      	beq.n	8004812 <LL_TIM_Init+0xae>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a21      	ldr	r2, [pc, #132]	; (8004894 <LL_TIM_Init+0x130>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d106      	bne.n	8004820 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	4313      	orrs	r3, r2
 800481e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	4619      	mov	r1, r3
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f7ff ff35 	bl	800469c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	881b      	ldrh	r3, [r3, #0]
 8004836:	4619      	mov	r1, r3
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f7ff ff21 	bl	8004680 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a0a      	ldr	r2, [pc, #40]	; (800486c <LL_TIM_Init+0x108>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d003      	beq.n	800484e <LL_TIM_Init+0xea>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a0c      	ldr	r2, [pc, #48]	; (800487c <LL_TIM_Init+0x118>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d105      	bne.n	800485a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	4619      	mov	r1, r3
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7ff ff2f 	bl	80046b8 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7ff ff72 	bl	8004744 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	40010000 	.word	0x40010000
 8004870:	40000400 	.word	0x40000400
 8004874:	40000800 	.word	0x40000800
 8004878:	40000c00 	.word	0x40000c00
 800487c:	40010400 	.word	0x40010400
 8004880:	40014000 	.word	0x40014000
 8004884:	40014400 	.word	0x40014400
 8004888:	40014800 	.word	0x40014800
 800488c:	40001800 	.word	0x40001800
 8004890:	40001c00 	.word	0x40001c00
 8004894:	40002000 	.word	0x40002000

08004898 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b086      	sub	sp, #24
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048ae:	d027      	beq.n	8004900 <LL_TIM_OC_Init+0x68>
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048b6:	d82a      	bhi.n	800490e <LL_TIM_OC_Init+0x76>
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048be:	d018      	beq.n	80048f2 <LL_TIM_OC_Init+0x5a>
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048c6:	d822      	bhi.n	800490e <LL_TIM_OC_Init+0x76>
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d003      	beq.n	80048d6 <LL_TIM_OC_Init+0x3e>
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	2b10      	cmp	r3, #16
 80048d2:	d007      	beq.n	80048e4 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80048d4:	e01b      	b.n	800490e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80048d6:	6879      	ldr	r1, [r7, #4]
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f000 f81f 	bl	800491c <OC1Config>
 80048de:	4603      	mov	r3, r0
 80048e0:	75fb      	strb	r3, [r7, #23]
      break;
 80048e2:	e015      	b.n	8004910 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f000 f884 	bl	80049f4 <OC2Config>
 80048ec:	4603      	mov	r3, r0
 80048ee:	75fb      	strb	r3, [r7, #23]
      break;
 80048f0:	e00e      	b.n	8004910 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80048f2:	6879      	ldr	r1, [r7, #4]
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 f8ed 	bl	8004ad4 <OC3Config>
 80048fa:	4603      	mov	r3, r0
 80048fc:	75fb      	strb	r3, [r7, #23]
      break;
 80048fe:	e007      	b.n	8004910 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004900:	6879      	ldr	r1, [r7, #4]
 8004902:	68f8      	ldr	r0, [r7, #12]
 8004904:	f000 f956 	bl	8004bb4 <OC4Config>
 8004908:	4603      	mov	r3, r0
 800490a:	75fb      	strb	r3, [r7, #23]
      break;
 800490c:	e000      	b.n	8004910 <LL_TIM_OC_Init+0x78>
      break;
 800490e:	bf00      	nop
  }

  return result;
 8004910:	7dfb      	ldrb	r3, [r7, #23]
}
 8004912:	4618      	mov	r0, r3
 8004914:	3718      	adds	r7, #24
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
	...

0800491c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b086      	sub	sp, #24
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a1b      	ldr	r3, [r3, #32]
 800492a:	f023 0201 	bic.w	r2, r3, #1
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a1b      	ldr	r3, [r3, #32]
 8004936:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f023 0303 	bic.w	r3, r3, #3
 800494a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4313      	orrs	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f023 0202 	bic.w	r2, r3, #2
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	691b      	ldr	r3, [r3, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	f023 0201 	bic.w	r2, r3, #1
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a1c      	ldr	r2, [pc, #112]	; (80049ec <OC1Config+0xd0>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d003      	beq.n	8004986 <OC1Config+0x6a>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a1b      	ldr	r2, [pc, #108]	; (80049f0 <OC1Config+0xd4>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d11e      	bne.n	80049c4 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f023 0208 	bic.w	r2, r3, #8
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	4313      	orrs	r3, r2
 8004994:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f023 0204 	bic.w	r2, r3, #4
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	4313      	orrs	r3, r2
 80049a4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	699b      	ldr	r3, [r3, #24]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	69db      	ldr	r3, [r3, #28]
 80049be:	005b      	lsls	r3, r3, #1
 80049c0:	4313      	orrs	r3, r2
 80049c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	693a      	ldr	r2, [r7, #16]
 80049c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	4619      	mov	r1, r3
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f7ff fe7c 	bl	80046d4 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	40010000 	.word	0x40010000
 80049f0:	40010400 	.word	0x40010400

080049f4 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	f023 0210 	bic.w	r2, r3, #16
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
 8004a0e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	021b      	lsls	r3, r3, #8
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	f023 0220 	bic.w	r2, r3, #32
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	011b      	lsls	r3, r3, #4
 8004a40:	4313      	orrs	r3, r2
 8004a42:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	f023 0210 	bic.w	r2, r3, #16
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	011b      	lsls	r3, r3, #4
 8004a50:	4313      	orrs	r3, r2
 8004a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a1d      	ldr	r2, [pc, #116]	; (8004acc <OC2Config+0xd8>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d003      	beq.n	8004a64 <OC2Config+0x70>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a1c      	ldr	r2, [pc, #112]	; (8004ad0 <OC2Config+0xdc>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d11f      	bne.n	8004aa4 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	019b      	lsls	r3, r3, #6
 8004a70:	4313      	orrs	r3, r2
 8004a72:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	019b      	lsls	r3, r3, #6
 8004a80:	4313      	orrs	r3, r2
 8004a82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	4313      	orrs	r3, r2
 8004a92:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	69db      	ldr	r3, [r3, #28]
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	4619      	mov	r1, r3
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f7ff fe1a 	bl	80046f0 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004ac2:	2300      	movs	r3, #0
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3718      	adds	r7, #24
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	40010000 	.word	0x40010000
 8004ad0:	40010400 	.word	0x40010400

08004ad4 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b086      	sub	sp, #24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a1b      	ldr	r3, [r3, #32]
 8004ae2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a1b      	ldr	r3, [r3, #32]
 8004aee:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	69db      	ldr	r3, [r3, #28]
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 0303 	bic.w	r3, r3, #3
 8004b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	021b      	lsls	r3, r3, #8
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	021b      	lsls	r3, r3, #8
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a1d      	ldr	r2, [pc, #116]	; (8004bac <OC3Config+0xd8>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d003      	beq.n	8004b42 <OC3Config+0x6e>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a1c      	ldr	r2, [pc, #112]	; (8004bb0 <OC3Config+0xdc>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d11f      	bne.n	8004b82 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	695b      	ldr	r3, [r3, #20]
 8004b4c:	029b      	lsls	r3, r3, #10
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	029b      	lsls	r3, r3, #10
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	699b      	ldr	r3, [r3, #24]
 8004b6c:	011b      	lsls	r3, r3, #4
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	69db      	ldr	r3, [r3, #28]
 8004b7c:	015b      	lsls	r3, r3, #5
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	693a      	ldr	r2, [r7, #16]
 8004b86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	4619      	mov	r1, r3
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f7ff fdb9 	bl	800470c <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	40010000 	.word	0x40010000
 8004bb0:	40010400 	.word	0x40010400

08004bb4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b086      	sub	sp, #24
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004be2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	021b      	lsls	r3, r3, #8
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	031b      	lsls	r3, r3, #12
 8004c00:	4313      	orrs	r3, r2
 8004c02:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	031b      	lsls	r3, r3, #12
 8004c10:	4313      	orrs	r3, r2
 8004c12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a11      	ldr	r2, [pc, #68]	; (8004c5c <OC4Config+0xa8>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d003      	beq.n	8004c24 <OC4Config+0x70>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a10      	ldr	r2, [pc, #64]	; (8004c60 <OC4Config+0xac>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d107      	bne.n	8004c34 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	019b      	lsls	r3, r3, #6
 8004c30:	4313      	orrs	r3, r2
 8004c32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	697a      	ldr	r2, [r7, #20]
 8004c38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	4619      	mov	r1, r3
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f7ff fd6e 	bl	8004728 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	693a      	ldr	r2, [r7, #16]
 8004c50:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3718      	adds	r7, #24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	40010000 	.word	0x40010000
 8004c60:	40010400 	.word	0x40010400

08004c64 <LL_USART_IsEnabled>:
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c78:	bf0c      	ite	eq
 8004c7a:	2301      	moveq	r3, #1
 8004c7c:	2300      	movne	r3, #0
 8004c7e:	b2db      	uxtb	r3, r3
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <LL_USART_SetStopBitsLength>:
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	431a      	orrs	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	611a      	str	r2, [r3, #16]
}
 8004ca6:	bf00      	nop
 8004ca8:	370c      	adds	r7, #12
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr

08004cb2 <LL_USART_SetHWFlowCtrl>:
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	b083      	sub	sp, #12
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
 8004cba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	615a      	str	r2, [r3, #20]
}
 8004ccc:	bf00      	nop
 8004cce:	370c      	adds	r7, #12
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <LL_USART_SetBaudRate>:
{
 8004cd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cdc:	b0c0      	sub	sp, #256	; 0x100
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004ce4:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8004ce8:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8004cec:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cf8:	f040 810c 	bne.w	8004f14 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004cfc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d00:	2200      	movs	r2, #0
 8004d02:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d06:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d0e:	4622      	mov	r2, r4
 8004d10:	462b      	mov	r3, r5
 8004d12:	1891      	adds	r1, r2, r2
 8004d14:	6639      	str	r1, [r7, #96]	; 0x60
 8004d16:	415b      	adcs	r3, r3
 8004d18:	667b      	str	r3, [r7, #100]	; 0x64
 8004d1a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004d1e:	4621      	mov	r1, r4
 8004d20:	eb12 0801 	adds.w	r8, r2, r1
 8004d24:	4629      	mov	r1, r5
 8004d26:	eb43 0901 	adc.w	r9, r3, r1
 8004d2a:	f04f 0200 	mov.w	r2, #0
 8004d2e:	f04f 0300 	mov.w	r3, #0
 8004d32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d3e:	4690      	mov	r8, r2
 8004d40:	4699      	mov	r9, r3
 8004d42:	4623      	mov	r3, r4
 8004d44:	eb18 0303 	adds.w	r3, r8, r3
 8004d48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004d4c:	462b      	mov	r3, r5
 8004d4e:	eb49 0303 	adc.w	r3, r9, r3
 8004d52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004d56:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	469a      	mov	sl, r3
 8004d5e:	4693      	mov	fp, r2
 8004d60:	eb1a 030a 	adds.w	r3, sl, sl
 8004d64:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d66:	eb4b 030b 	adc.w	r3, fp, fp
 8004d6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d6c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004d74:	f7fb fe92 	bl	8000a9c <__aeabi_uldivmod>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	4b64      	ldr	r3, [pc, #400]	; (8004f10 <LL_USART_SetBaudRate+0x238>)
 8004d7e:	fba3 2302 	umull	r2, r3, r3, r2
 8004d82:	095b      	lsrs	r3, r3, #5
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	011b      	lsls	r3, r3, #4
 8004d88:	b29c      	uxth	r4, r3
 8004d8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004d94:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004d98:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8004d9c:	4642      	mov	r2, r8
 8004d9e:	464b      	mov	r3, r9
 8004da0:	1891      	adds	r1, r2, r2
 8004da2:	6539      	str	r1, [r7, #80]	; 0x50
 8004da4:	415b      	adcs	r3, r3
 8004da6:	657b      	str	r3, [r7, #84]	; 0x54
 8004da8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004dac:	4641      	mov	r1, r8
 8004dae:	1851      	adds	r1, r2, r1
 8004db0:	64b9      	str	r1, [r7, #72]	; 0x48
 8004db2:	4649      	mov	r1, r9
 8004db4:	414b      	adcs	r3, r1
 8004db6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004db8:	f04f 0200 	mov.w	r2, #0
 8004dbc:	f04f 0300 	mov.w	r3, #0
 8004dc0:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8004dc4:	4659      	mov	r1, fp
 8004dc6:	00cb      	lsls	r3, r1, #3
 8004dc8:	4651      	mov	r1, sl
 8004dca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dce:	4651      	mov	r1, sl
 8004dd0:	00ca      	lsls	r2, r1, #3
 8004dd2:	4610      	mov	r0, r2
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	4642      	mov	r2, r8
 8004dda:	189b      	adds	r3, r3, r2
 8004ddc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004de0:	464b      	mov	r3, r9
 8004de2:	460a      	mov	r2, r1
 8004de4:	eb42 0303 	adc.w	r3, r2, r3
 8004de8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004dec:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004df0:	2200      	movs	r2, #0
 8004df2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004df6:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8004dfa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004dfe:	460b      	mov	r3, r1
 8004e00:	18db      	adds	r3, r3, r3
 8004e02:	643b      	str	r3, [r7, #64]	; 0x40
 8004e04:	4613      	mov	r3, r2
 8004e06:	eb42 0303 	adc.w	r3, r2, r3
 8004e0a:	647b      	str	r3, [r7, #68]	; 0x44
 8004e0c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e10:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8004e14:	f7fb fe42 	bl	8000a9c <__aeabi_uldivmod>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	4611      	mov	r1, r2
 8004e1e:	4b3c      	ldr	r3, [pc, #240]	; (8004f10 <LL_USART_SetBaudRate+0x238>)
 8004e20:	fba3 2301 	umull	r2, r3, r3, r1
 8004e24:	095b      	lsrs	r3, r3, #5
 8004e26:	2264      	movs	r2, #100	; 0x64
 8004e28:	fb02 f303 	mul.w	r3, r2, r3
 8004e2c:	1acb      	subs	r3, r1, r3
 8004e2e:	00db      	lsls	r3, r3, #3
 8004e30:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004e34:	4b36      	ldr	r3, [pc, #216]	; (8004f10 <LL_USART_SetBaudRate+0x238>)
 8004e36:	fba3 2302 	umull	r2, r3, r3, r2
 8004e3a:	095b      	lsrs	r3, r3, #5
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	4423      	add	r3, r4
 8004e4a:	b29c      	uxth	r4, r3
 8004e4c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004e50:	2200      	movs	r2, #0
 8004e52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e56:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e5a:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8004e5e:	4642      	mov	r2, r8
 8004e60:	464b      	mov	r3, r9
 8004e62:	1891      	adds	r1, r2, r2
 8004e64:	63b9      	str	r1, [r7, #56]	; 0x38
 8004e66:	415b      	adcs	r3, r3
 8004e68:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e6a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004e6e:	4641      	mov	r1, r8
 8004e70:	1851      	adds	r1, r2, r1
 8004e72:	6339      	str	r1, [r7, #48]	; 0x30
 8004e74:	4649      	mov	r1, r9
 8004e76:	414b      	adcs	r3, r1
 8004e78:	637b      	str	r3, [r7, #52]	; 0x34
 8004e7a:	f04f 0200 	mov.w	r2, #0
 8004e7e:	f04f 0300 	mov.w	r3, #0
 8004e82:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004e86:	4659      	mov	r1, fp
 8004e88:	00cb      	lsls	r3, r1, #3
 8004e8a:	4651      	mov	r1, sl
 8004e8c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e90:	4651      	mov	r1, sl
 8004e92:	00ca      	lsls	r2, r1, #3
 8004e94:	4610      	mov	r0, r2
 8004e96:	4619      	mov	r1, r3
 8004e98:	4603      	mov	r3, r0
 8004e9a:	4642      	mov	r2, r8
 8004e9c:	189b      	adds	r3, r3, r2
 8004e9e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ea2:	464b      	mov	r3, r9
 8004ea4:	460a      	mov	r2, r1
 8004ea6:	eb42 0303 	adc.w	r3, r2, r3
 8004eaa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004eae:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004eb8:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8004ebc:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	18db      	adds	r3, r3, r3
 8004ec4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	eb42 0303 	adc.w	r3, r2, r3
 8004ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ece:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ed2:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8004ed6:	f7fb fde1 	bl	8000a9c <__aeabi_uldivmod>
 8004eda:	4602      	mov	r2, r0
 8004edc:	460b      	mov	r3, r1
 8004ede:	4b0c      	ldr	r3, [pc, #48]	; (8004f10 <LL_USART_SetBaudRate+0x238>)
 8004ee0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ee4:	095b      	lsrs	r3, r3, #5
 8004ee6:	2164      	movs	r1, #100	; 0x64
 8004ee8:	fb01 f303 	mul.w	r3, r1, r3
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	00db      	lsls	r3, r3, #3
 8004ef0:	3332      	adds	r3, #50	; 0x32
 8004ef2:	4a07      	ldr	r2, [pc, #28]	; (8004f10 <LL_USART_SetBaudRate+0x238>)
 8004ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef8:	095b      	lsrs	r3, r3, #5
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	f003 0307 	and.w	r3, r3, #7
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	4423      	add	r3, r4
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	461a      	mov	r2, r3
 8004f08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f0c:	609a      	str	r2, [r3, #8]
}
 8004f0e:	e108      	b.n	8005122 <LL_USART_SetBaudRate+0x44a>
 8004f10:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004f14:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f1e:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004f22:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8004f26:	4642      	mov	r2, r8
 8004f28:	464b      	mov	r3, r9
 8004f2a:	1891      	adds	r1, r2, r2
 8004f2c:	6239      	str	r1, [r7, #32]
 8004f2e:	415b      	adcs	r3, r3
 8004f30:	627b      	str	r3, [r7, #36]	; 0x24
 8004f32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f36:	4641      	mov	r1, r8
 8004f38:	1854      	adds	r4, r2, r1
 8004f3a:	4649      	mov	r1, r9
 8004f3c:	eb43 0501 	adc.w	r5, r3, r1
 8004f40:	f04f 0200 	mov.w	r2, #0
 8004f44:	f04f 0300 	mov.w	r3, #0
 8004f48:	00eb      	lsls	r3, r5, #3
 8004f4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f4e:	00e2      	lsls	r2, r4, #3
 8004f50:	4614      	mov	r4, r2
 8004f52:	461d      	mov	r5, r3
 8004f54:	4643      	mov	r3, r8
 8004f56:	18e3      	adds	r3, r4, r3
 8004f58:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f5c:	464b      	mov	r3, r9
 8004f5e:	eb45 0303 	adc.w	r3, r5, r3
 8004f62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004f66:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004f70:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004f74:	f04f 0200 	mov.w	r2, #0
 8004f78:	f04f 0300 	mov.w	r3, #0
 8004f7c:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8004f80:	4629      	mov	r1, r5
 8004f82:	008b      	lsls	r3, r1, #2
 8004f84:	4621      	mov	r1, r4
 8004f86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f8a:	4621      	mov	r1, r4
 8004f8c:	008a      	lsls	r2, r1, #2
 8004f8e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8004f92:	f7fb fd83 	bl	8000a9c <__aeabi_uldivmod>
 8004f96:	4602      	mov	r2, r0
 8004f98:	460b      	mov	r3, r1
 8004f9a:	4b65      	ldr	r3, [pc, #404]	; (8005130 <LL_USART_SetBaudRate+0x458>)
 8004f9c:	fba3 2302 	umull	r2, r3, r3, r2
 8004fa0:	095b      	lsrs	r3, r3, #5
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	011b      	lsls	r3, r3, #4
 8004fa6:	b29c      	uxth	r4, r3
 8004fa8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004fac:	2200      	movs	r2, #0
 8004fae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004fb2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004fb6:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8004fba:	4642      	mov	r2, r8
 8004fbc:	464b      	mov	r3, r9
 8004fbe:	1891      	adds	r1, r2, r2
 8004fc0:	61b9      	str	r1, [r7, #24]
 8004fc2:	415b      	adcs	r3, r3
 8004fc4:	61fb      	str	r3, [r7, #28]
 8004fc6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fca:	4641      	mov	r1, r8
 8004fcc:	1851      	adds	r1, r2, r1
 8004fce:	6139      	str	r1, [r7, #16]
 8004fd0:	4649      	mov	r1, r9
 8004fd2:	414b      	adcs	r3, r1
 8004fd4:	617b      	str	r3, [r7, #20]
 8004fd6:	f04f 0200 	mov.w	r2, #0
 8004fda:	f04f 0300 	mov.w	r3, #0
 8004fde:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fe2:	4659      	mov	r1, fp
 8004fe4:	00cb      	lsls	r3, r1, #3
 8004fe6:	4651      	mov	r1, sl
 8004fe8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fec:	4651      	mov	r1, sl
 8004fee:	00ca      	lsls	r2, r1, #3
 8004ff0:	4610      	mov	r0, r2
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	4642      	mov	r2, r8
 8004ff8:	189b      	adds	r3, r3, r2
 8004ffa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004ffe:	464b      	mov	r3, r9
 8005000:	460a      	mov	r2, r1
 8005002:	eb42 0303 	adc.w	r3, r2, r3
 8005006:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800500a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800500e:	2200      	movs	r2, #0
 8005010:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005014:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8005018:	f04f 0200 	mov.w	r2, #0
 800501c:	f04f 0300 	mov.w	r3, #0
 8005020:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8005024:	4649      	mov	r1, r9
 8005026:	008b      	lsls	r3, r1, #2
 8005028:	4641      	mov	r1, r8
 800502a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800502e:	4641      	mov	r1, r8
 8005030:	008a      	lsls	r2, r1, #2
 8005032:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8005036:	f7fb fd31 	bl	8000a9c <__aeabi_uldivmod>
 800503a:	4602      	mov	r2, r0
 800503c:	460b      	mov	r3, r1
 800503e:	4611      	mov	r1, r2
 8005040:	4b3b      	ldr	r3, [pc, #236]	; (8005130 <LL_USART_SetBaudRate+0x458>)
 8005042:	fba3 2301 	umull	r2, r3, r3, r1
 8005046:	095b      	lsrs	r3, r3, #5
 8005048:	2264      	movs	r2, #100	; 0x64
 800504a:	fb02 f303 	mul.w	r3, r2, r3
 800504e:	1acb      	subs	r3, r1, r3
 8005050:	011b      	lsls	r3, r3, #4
 8005052:	3332      	adds	r3, #50	; 0x32
 8005054:	4a36      	ldr	r2, [pc, #216]	; (8005130 <LL_USART_SetBaudRate+0x458>)
 8005056:	fba2 2303 	umull	r2, r3, r2, r3
 800505a:	095b      	lsrs	r3, r3, #5
 800505c:	b29b      	uxth	r3, r3
 800505e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005062:	b29b      	uxth	r3, r3
 8005064:	4423      	add	r3, r4
 8005066:	b29c      	uxth	r4, r3
 8005068:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800506c:	2200      	movs	r2, #0
 800506e:	67bb      	str	r3, [r7, #120]	; 0x78
 8005070:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005072:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005076:	4642      	mov	r2, r8
 8005078:	464b      	mov	r3, r9
 800507a:	1891      	adds	r1, r2, r2
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	415b      	adcs	r3, r3
 8005080:	60fb      	str	r3, [r7, #12]
 8005082:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005086:	4641      	mov	r1, r8
 8005088:	1851      	adds	r1, r2, r1
 800508a:	6039      	str	r1, [r7, #0]
 800508c:	4649      	mov	r1, r9
 800508e:	414b      	adcs	r3, r1
 8005090:	607b      	str	r3, [r7, #4]
 8005092:	f04f 0200 	mov.w	r2, #0
 8005096:	f04f 0300 	mov.w	r3, #0
 800509a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800509e:	4659      	mov	r1, fp
 80050a0:	00cb      	lsls	r3, r1, #3
 80050a2:	4651      	mov	r1, sl
 80050a4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050a8:	4651      	mov	r1, sl
 80050aa:	00ca      	lsls	r2, r1, #3
 80050ac:	4610      	mov	r0, r2
 80050ae:	4619      	mov	r1, r3
 80050b0:	4603      	mov	r3, r0
 80050b2:	4642      	mov	r2, r8
 80050b4:	189b      	adds	r3, r3, r2
 80050b6:	673b      	str	r3, [r7, #112]	; 0x70
 80050b8:	464b      	mov	r3, r9
 80050ba:	460a      	mov	r2, r1
 80050bc:	eb42 0303 	adc.w	r3, r2, r3
 80050c0:	677b      	str	r3, [r7, #116]	; 0x74
 80050c2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80050c6:	2200      	movs	r2, #0
 80050c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80050ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80050cc:	f04f 0200 	mov.w	r2, #0
 80050d0:	f04f 0300 	mov.w	r3, #0
 80050d4:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 80050d8:	4649      	mov	r1, r9
 80050da:	008b      	lsls	r3, r1, #2
 80050dc:	4641      	mov	r1, r8
 80050de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050e2:	4641      	mov	r1, r8
 80050e4:	008a      	lsls	r2, r1, #2
 80050e6:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80050ea:	f7fb fcd7 	bl	8000a9c <__aeabi_uldivmod>
 80050ee:	4602      	mov	r2, r0
 80050f0:	460b      	mov	r3, r1
 80050f2:	4b0f      	ldr	r3, [pc, #60]	; (8005130 <LL_USART_SetBaudRate+0x458>)
 80050f4:	fba3 1302 	umull	r1, r3, r3, r2
 80050f8:	095b      	lsrs	r3, r3, #5
 80050fa:	2164      	movs	r1, #100	; 0x64
 80050fc:	fb01 f303 	mul.w	r3, r1, r3
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	3332      	adds	r3, #50	; 0x32
 8005106:	4a0a      	ldr	r2, [pc, #40]	; (8005130 <LL_USART_SetBaudRate+0x458>)
 8005108:	fba2 2303 	umull	r2, r3, r2, r3
 800510c:	095b      	lsrs	r3, r3, #5
 800510e:	b29b      	uxth	r3, r3
 8005110:	f003 030f 	and.w	r3, r3, #15
 8005114:	b29b      	uxth	r3, r3
 8005116:	4423      	add	r3, r4
 8005118:	b29b      	uxth	r3, r3
 800511a:	461a      	mov	r2, r3
 800511c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005120:	609a      	str	r2, [r3, #8]
}
 8005122:	bf00      	nop
 8005124:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005128:	46bd      	mov	sp, r7
 800512a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800512e:	bf00      	nop
 8005130:	51eb851f 	.word	0x51eb851f

08005134 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b088      	sub	sp, #32
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005142:	2300      	movs	r3, #0
 8005144:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7ff fd8c 	bl	8004c64 <LL_USART_IsEnabled>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d15e      	bne.n	8005210 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800515a:	f023 030c 	bic.w	r3, r3, #12
 800515e:	683a      	ldr	r2, [r7, #0]
 8005160:	6851      	ldr	r1, [r2, #4]
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	68d2      	ldr	r2, [r2, #12]
 8005166:	4311      	orrs	r1, r2
 8005168:	683a      	ldr	r2, [r7, #0]
 800516a:	6912      	ldr	r2, [r2, #16]
 800516c:	4311      	orrs	r1, r2
 800516e:	683a      	ldr	r2, [r7, #0]
 8005170:	6992      	ldr	r2, [r2, #24]
 8005172:	430a      	orrs	r2, r1
 8005174:	431a      	orrs	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	4619      	mov	r1, r3
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f7ff fd83 	bl	8004c8c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	4619      	mov	r1, r3
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f7ff fd90 	bl	8004cb2 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8005192:	f107 0308 	add.w	r3, r7, #8
 8005196:	4618      	mov	r0, r3
 8005198:	f7ff f978 	bl	800448c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a1f      	ldr	r2, [pc, #124]	; (800521c <LL_USART_Init+0xe8>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d102      	bne.n	80051aa <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	61bb      	str	r3, [r7, #24]
 80051a8:	e021      	b.n	80051ee <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a1c      	ldr	r2, [pc, #112]	; (8005220 <LL_USART_Init+0xec>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d102      	bne.n	80051b8 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	61bb      	str	r3, [r7, #24]
 80051b6:	e01a      	b.n	80051ee <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a1a      	ldr	r2, [pc, #104]	; (8005224 <LL_USART_Init+0xf0>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d102      	bne.n	80051c6 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	61bb      	str	r3, [r7, #24]
 80051c4:	e013      	b.n	80051ee <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a17      	ldr	r2, [pc, #92]	; (8005228 <LL_USART_Init+0xf4>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d102      	bne.n	80051d4 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	61bb      	str	r3, [r7, #24]
 80051d2:	e00c      	b.n	80051ee <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a15      	ldr	r2, [pc, #84]	; (800522c <LL_USART_Init+0xf8>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d102      	bne.n	80051e2 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	61bb      	str	r3, [r7, #24]
 80051e0:	e005      	b.n	80051ee <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a12      	ldr	r2, [pc, #72]	; (8005230 <LL_USART_Init+0xfc>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d101      	bne.n	80051ee <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00d      	beq.n	8005210 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d009      	beq.n	8005210 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 80051fc:	2300      	movs	r3, #0
 80051fe:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	699a      	ldr	r2, [r3, #24]
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	69b9      	ldr	r1, [r7, #24]
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f7ff fd64 	bl	8004cd8 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005210:	7ffb      	ldrb	r3, [r7, #31]
}
 8005212:	4618      	mov	r0, r3
 8005214:	3720      	adds	r7, #32
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	40011000 	.word	0x40011000
 8005220:	40004400 	.word	0x40004400
 8005224:	40004800 	.word	0x40004800
 8005228:	40011400 	.word	0x40011400
 800522c:	40004c00 	.word	0x40004c00
 8005230:	40005000 	.word	0x40005000

08005234 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800523c:	4a04      	ldr	r2, [pc, #16]	; (8005250 <LL_SetSystemCoreClock+0x1c>)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6013      	str	r3, [r2, #0]
}
 8005242:	bf00      	nop
 8005244:	370c      	adds	r7, #12
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
 800524e:	bf00      	nop
 8005250:	20000000 	.word	0x20000000

08005254 <siprintf>:
 8005254:	b40e      	push	{r1, r2, r3}
 8005256:	b500      	push	{lr}
 8005258:	b09c      	sub	sp, #112	; 0x70
 800525a:	ab1d      	add	r3, sp, #116	; 0x74
 800525c:	9002      	str	r0, [sp, #8]
 800525e:	9006      	str	r0, [sp, #24]
 8005260:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005264:	4809      	ldr	r0, [pc, #36]	; (800528c <siprintf+0x38>)
 8005266:	9107      	str	r1, [sp, #28]
 8005268:	9104      	str	r1, [sp, #16]
 800526a:	4909      	ldr	r1, [pc, #36]	; (8005290 <siprintf+0x3c>)
 800526c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005270:	9105      	str	r1, [sp, #20]
 8005272:	6800      	ldr	r0, [r0, #0]
 8005274:	9301      	str	r3, [sp, #4]
 8005276:	a902      	add	r1, sp, #8
 8005278:	f000 f9a0 	bl	80055bc <_svfiprintf_r>
 800527c:	9b02      	ldr	r3, [sp, #8]
 800527e:	2200      	movs	r2, #0
 8005280:	701a      	strb	r2, [r3, #0]
 8005282:	b01c      	add	sp, #112	; 0x70
 8005284:	f85d eb04 	ldr.w	lr, [sp], #4
 8005288:	b003      	add	sp, #12
 800528a:	4770      	bx	lr
 800528c:	20000058 	.word	0x20000058
 8005290:	ffff0208 	.word	0xffff0208

08005294 <memset>:
 8005294:	4402      	add	r2, r0
 8005296:	4603      	mov	r3, r0
 8005298:	4293      	cmp	r3, r2
 800529a:	d100      	bne.n	800529e <memset+0xa>
 800529c:	4770      	bx	lr
 800529e:	f803 1b01 	strb.w	r1, [r3], #1
 80052a2:	e7f9      	b.n	8005298 <memset+0x4>

080052a4 <__errno>:
 80052a4:	4b01      	ldr	r3, [pc, #4]	; (80052ac <__errno+0x8>)
 80052a6:	6818      	ldr	r0, [r3, #0]
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	20000058 	.word	0x20000058

080052b0 <__libc_init_array>:
 80052b0:	b570      	push	{r4, r5, r6, lr}
 80052b2:	4d0d      	ldr	r5, [pc, #52]	; (80052e8 <__libc_init_array+0x38>)
 80052b4:	4c0d      	ldr	r4, [pc, #52]	; (80052ec <__libc_init_array+0x3c>)
 80052b6:	1b64      	subs	r4, r4, r5
 80052b8:	10a4      	asrs	r4, r4, #2
 80052ba:	2600      	movs	r6, #0
 80052bc:	42a6      	cmp	r6, r4
 80052be:	d109      	bne.n	80052d4 <__libc_init_array+0x24>
 80052c0:	4d0b      	ldr	r5, [pc, #44]	; (80052f0 <__libc_init_array+0x40>)
 80052c2:	4c0c      	ldr	r4, [pc, #48]	; (80052f4 <__libc_init_array+0x44>)
 80052c4:	f000 fc6a 	bl	8005b9c <_init>
 80052c8:	1b64      	subs	r4, r4, r5
 80052ca:	10a4      	asrs	r4, r4, #2
 80052cc:	2600      	movs	r6, #0
 80052ce:	42a6      	cmp	r6, r4
 80052d0:	d105      	bne.n	80052de <__libc_init_array+0x2e>
 80052d2:	bd70      	pop	{r4, r5, r6, pc}
 80052d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80052d8:	4798      	blx	r3
 80052da:	3601      	adds	r6, #1
 80052dc:	e7ee      	b.n	80052bc <__libc_init_array+0xc>
 80052de:	f855 3b04 	ldr.w	r3, [r5], #4
 80052e2:	4798      	blx	r3
 80052e4:	3601      	adds	r6, #1
 80052e6:	e7f2      	b.n	80052ce <__libc_init_array+0x1e>
 80052e8:	08005cf4 	.word	0x08005cf4
 80052ec:	08005cf4 	.word	0x08005cf4
 80052f0:	08005cf4 	.word	0x08005cf4
 80052f4:	08005cf8 	.word	0x08005cf8

080052f8 <__retarget_lock_acquire_recursive>:
 80052f8:	4770      	bx	lr

080052fa <__retarget_lock_release_recursive>:
 80052fa:	4770      	bx	lr

080052fc <memcpy>:
 80052fc:	440a      	add	r2, r1
 80052fe:	4291      	cmp	r1, r2
 8005300:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005304:	d100      	bne.n	8005308 <memcpy+0xc>
 8005306:	4770      	bx	lr
 8005308:	b510      	push	{r4, lr}
 800530a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800530e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005312:	4291      	cmp	r1, r2
 8005314:	d1f9      	bne.n	800530a <memcpy+0xe>
 8005316:	bd10      	pop	{r4, pc}

08005318 <_free_r>:
 8005318:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800531a:	2900      	cmp	r1, #0
 800531c:	d044      	beq.n	80053a8 <_free_r+0x90>
 800531e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005322:	9001      	str	r0, [sp, #4]
 8005324:	2b00      	cmp	r3, #0
 8005326:	f1a1 0404 	sub.w	r4, r1, #4
 800532a:	bfb8      	it	lt
 800532c:	18e4      	addlt	r4, r4, r3
 800532e:	f000 f8df 	bl	80054f0 <__malloc_lock>
 8005332:	4a1e      	ldr	r2, [pc, #120]	; (80053ac <_free_r+0x94>)
 8005334:	9801      	ldr	r0, [sp, #4]
 8005336:	6813      	ldr	r3, [r2, #0]
 8005338:	b933      	cbnz	r3, 8005348 <_free_r+0x30>
 800533a:	6063      	str	r3, [r4, #4]
 800533c:	6014      	str	r4, [r2, #0]
 800533e:	b003      	add	sp, #12
 8005340:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005344:	f000 b8da 	b.w	80054fc <__malloc_unlock>
 8005348:	42a3      	cmp	r3, r4
 800534a:	d908      	bls.n	800535e <_free_r+0x46>
 800534c:	6825      	ldr	r5, [r4, #0]
 800534e:	1961      	adds	r1, r4, r5
 8005350:	428b      	cmp	r3, r1
 8005352:	bf01      	itttt	eq
 8005354:	6819      	ldreq	r1, [r3, #0]
 8005356:	685b      	ldreq	r3, [r3, #4]
 8005358:	1949      	addeq	r1, r1, r5
 800535a:	6021      	streq	r1, [r4, #0]
 800535c:	e7ed      	b.n	800533a <_free_r+0x22>
 800535e:	461a      	mov	r2, r3
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	b10b      	cbz	r3, 8005368 <_free_r+0x50>
 8005364:	42a3      	cmp	r3, r4
 8005366:	d9fa      	bls.n	800535e <_free_r+0x46>
 8005368:	6811      	ldr	r1, [r2, #0]
 800536a:	1855      	adds	r5, r2, r1
 800536c:	42a5      	cmp	r5, r4
 800536e:	d10b      	bne.n	8005388 <_free_r+0x70>
 8005370:	6824      	ldr	r4, [r4, #0]
 8005372:	4421      	add	r1, r4
 8005374:	1854      	adds	r4, r2, r1
 8005376:	42a3      	cmp	r3, r4
 8005378:	6011      	str	r1, [r2, #0]
 800537a:	d1e0      	bne.n	800533e <_free_r+0x26>
 800537c:	681c      	ldr	r4, [r3, #0]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	6053      	str	r3, [r2, #4]
 8005382:	440c      	add	r4, r1
 8005384:	6014      	str	r4, [r2, #0]
 8005386:	e7da      	b.n	800533e <_free_r+0x26>
 8005388:	d902      	bls.n	8005390 <_free_r+0x78>
 800538a:	230c      	movs	r3, #12
 800538c:	6003      	str	r3, [r0, #0]
 800538e:	e7d6      	b.n	800533e <_free_r+0x26>
 8005390:	6825      	ldr	r5, [r4, #0]
 8005392:	1961      	adds	r1, r4, r5
 8005394:	428b      	cmp	r3, r1
 8005396:	bf04      	itt	eq
 8005398:	6819      	ldreq	r1, [r3, #0]
 800539a:	685b      	ldreq	r3, [r3, #4]
 800539c:	6063      	str	r3, [r4, #4]
 800539e:	bf04      	itt	eq
 80053a0:	1949      	addeq	r1, r1, r5
 80053a2:	6021      	streq	r1, [r4, #0]
 80053a4:	6054      	str	r4, [r2, #4]
 80053a6:	e7ca      	b.n	800533e <_free_r+0x26>
 80053a8:	b003      	add	sp, #12
 80053aa:	bd30      	pop	{r4, r5, pc}
 80053ac:	2000031c 	.word	0x2000031c

080053b0 <sbrk_aligned>:
 80053b0:	b570      	push	{r4, r5, r6, lr}
 80053b2:	4e0e      	ldr	r6, [pc, #56]	; (80053ec <sbrk_aligned+0x3c>)
 80053b4:	460c      	mov	r4, r1
 80053b6:	6831      	ldr	r1, [r6, #0]
 80053b8:	4605      	mov	r5, r0
 80053ba:	b911      	cbnz	r1, 80053c2 <sbrk_aligned+0x12>
 80053bc:	f000 fba6 	bl	8005b0c <_sbrk_r>
 80053c0:	6030      	str	r0, [r6, #0]
 80053c2:	4621      	mov	r1, r4
 80053c4:	4628      	mov	r0, r5
 80053c6:	f000 fba1 	bl	8005b0c <_sbrk_r>
 80053ca:	1c43      	adds	r3, r0, #1
 80053cc:	d00a      	beq.n	80053e4 <sbrk_aligned+0x34>
 80053ce:	1cc4      	adds	r4, r0, #3
 80053d0:	f024 0403 	bic.w	r4, r4, #3
 80053d4:	42a0      	cmp	r0, r4
 80053d6:	d007      	beq.n	80053e8 <sbrk_aligned+0x38>
 80053d8:	1a21      	subs	r1, r4, r0
 80053da:	4628      	mov	r0, r5
 80053dc:	f000 fb96 	bl	8005b0c <_sbrk_r>
 80053e0:	3001      	adds	r0, #1
 80053e2:	d101      	bne.n	80053e8 <sbrk_aligned+0x38>
 80053e4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80053e8:	4620      	mov	r0, r4
 80053ea:	bd70      	pop	{r4, r5, r6, pc}
 80053ec:	20000320 	.word	0x20000320

080053f0 <_malloc_r>:
 80053f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053f4:	1ccd      	adds	r5, r1, #3
 80053f6:	f025 0503 	bic.w	r5, r5, #3
 80053fa:	3508      	adds	r5, #8
 80053fc:	2d0c      	cmp	r5, #12
 80053fe:	bf38      	it	cc
 8005400:	250c      	movcc	r5, #12
 8005402:	2d00      	cmp	r5, #0
 8005404:	4607      	mov	r7, r0
 8005406:	db01      	blt.n	800540c <_malloc_r+0x1c>
 8005408:	42a9      	cmp	r1, r5
 800540a:	d905      	bls.n	8005418 <_malloc_r+0x28>
 800540c:	230c      	movs	r3, #12
 800540e:	603b      	str	r3, [r7, #0]
 8005410:	2600      	movs	r6, #0
 8005412:	4630      	mov	r0, r6
 8005414:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005418:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80054ec <_malloc_r+0xfc>
 800541c:	f000 f868 	bl	80054f0 <__malloc_lock>
 8005420:	f8d8 3000 	ldr.w	r3, [r8]
 8005424:	461c      	mov	r4, r3
 8005426:	bb5c      	cbnz	r4, 8005480 <_malloc_r+0x90>
 8005428:	4629      	mov	r1, r5
 800542a:	4638      	mov	r0, r7
 800542c:	f7ff ffc0 	bl	80053b0 <sbrk_aligned>
 8005430:	1c43      	adds	r3, r0, #1
 8005432:	4604      	mov	r4, r0
 8005434:	d155      	bne.n	80054e2 <_malloc_r+0xf2>
 8005436:	f8d8 4000 	ldr.w	r4, [r8]
 800543a:	4626      	mov	r6, r4
 800543c:	2e00      	cmp	r6, #0
 800543e:	d145      	bne.n	80054cc <_malloc_r+0xdc>
 8005440:	2c00      	cmp	r4, #0
 8005442:	d048      	beq.n	80054d6 <_malloc_r+0xe6>
 8005444:	6823      	ldr	r3, [r4, #0]
 8005446:	4631      	mov	r1, r6
 8005448:	4638      	mov	r0, r7
 800544a:	eb04 0903 	add.w	r9, r4, r3
 800544e:	f000 fb5d 	bl	8005b0c <_sbrk_r>
 8005452:	4581      	cmp	r9, r0
 8005454:	d13f      	bne.n	80054d6 <_malloc_r+0xe6>
 8005456:	6821      	ldr	r1, [r4, #0]
 8005458:	1a6d      	subs	r5, r5, r1
 800545a:	4629      	mov	r1, r5
 800545c:	4638      	mov	r0, r7
 800545e:	f7ff ffa7 	bl	80053b0 <sbrk_aligned>
 8005462:	3001      	adds	r0, #1
 8005464:	d037      	beq.n	80054d6 <_malloc_r+0xe6>
 8005466:	6823      	ldr	r3, [r4, #0]
 8005468:	442b      	add	r3, r5
 800546a:	6023      	str	r3, [r4, #0]
 800546c:	f8d8 3000 	ldr.w	r3, [r8]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d038      	beq.n	80054e6 <_malloc_r+0xf6>
 8005474:	685a      	ldr	r2, [r3, #4]
 8005476:	42a2      	cmp	r2, r4
 8005478:	d12b      	bne.n	80054d2 <_malloc_r+0xe2>
 800547a:	2200      	movs	r2, #0
 800547c:	605a      	str	r2, [r3, #4]
 800547e:	e00f      	b.n	80054a0 <_malloc_r+0xb0>
 8005480:	6822      	ldr	r2, [r4, #0]
 8005482:	1b52      	subs	r2, r2, r5
 8005484:	d41f      	bmi.n	80054c6 <_malloc_r+0xd6>
 8005486:	2a0b      	cmp	r2, #11
 8005488:	d917      	bls.n	80054ba <_malloc_r+0xca>
 800548a:	1961      	adds	r1, r4, r5
 800548c:	42a3      	cmp	r3, r4
 800548e:	6025      	str	r5, [r4, #0]
 8005490:	bf18      	it	ne
 8005492:	6059      	strne	r1, [r3, #4]
 8005494:	6863      	ldr	r3, [r4, #4]
 8005496:	bf08      	it	eq
 8005498:	f8c8 1000 	streq.w	r1, [r8]
 800549c:	5162      	str	r2, [r4, r5]
 800549e:	604b      	str	r3, [r1, #4]
 80054a0:	4638      	mov	r0, r7
 80054a2:	f104 060b 	add.w	r6, r4, #11
 80054a6:	f000 f829 	bl	80054fc <__malloc_unlock>
 80054aa:	f026 0607 	bic.w	r6, r6, #7
 80054ae:	1d23      	adds	r3, r4, #4
 80054b0:	1af2      	subs	r2, r6, r3
 80054b2:	d0ae      	beq.n	8005412 <_malloc_r+0x22>
 80054b4:	1b9b      	subs	r3, r3, r6
 80054b6:	50a3      	str	r3, [r4, r2]
 80054b8:	e7ab      	b.n	8005412 <_malloc_r+0x22>
 80054ba:	42a3      	cmp	r3, r4
 80054bc:	6862      	ldr	r2, [r4, #4]
 80054be:	d1dd      	bne.n	800547c <_malloc_r+0x8c>
 80054c0:	f8c8 2000 	str.w	r2, [r8]
 80054c4:	e7ec      	b.n	80054a0 <_malloc_r+0xb0>
 80054c6:	4623      	mov	r3, r4
 80054c8:	6864      	ldr	r4, [r4, #4]
 80054ca:	e7ac      	b.n	8005426 <_malloc_r+0x36>
 80054cc:	4634      	mov	r4, r6
 80054ce:	6876      	ldr	r6, [r6, #4]
 80054d0:	e7b4      	b.n	800543c <_malloc_r+0x4c>
 80054d2:	4613      	mov	r3, r2
 80054d4:	e7cc      	b.n	8005470 <_malloc_r+0x80>
 80054d6:	230c      	movs	r3, #12
 80054d8:	603b      	str	r3, [r7, #0]
 80054da:	4638      	mov	r0, r7
 80054dc:	f000 f80e 	bl	80054fc <__malloc_unlock>
 80054e0:	e797      	b.n	8005412 <_malloc_r+0x22>
 80054e2:	6025      	str	r5, [r4, #0]
 80054e4:	e7dc      	b.n	80054a0 <_malloc_r+0xb0>
 80054e6:	605b      	str	r3, [r3, #4]
 80054e8:	deff      	udf	#255	; 0xff
 80054ea:	bf00      	nop
 80054ec:	2000031c 	.word	0x2000031c

080054f0 <__malloc_lock>:
 80054f0:	4801      	ldr	r0, [pc, #4]	; (80054f8 <__malloc_lock+0x8>)
 80054f2:	f7ff bf01 	b.w	80052f8 <__retarget_lock_acquire_recursive>
 80054f6:	bf00      	nop
 80054f8:	20000318 	.word	0x20000318

080054fc <__malloc_unlock>:
 80054fc:	4801      	ldr	r0, [pc, #4]	; (8005504 <__malloc_unlock+0x8>)
 80054fe:	f7ff befc 	b.w	80052fa <__retarget_lock_release_recursive>
 8005502:	bf00      	nop
 8005504:	20000318 	.word	0x20000318

08005508 <__ssputs_r>:
 8005508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800550c:	688e      	ldr	r6, [r1, #8]
 800550e:	461f      	mov	r7, r3
 8005510:	42be      	cmp	r6, r7
 8005512:	680b      	ldr	r3, [r1, #0]
 8005514:	4682      	mov	sl, r0
 8005516:	460c      	mov	r4, r1
 8005518:	4690      	mov	r8, r2
 800551a:	d82c      	bhi.n	8005576 <__ssputs_r+0x6e>
 800551c:	898a      	ldrh	r2, [r1, #12]
 800551e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005522:	d026      	beq.n	8005572 <__ssputs_r+0x6a>
 8005524:	6965      	ldr	r5, [r4, #20]
 8005526:	6909      	ldr	r1, [r1, #16]
 8005528:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800552c:	eba3 0901 	sub.w	r9, r3, r1
 8005530:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005534:	1c7b      	adds	r3, r7, #1
 8005536:	444b      	add	r3, r9
 8005538:	106d      	asrs	r5, r5, #1
 800553a:	429d      	cmp	r5, r3
 800553c:	bf38      	it	cc
 800553e:	461d      	movcc	r5, r3
 8005540:	0553      	lsls	r3, r2, #21
 8005542:	d527      	bpl.n	8005594 <__ssputs_r+0x8c>
 8005544:	4629      	mov	r1, r5
 8005546:	f7ff ff53 	bl	80053f0 <_malloc_r>
 800554a:	4606      	mov	r6, r0
 800554c:	b360      	cbz	r0, 80055a8 <__ssputs_r+0xa0>
 800554e:	6921      	ldr	r1, [r4, #16]
 8005550:	464a      	mov	r2, r9
 8005552:	f7ff fed3 	bl	80052fc <memcpy>
 8005556:	89a3      	ldrh	r3, [r4, #12]
 8005558:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800555c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005560:	81a3      	strh	r3, [r4, #12]
 8005562:	6126      	str	r6, [r4, #16]
 8005564:	6165      	str	r5, [r4, #20]
 8005566:	444e      	add	r6, r9
 8005568:	eba5 0509 	sub.w	r5, r5, r9
 800556c:	6026      	str	r6, [r4, #0]
 800556e:	60a5      	str	r5, [r4, #8]
 8005570:	463e      	mov	r6, r7
 8005572:	42be      	cmp	r6, r7
 8005574:	d900      	bls.n	8005578 <__ssputs_r+0x70>
 8005576:	463e      	mov	r6, r7
 8005578:	6820      	ldr	r0, [r4, #0]
 800557a:	4632      	mov	r2, r6
 800557c:	4641      	mov	r1, r8
 800557e:	f000 faab 	bl	8005ad8 <memmove>
 8005582:	68a3      	ldr	r3, [r4, #8]
 8005584:	1b9b      	subs	r3, r3, r6
 8005586:	60a3      	str	r3, [r4, #8]
 8005588:	6823      	ldr	r3, [r4, #0]
 800558a:	4433      	add	r3, r6
 800558c:	6023      	str	r3, [r4, #0]
 800558e:	2000      	movs	r0, #0
 8005590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005594:	462a      	mov	r2, r5
 8005596:	f000 fac9 	bl	8005b2c <_realloc_r>
 800559a:	4606      	mov	r6, r0
 800559c:	2800      	cmp	r0, #0
 800559e:	d1e0      	bne.n	8005562 <__ssputs_r+0x5a>
 80055a0:	6921      	ldr	r1, [r4, #16]
 80055a2:	4650      	mov	r0, sl
 80055a4:	f7ff feb8 	bl	8005318 <_free_r>
 80055a8:	230c      	movs	r3, #12
 80055aa:	f8ca 3000 	str.w	r3, [sl]
 80055ae:	89a3      	ldrh	r3, [r4, #12]
 80055b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055b4:	81a3      	strh	r3, [r4, #12]
 80055b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055ba:	e7e9      	b.n	8005590 <__ssputs_r+0x88>

080055bc <_svfiprintf_r>:
 80055bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055c0:	4698      	mov	r8, r3
 80055c2:	898b      	ldrh	r3, [r1, #12]
 80055c4:	061b      	lsls	r3, r3, #24
 80055c6:	b09d      	sub	sp, #116	; 0x74
 80055c8:	4607      	mov	r7, r0
 80055ca:	460d      	mov	r5, r1
 80055cc:	4614      	mov	r4, r2
 80055ce:	d50e      	bpl.n	80055ee <_svfiprintf_r+0x32>
 80055d0:	690b      	ldr	r3, [r1, #16]
 80055d2:	b963      	cbnz	r3, 80055ee <_svfiprintf_r+0x32>
 80055d4:	2140      	movs	r1, #64	; 0x40
 80055d6:	f7ff ff0b 	bl	80053f0 <_malloc_r>
 80055da:	6028      	str	r0, [r5, #0]
 80055dc:	6128      	str	r0, [r5, #16]
 80055de:	b920      	cbnz	r0, 80055ea <_svfiprintf_r+0x2e>
 80055e0:	230c      	movs	r3, #12
 80055e2:	603b      	str	r3, [r7, #0]
 80055e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055e8:	e0d0      	b.n	800578c <_svfiprintf_r+0x1d0>
 80055ea:	2340      	movs	r3, #64	; 0x40
 80055ec:	616b      	str	r3, [r5, #20]
 80055ee:	2300      	movs	r3, #0
 80055f0:	9309      	str	r3, [sp, #36]	; 0x24
 80055f2:	2320      	movs	r3, #32
 80055f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80055f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80055fc:	2330      	movs	r3, #48	; 0x30
 80055fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80057a4 <_svfiprintf_r+0x1e8>
 8005602:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005606:	f04f 0901 	mov.w	r9, #1
 800560a:	4623      	mov	r3, r4
 800560c:	469a      	mov	sl, r3
 800560e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005612:	b10a      	cbz	r2, 8005618 <_svfiprintf_r+0x5c>
 8005614:	2a25      	cmp	r2, #37	; 0x25
 8005616:	d1f9      	bne.n	800560c <_svfiprintf_r+0x50>
 8005618:	ebba 0b04 	subs.w	fp, sl, r4
 800561c:	d00b      	beq.n	8005636 <_svfiprintf_r+0x7a>
 800561e:	465b      	mov	r3, fp
 8005620:	4622      	mov	r2, r4
 8005622:	4629      	mov	r1, r5
 8005624:	4638      	mov	r0, r7
 8005626:	f7ff ff6f 	bl	8005508 <__ssputs_r>
 800562a:	3001      	adds	r0, #1
 800562c:	f000 80a9 	beq.w	8005782 <_svfiprintf_r+0x1c6>
 8005630:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005632:	445a      	add	r2, fp
 8005634:	9209      	str	r2, [sp, #36]	; 0x24
 8005636:	f89a 3000 	ldrb.w	r3, [sl]
 800563a:	2b00      	cmp	r3, #0
 800563c:	f000 80a1 	beq.w	8005782 <_svfiprintf_r+0x1c6>
 8005640:	2300      	movs	r3, #0
 8005642:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005646:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800564a:	f10a 0a01 	add.w	sl, sl, #1
 800564e:	9304      	str	r3, [sp, #16]
 8005650:	9307      	str	r3, [sp, #28]
 8005652:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005656:	931a      	str	r3, [sp, #104]	; 0x68
 8005658:	4654      	mov	r4, sl
 800565a:	2205      	movs	r2, #5
 800565c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005660:	4850      	ldr	r0, [pc, #320]	; (80057a4 <_svfiprintf_r+0x1e8>)
 8005662:	f7fa fdd5 	bl	8000210 <memchr>
 8005666:	9a04      	ldr	r2, [sp, #16]
 8005668:	b9d8      	cbnz	r0, 80056a2 <_svfiprintf_r+0xe6>
 800566a:	06d0      	lsls	r0, r2, #27
 800566c:	bf44      	itt	mi
 800566e:	2320      	movmi	r3, #32
 8005670:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005674:	0711      	lsls	r1, r2, #28
 8005676:	bf44      	itt	mi
 8005678:	232b      	movmi	r3, #43	; 0x2b
 800567a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800567e:	f89a 3000 	ldrb.w	r3, [sl]
 8005682:	2b2a      	cmp	r3, #42	; 0x2a
 8005684:	d015      	beq.n	80056b2 <_svfiprintf_r+0xf6>
 8005686:	9a07      	ldr	r2, [sp, #28]
 8005688:	4654      	mov	r4, sl
 800568a:	2000      	movs	r0, #0
 800568c:	f04f 0c0a 	mov.w	ip, #10
 8005690:	4621      	mov	r1, r4
 8005692:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005696:	3b30      	subs	r3, #48	; 0x30
 8005698:	2b09      	cmp	r3, #9
 800569a:	d94d      	bls.n	8005738 <_svfiprintf_r+0x17c>
 800569c:	b1b0      	cbz	r0, 80056cc <_svfiprintf_r+0x110>
 800569e:	9207      	str	r2, [sp, #28]
 80056a0:	e014      	b.n	80056cc <_svfiprintf_r+0x110>
 80056a2:	eba0 0308 	sub.w	r3, r0, r8
 80056a6:	fa09 f303 	lsl.w	r3, r9, r3
 80056aa:	4313      	orrs	r3, r2
 80056ac:	9304      	str	r3, [sp, #16]
 80056ae:	46a2      	mov	sl, r4
 80056b0:	e7d2      	b.n	8005658 <_svfiprintf_r+0x9c>
 80056b2:	9b03      	ldr	r3, [sp, #12]
 80056b4:	1d19      	adds	r1, r3, #4
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	9103      	str	r1, [sp, #12]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	bfbb      	ittet	lt
 80056be:	425b      	neglt	r3, r3
 80056c0:	f042 0202 	orrlt.w	r2, r2, #2
 80056c4:	9307      	strge	r3, [sp, #28]
 80056c6:	9307      	strlt	r3, [sp, #28]
 80056c8:	bfb8      	it	lt
 80056ca:	9204      	strlt	r2, [sp, #16]
 80056cc:	7823      	ldrb	r3, [r4, #0]
 80056ce:	2b2e      	cmp	r3, #46	; 0x2e
 80056d0:	d10c      	bne.n	80056ec <_svfiprintf_r+0x130>
 80056d2:	7863      	ldrb	r3, [r4, #1]
 80056d4:	2b2a      	cmp	r3, #42	; 0x2a
 80056d6:	d134      	bne.n	8005742 <_svfiprintf_r+0x186>
 80056d8:	9b03      	ldr	r3, [sp, #12]
 80056da:	1d1a      	adds	r2, r3, #4
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	9203      	str	r2, [sp, #12]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	bfb8      	it	lt
 80056e4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80056e8:	3402      	adds	r4, #2
 80056ea:	9305      	str	r3, [sp, #20]
 80056ec:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80057b4 <_svfiprintf_r+0x1f8>
 80056f0:	7821      	ldrb	r1, [r4, #0]
 80056f2:	2203      	movs	r2, #3
 80056f4:	4650      	mov	r0, sl
 80056f6:	f7fa fd8b 	bl	8000210 <memchr>
 80056fa:	b138      	cbz	r0, 800570c <_svfiprintf_r+0x150>
 80056fc:	9b04      	ldr	r3, [sp, #16]
 80056fe:	eba0 000a 	sub.w	r0, r0, sl
 8005702:	2240      	movs	r2, #64	; 0x40
 8005704:	4082      	lsls	r2, r0
 8005706:	4313      	orrs	r3, r2
 8005708:	3401      	adds	r4, #1
 800570a:	9304      	str	r3, [sp, #16]
 800570c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005710:	4825      	ldr	r0, [pc, #148]	; (80057a8 <_svfiprintf_r+0x1ec>)
 8005712:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005716:	2206      	movs	r2, #6
 8005718:	f7fa fd7a 	bl	8000210 <memchr>
 800571c:	2800      	cmp	r0, #0
 800571e:	d038      	beq.n	8005792 <_svfiprintf_r+0x1d6>
 8005720:	4b22      	ldr	r3, [pc, #136]	; (80057ac <_svfiprintf_r+0x1f0>)
 8005722:	bb1b      	cbnz	r3, 800576c <_svfiprintf_r+0x1b0>
 8005724:	9b03      	ldr	r3, [sp, #12]
 8005726:	3307      	adds	r3, #7
 8005728:	f023 0307 	bic.w	r3, r3, #7
 800572c:	3308      	adds	r3, #8
 800572e:	9303      	str	r3, [sp, #12]
 8005730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005732:	4433      	add	r3, r6
 8005734:	9309      	str	r3, [sp, #36]	; 0x24
 8005736:	e768      	b.n	800560a <_svfiprintf_r+0x4e>
 8005738:	fb0c 3202 	mla	r2, ip, r2, r3
 800573c:	460c      	mov	r4, r1
 800573e:	2001      	movs	r0, #1
 8005740:	e7a6      	b.n	8005690 <_svfiprintf_r+0xd4>
 8005742:	2300      	movs	r3, #0
 8005744:	3401      	adds	r4, #1
 8005746:	9305      	str	r3, [sp, #20]
 8005748:	4619      	mov	r1, r3
 800574a:	f04f 0c0a 	mov.w	ip, #10
 800574e:	4620      	mov	r0, r4
 8005750:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005754:	3a30      	subs	r2, #48	; 0x30
 8005756:	2a09      	cmp	r2, #9
 8005758:	d903      	bls.n	8005762 <_svfiprintf_r+0x1a6>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d0c6      	beq.n	80056ec <_svfiprintf_r+0x130>
 800575e:	9105      	str	r1, [sp, #20]
 8005760:	e7c4      	b.n	80056ec <_svfiprintf_r+0x130>
 8005762:	fb0c 2101 	mla	r1, ip, r1, r2
 8005766:	4604      	mov	r4, r0
 8005768:	2301      	movs	r3, #1
 800576a:	e7f0      	b.n	800574e <_svfiprintf_r+0x192>
 800576c:	ab03      	add	r3, sp, #12
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	462a      	mov	r2, r5
 8005772:	4b0f      	ldr	r3, [pc, #60]	; (80057b0 <_svfiprintf_r+0x1f4>)
 8005774:	a904      	add	r1, sp, #16
 8005776:	4638      	mov	r0, r7
 8005778:	f3af 8000 	nop.w
 800577c:	1c42      	adds	r2, r0, #1
 800577e:	4606      	mov	r6, r0
 8005780:	d1d6      	bne.n	8005730 <_svfiprintf_r+0x174>
 8005782:	89ab      	ldrh	r3, [r5, #12]
 8005784:	065b      	lsls	r3, r3, #25
 8005786:	f53f af2d 	bmi.w	80055e4 <_svfiprintf_r+0x28>
 800578a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800578c:	b01d      	add	sp, #116	; 0x74
 800578e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005792:	ab03      	add	r3, sp, #12
 8005794:	9300      	str	r3, [sp, #0]
 8005796:	462a      	mov	r2, r5
 8005798:	4b05      	ldr	r3, [pc, #20]	; (80057b0 <_svfiprintf_r+0x1f4>)
 800579a:	a904      	add	r1, sp, #16
 800579c:	4638      	mov	r0, r7
 800579e:	f000 f879 	bl	8005894 <_printf_i>
 80057a2:	e7eb      	b.n	800577c <_svfiprintf_r+0x1c0>
 80057a4:	08005cb8 	.word	0x08005cb8
 80057a8:	08005cc2 	.word	0x08005cc2
 80057ac:	00000000 	.word	0x00000000
 80057b0:	08005509 	.word	0x08005509
 80057b4:	08005cbe 	.word	0x08005cbe

080057b8 <_printf_common>:
 80057b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057bc:	4616      	mov	r6, r2
 80057be:	4699      	mov	r9, r3
 80057c0:	688a      	ldr	r2, [r1, #8]
 80057c2:	690b      	ldr	r3, [r1, #16]
 80057c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057c8:	4293      	cmp	r3, r2
 80057ca:	bfb8      	it	lt
 80057cc:	4613      	movlt	r3, r2
 80057ce:	6033      	str	r3, [r6, #0]
 80057d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057d4:	4607      	mov	r7, r0
 80057d6:	460c      	mov	r4, r1
 80057d8:	b10a      	cbz	r2, 80057de <_printf_common+0x26>
 80057da:	3301      	adds	r3, #1
 80057dc:	6033      	str	r3, [r6, #0]
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	0699      	lsls	r1, r3, #26
 80057e2:	bf42      	ittt	mi
 80057e4:	6833      	ldrmi	r3, [r6, #0]
 80057e6:	3302      	addmi	r3, #2
 80057e8:	6033      	strmi	r3, [r6, #0]
 80057ea:	6825      	ldr	r5, [r4, #0]
 80057ec:	f015 0506 	ands.w	r5, r5, #6
 80057f0:	d106      	bne.n	8005800 <_printf_common+0x48>
 80057f2:	f104 0a19 	add.w	sl, r4, #25
 80057f6:	68e3      	ldr	r3, [r4, #12]
 80057f8:	6832      	ldr	r2, [r6, #0]
 80057fa:	1a9b      	subs	r3, r3, r2
 80057fc:	42ab      	cmp	r3, r5
 80057fe:	dc26      	bgt.n	800584e <_printf_common+0x96>
 8005800:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005804:	1e13      	subs	r3, r2, #0
 8005806:	6822      	ldr	r2, [r4, #0]
 8005808:	bf18      	it	ne
 800580a:	2301      	movne	r3, #1
 800580c:	0692      	lsls	r2, r2, #26
 800580e:	d42b      	bmi.n	8005868 <_printf_common+0xb0>
 8005810:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005814:	4649      	mov	r1, r9
 8005816:	4638      	mov	r0, r7
 8005818:	47c0      	blx	r8
 800581a:	3001      	adds	r0, #1
 800581c:	d01e      	beq.n	800585c <_printf_common+0xa4>
 800581e:	6823      	ldr	r3, [r4, #0]
 8005820:	6922      	ldr	r2, [r4, #16]
 8005822:	f003 0306 	and.w	r3, r3, #6
 8005826:	2b04      	cmp	r3, #4
 8005828:	bf02      	ittt	eq
 800582a:	68e5      	ldreq	r5, [r4, #12]
 800582c:	6833      	ldreq	r3, [r6, #0]
 800582e:	1aed      	subeq	r5, r5, r3
 8005830:	68a3      	ldr	r3, [r4, #8]
 8005832:	bf0c      	ite	eq
 8005834:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005838:	2500      	movne	r5, #0
 800583a:	4293      	cmp	r3, r2
 800583c:	bfc4      	itt	gt
 800583e:	1a9b      	subgt	r3, r3, r2
 8005840:	18ed      	addgt	r5, r5, r3
 8005842:	2600      	movs	r6, #0
 8005844:	341a      	adds	r4, #26
 8005846:	42b5      	cmp	r5, r6
 8005848:	d11a      	bne.n	8005880 <_printf_common+0xc8>
 800584a:	2000      	movs	r0, #0
 800584c:	e008      	b.n	8005860 <_printf_common+0xa8>
 800584e:	2301      	movs	r3, #1
 8005850:	4652      	mov	r2, sl
 8005852:	4649      	mov	r1, r9
 8005854:	4638      	mov	r0, r7
 8005856:	47c0      	blx	r8
 8005858:	3001      	adds	r0, #1
 800585a:	d103      	bne.n	8005864 <_printf_common+0xac>
 800585c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005864:	3501      	adds	r5, #1
 8005866:	e7c6      	b.n	80057f6 <_printf_common+0x3e>
 8005868:	18e1      	adds	r1, r4, r3
 800586a:	1c5a      	adds	r2, r3, #1
 800586c:	2030      	movs	r0, #48	; 0x30
 800586e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005872:	4422      	add	r2, r4
 8005874:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005878:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800587c:	3302      	adds	r3, #2
 800587e:	e7c7      	b.n	8005810 <_printf_common+0x58>
 8005880:	2301      	movs	r3, #1
 8005882:	4622      	mov	r2, r4
 8005884:	4649      	mov	r1, r9
 8005886:	4638      	mov	r0, r7
 8005888:	47c0      	blx	r8
 800588a:	3001      	adds	r0, #1
 800588c:	d0e6      	beq.n	800585c <_printf_common+0xa4>
 800588e:	3601      	adds	r6, #1
 8005890:	e7d9      	b.n	8005846 <_printf_common+0x8e>
	...

08005894 <_printf_i>:
 8005894:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005898:	7e0f      	ldrb	r7, [r1, #24]
 800589a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800589c:	2f78      	cmp	r7, #120	; 0x78
 800589e:	4691      	mov	r9, r2
 80058a0:	4680      	mov	r8, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	469a      	mov	sl, r3
 80058a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80058aa:	d807      	bhi.n	80058bc <_printf_i+0x28>
 80058ac:	2f62      	cmp	r7, #98	; 0x62
 80058ae:	d80a      	bhi.n	80058c6 <_printf_i+0x32>
 80058b0:	2f00      	cmp	r7, #0
 80058b2:	f000 80d4 	beq.w	8005a5e <_printf_i+0x1ca>
 80058b6:	2f58      	cmp	r7, #88	; 0x58
 80058b8:	f000 80c0 	beq.w	8005a3c <_printf_i+0x1a8>
 80058bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80058c4:	e03a      	b.n	800593c <_printf_i+0xa8>
 80058c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058ca:	2b15      	cmp	r3, #21
 80058cc:	d8f6      	bhi.n	80058bc <_printf_i+0x28>
 80058ce:	a101      	add	r1, pc, #4	; (adr r1, 80058d4 <_printf_i+0x40>)
 80058d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058d4:	0800592d 	.word	0x0800592d
 80058d8:	08005941 	.word	0x08005941
 80058dc:	080058bd 	.word	0x080058bd
 80058e0:	080058bd 	.word	0x080058bd
 80058e4:	080058bd 	.word	0x080058bd
 80058e8:	080058bd 	.word	0x080058bd
 80058ec:	08005941 	.word	0x08005941
 80058f0:	080058bd 	.word	0x080058bd
 80058f4:	080058bd 	.word	0x080058bd
 80058f8:	080058bd 	.word	0x080058bd
 80058fc:	080058bd 	.word	0x080058bd
 8005900:	08005a45 	.word	0x08005a45
 8005904:	0800596d 	.word	0x0800596d
 8005908:	080059ff 	.word	0x080059ff
 800590c:	080058bd 	.word	0x080058bd
 8005910:	080058bd 	.word	0x080058bd
 8005914:	08005a67 	.word	0x08005a67
 8005918:	080058bd 	.word	0x080058bd
 800591c:	0800596d 	.word	0x0800596d
 8005920:	080058bd 	.word	0x080058bd
 8005924:	080058bd 	.word	0x080058bd
 8005928:	08005a07 	.word	0x08005a07
 800592c:	682b      	ldr	r3, [r5, #0]
 800592e:	1d1a      	adds	r2, r3, #4
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	602a      	str	r2, [r5, #0]
 8005934:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005938:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800593c:	2301      	movs	r3, #1
 800593e:	e09f      	b.n	8005a80 <_printf_i+0x1ec>
 8005940:	6820      	ldr	r0, [r4, #0]
 8005942:	682b      	ldr	r3, [r5, #0]
 8005944:	0607      	lsls	r7, r0, #24
 8005946:	f103 0104 	add.w	r1, r3, #4
 800594a:	6029      	str	r1, [r5, #0]
 800594c:	d501      	bpl.n	8005952 <_printf_i+0xbe>
 800594e:	681e      	ldr	r6, [r3, #0]
 8005950:	e003      	b.n	800595a <_printf_i+0xc6>
 8005952:	0646      	lsls	r6, r0, #25
 8005954:	d5fb      	bpl.n	800594e <_printf_i+0xba>
 8005956:	f9b3 6000 	ldrsh.w	r6, [r3]
 800595a:	2e00      	cmp	r6, #0
 800595c:	da03      	bge.n	8005966 <_printf_i+0xd2>
 800595e:	232d      	movs	r3, #45	; 0x2d
 8005960:	4276      	negs	r6, r6
 8005962:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005966:	485a      	ldr	r0, [pc, #360]	; (8005ad0 <_printf_i+0x23c>)
 8005968:	230a      	movs	r3, #10
 800596a:	e012      	b.n	8005992 <_printf_i+0xfe>
 800596c:	682b      	ldr	r3, [r5, #0]
 800596e:	6820      	ldr	r0, [r4, #0]
 8005970:	1d19      	adds	r1, r3, #4
 8005972:	6029      	str	r1, [r5, #0]
 8005974:	0605      	lsls	r5, r0, #24
 8005976:	d501      	bpl.n	800597c <_printf_i+0xe8>
 8005978:	681e      	ldr	r6, [r3, #0]
 800597a:	e002      	b.n	8005982 <_printf_i+0xee>
 800597c:	0641      	lsls	r1, r0, #25
 800597e:	d5fb      	bpl.n	8005978 <_printf_i+0xe4>
 8005980:	881e      	ldrh	r6, [r3, #0]
 8005982:	4853      	ldr	r0, [pc, #332]	; (8005ad0 <_printf_i+0x23c>)
 8005984:	2f6f      	cmp	r7, #111	; 0x6f
 8005986:	bf0c      	ite	eq
 8005988:	2308      	moveq	r3, #8
 800598a:	230a      	movne	r3, #10
 800598c:	2100      	movs	r1, #0
 800598e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005992:	6865      	ldr	r5, [r4, #4]
 8005994:	60a5      	str	r5, [r4, #8]
 8005996:	2d00      	cmp	r5, #0
 8005998:	bfa2      	ittt	ge
 800599a:	6821      	ldrge	r1, [r4, #0]
 800599c:	f021 0104 	bicge.w	r1, r1, #4
 80059a0:	6021      	strge	r1, [r4, #0]
 80059a2:	b90e      	cbnz	r6, 80059a8 <_printf_i+0x114>
 80059a4:	2d00      	cmp	r5, #0
 80059a6:	d04b      	beq.n	8005a40 <_printf_i+0x1ac>
 80059a8:	4615      	mov	r5, r2
 80059aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80059ae:	fb03 6711 	mls	r7, r3, r1, r6
 80059b2:	5dc7      	ldrb	r7, [r0, r7]
 80059b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80059b8:	4637      	mov	r7, r6
 80059ba:	42bb      	cmp	r3, r7
 80059bc:	460e      	mov	r6, r1
 80059be:	d9f4      	bls.n	80059aa <_printf_i+0x116>
 80059c0:	2b08      	cmp	r3, #8
 80059c2:	d10b      	bne.n	80059dc <_printf_i+0x148>
 80059c4:	6823      	ldr	r3, [r4, #0]
 80059c6:	07de      	lsls	r6, r3, #31
 80059c8:	d508      	bpl.n	80059dc <_printf_i+0x148>
 80059ca:	6923      	ldr	r3, [r4, #16]
 80059cc:	6861      	ldr	r1, [r4, #4]
 80059ce:	4299      	cmp	r1, r3
 80059d0:	bfde      	ittt	le
 80059d2:	2330      	movle	r3, #48	; 0x30
 80059d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059d8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80059dc:	1b52      	subs	r2, r2, r5
 80059de:	6122      	str	r2, [r4, #16]
 80059e0:	f8cd a000 	str.w	sl, [sp]
 80059e4:	464b      	mov	r3, r9
 80059e6:	aa03      	add	r2, sp, #12
 80059e8:	4621      	mov	r1, r4
 80059ea:	4640      	mov	r0, r8
 80059ec:	f7ff fee4 	bl	80057b8 <_printf_common>
 80059f0:	3001      	adds	r0, #1
 80059f2:	d14a      	bne.n	8005a8a <_printf_i+0x1f6>
 80059f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059f8:	b004      	add	sp, #16
 80059fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059fe:	6823      	ldr	r3, [r4, #0]
 8005a00:	f043 0320 	orr.w	r3, r3, #32
 8005a04:	6023      	str	r3, [r4, #0]
 8005a06:	4833      	ldr	r0, [pc, #204]	; (8005ad4 <_printf_i+0x240>)
 8005a08:	2778      	movs	r7, #120	; 0x78
 8005a0a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	6829      	ldr	r1, [r5, #0]
 8005a12:	061f      	lsls	r7, r3, #24
 8005a14:	f851 6b04 	ldr.w	r6, [r1], #4
 8005a18:	d402      	bmi.n	8005a20 <_printf_i+0x18c>
 8005a1a:	065f      	lsls	r7, r3, #25
 8005a1c:	bf48      	it	mi
 8005a1e:	b2b6      	uxthmi	r6, r6
 8005a20:	07df      	lsls	r7, r3, #31
 8005a22:	bf48      	it	mi
 8005a24:	f043 0320 	orrmi.w	r3, r3, #32
 8005a28:	6029      	str	r1, [r5, #0]
 8005a2a:	bf48      	it	mi
 8005a2c:	6023      	strmi	r3, [r4, #0]
 8005a2e:	b91e      	cbnz	r6, 8005a38 <_printf_i+0x1a4>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	f023 0320 	bic.w	r3, r3, #32
 8005a36:	6023      	str	r3, [r4, #0]
 8005a38:	2310      	movs	r3, #16
 8005a3a:	e7a7      	b.n	800598c <_printf_i+0xf8>
 8005a3c:	4824      	ldr	r0, [pc, #144]	; (8005ad0 <_printf_i+0x23c>)
 8005a3e:	e7e4      	b.n	8005a0a <_printf_i+0x176>
 8005a40:	4615      	mov	r5, r2
 8005a42:	e7bd      	b.n	80059c0 <_printf_i+0x12c>
 8005a44:	682b      	ldr	r3, [r5, #0]
 8005a46:	6826      	ldr	r6, [r4, #0]
 8005a48:	6961      	ldr	r1, [r4, #20]
 8005a4a:	1d18      	adds	r0, r3, #4
 8005a4c:	6028      	str	r0, [r5, #0]
 8005a4e:	0635      	lsls	r5, r6, #24
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	d501      	bpl.n	8005a58 <_printf_i+0x1c4>
 8005a54:	6019      	str	r1, [r3, #0]
 8005a56:	e002      	b.n	8005a5e <_printf_i+0x1ca>
 8005a58:	0670      	lsls	r0, r6, #25
 8005a5a:	d5fb      	bpl.n	8005a54 <_printf_i+0x1c0>
 8005a5c:	8019      	strh	r1, [r3, #0]
 8005a5e:	2300      	movs	r3, #0
 8005a60:	6123      	str	r3, [r4, #16]
 8005a62:	4615      	mov	r5, r2
 8005a64:	e7bc      	b.n	80059e0 <_printf_i+0x14c>
 8005a66:	682b      	ldr	r3, [r5, #0]
 8005a68:	1d1a      	adds	r2, r3, #4
 8005a6a:	602a      	str	r2, [r5, #0]
 8005a6c:	681d      	ldr	r5, [r3, #0]
 8005a6e:	6862      	ldr	r2, [r4, #4]
 8005a70:	2100      	movs	r1, #0
 8005a72:	4628      	mov	r0, r5
 8005a74:	f7fa fbcc 	bl	8000210 <memchr>
 8005a78:	b108      	cbz	r0, 8005a7e <_printf_i+0x1ea>
 8005a7a:	1b40      	subs	r0, r0, r5
 8005a7c:	6060      	str	r0, [r4, #4]
 8005a7e:	6863      	ldr	r3, [r4, #4]
 8005a80:	6123      	str	r3, [r4, #16]
 8005a82:	2300      	movs	r3, #0
 8005a84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a88:	e7aa      	b.n	80059e0 <_printf_i+0x14c>
 8005a8a:	6923      	ldr	r3, [r4, #16]
 8005a8c:	462a      	mov	r2, r5
 8005a8e:	4649      	mov	r1, r9
 8005a90:	4640      	mov	r0, r8
 8005a92:	47d0      	blx	sl
 8005a94:	3001      	adds	r0, #1
 8005a96:	d0ad      	beq.n	80059f4 <_printf_i+0x160>
 8005a98:	6823      	ldr	r3, [r4, #0]
 8005a9a:	079b      	lsls	r3, r3, #30
 8005a9c:	d413      	bmi.n	8005ac6 <_printf_i+0x232>
 8005a9e:	68e0      	ldr	r0, [r4, #12]
 8005aa0:	9b03      	ldr	r3, [sp, #12]
 8005aa2:	4298      	cmp	r0, r3
 8005aa4:	bfb8      	it	lt
 8005aa6:	4618      	movlt	r0, r3
 8005aa8:	e7a6      	b.n	80059f8 <_printf_i+0x164>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	4632      	mov	r2, r6
 8005aae:	4649      	mov	r1, r9
 8005ab0:	4640      	mov	r0, r8
 8005ab2:	47d0      	blx	sl
 8005ab4:	3001      	adds	r0, #1
 8005ab6:	d09d      	beq.n	80059f4 <_printf_i+0x160>
 8005ab8:	3501      	adds	r5, #1
 8005aba:	68e3      	ldr	r3, [r4, #12]
 8005abc:	9903      	ldr	r1, [sp, #12]
 8005abe:	1a5b      	subs	r3, r3, r1
 8005ac0:	42ab      	cmp	r3, r5
 8005ac2:	dcf2      	bgt.n	8005aaa <_printf_i+0x216>
 8005ac4:	e7eb      	b.n	8005a9e <_printf_i+0x20a>
 8005ac6:	2500      	movs	r5, #0
 8005ac8:	f104 0619 	add.w	r6, r4, #25
 8005acc:	e7f5      	b.n	8005aba <_printf_i+0x226>
 8005ace:	bf00      	nop
 8005ad0:	08005cc9 	.word	0x08005cc9
 8005ad4:	08005cda 	.word	0x08005cda

08005ad8 <memmove>:
 8005ad8:	4288      	cmp	r0, r1
 8005ada:	b510      	push	{r4, lr}
 8005adc:	eb01 0402 	add.w	r4, r1, r2
 8005ae0:	d902      	bls.n	8005ae8 <memmove+0x10>
 8005ae2:	4284      	cmp	r4, r0
 8005ae4:	4623      	mov	r3, r4
 8005ae6:	d807      	bhi.n	8005af8 <memmove+0x20>
 8005ae8:	1e43      	subs	r3, r0, #1
 8005aea:	42a1      	cmp	r1, r4
 8005aec:	d008      	beq.n	8005b00 <memmove+0x28>
 8005aee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005af2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005af6:	e7f8      	b.n	8005aea <memmove+0x12>
 8005af8:	4402      	add	r2, r0
 8005afa:	4601      	mov	r1, r0
 8005afc:	428a      	cmp	r2, r1
 8005afe:	d100      	bne.n	8005b02 <memmove+0x2a>
 8005b00:	bd10      	pop	{r4, pc}
 8005b02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b0a:	e7f7      	b.n	8005afc <memmove+0x24>

08005b0c <_sbrk_r>:
 8005b0c:	b538      	push	{r3, r4, r5, lr}
 8005b0e:	4d06      	ldr	r5, [pc, #24]	; (8005b28 <_sbrk_r+0x1c>)
 8005b10:	2300      	movs	r3, #0
 8005b12:	4604      	mov	r4, r0
 8005b14:	4608      	mov	r0, r1
 8005b16:	602b      	str	r3, [r5, #0]
 8005b18:	f7fd f858 	bl	8002bcc <_sbrk>
 8005b1c:	1c43      	adds	r3, r0, #1
 8005b1e:	d102      	bne.n	8005b26 <_sbrk_r+0x1a>
 8005b20:	682b      	ldr	r3, [r5, #0]
 8005b22:	b103      	cbz	r3, 8005b26 <_sbrk_r+0x1a>
 8005b24:	6023      	str	r3, [r4, #0]
 8005b26:	bd38      	pop	{r3, r4, r5, pc}
 8005b28:	20000314 	.word	0x20000314

08005b2c <_realloc_r>:
 8005b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b30:	4680      	mov	r8, r0
 8005b32:	4614      	mov	r4, r2
 8005b34:	460e      	mov	r6, r1
 8005b36:	b921      	cbnz	r1, 8005b42 <_realloc_r+0x16>
 8005b38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b3c:	4611      	mov	r1, r2
 8005b3e:	f7ff bc57 	b.w	80053f0 <_malloc_r>
 8005b42:	b92a      	cbnz	r2, 8005b50 <_realloc_r+0x24>
 8005b44:	f7ff fbe8 	bl	8005318 <_free_r>
 8005b48:	4625      	mov	r5, r4
 8005b4a:	4628      	mov	r0, r5
 8005b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b50:	f000 f81b 	bl	8005b8a <_malloc_usable_size_r>
 8005b54:	4284      	cmp	r4, r0
 8005b56:	4607      	mov	r7, r0
 8005b58:	d802      	bhi.n	8005b60 <_realloc_r+0x34>
 8005b5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005b5e:	d812      	bhi.n	8005b86 <_realloc_r+0x5a>
 8005b60:	4621      	mov	r1, r4
 8005b62:	4640      	mov	r0, r8
 8005b64:	f7ff fc44 	bl	80053f0 <_malloc_r>
 8005b68:	4605      	mov	r5, r0
 8005b6a:	2800      	cmp	r0, #0
 8005b6c:	d0ed      	beq.n	8005b4a <_realloc_r+0x1e>
 8005b6e:	42bc      	cmp	r4, r7
 8005b70:	4622      	mov	r2, r4
 8005b72:	4631      	mov	r1, r6
 8005b74:	bf28      	it	cs
 8005b76:	463a      	movcs	r2, r7
 8005b78:	f7ff fbc0 	bl	80052fc <memcpy>
 8005b7c:	4631      	mov	r1, r6
 8005b7e:	4640      	mov	r0, r8
 8005b80:	f7ff fbca 	bl	8005318 <_free_r>
 8005b84:	e7e1      	b.n	8005b4a <_realloc_r+0x1e>
 8005b86:	4635      	mov	r5, r6
 8005b88:	e7df      	b.n	8005b4a <_realloc_r+0x1e>

08005b8a <_malloc_usable_size_r>:
 8005b8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b8e:	1f18      	subs	r0, r3, #4
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	bfbc      	itt	lt
 8005b94:	580b      	ldrlt	r3, [r1, r0]
 8005b96:	18c0      	addlt	r0, r0, r3
 8005b98:	4770      	bx	lr
	...

08005b9c <_init>:
 8005b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b9e:	bf00      	nop
 8005ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ba2:	bc08      	pop	{r3}
 8005ba4:	469e      	mov	lr, r3
 8005ba6:	4770      	bx	lr

08005ba8 <_fini>:
 8005ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005baa:	bf00      	nop
 8005bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bae:	bc08      	pop	{r3}
 8005bb0:	469e      	mov	lr, r3
 8005bb2:	4770      	bx	lr
