==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-3 
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-3'
INFO: [HLS 200-1510] Running: create_clock -period 6 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file HLS/include/pow_mod.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 334.367 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS/src/pow_mod.cpp' ... 
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_partition' is ignored (HLS/src/pow_mod.cpp:78:50)
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_partition' is ignored (HLS/src/pow_mod.cpp:79:51)
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_partition' is ignored (HLS/src/pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'HLS/src/Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/src/AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (HLS/src/AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (HLS/src/AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (HLS/src/AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (HLS/src/AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (HLS/src/AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'HLS/src/Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/src/PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/src/PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/src/DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/src/Crypto1.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (HLS/src/Crypto1.cpp:66:10)
INFO: [HLS 200-10] Analyzing design file 'HLS/src/Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/src/TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.59 seconds. CPU system time: 5.12 seconds. Elapsed time: 33.18 seconds; current allocated memory: 338.520 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 427,455 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 407,413 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 221,044 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 211,519 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 208,540 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 229,243 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 205,911 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 205,911 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 205,743 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 163,251 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 156,117 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 202,233 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 216,809 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 191,635 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 191,618 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 174,955 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /data-ssd/home/xiangchenmeng/work/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (HLS/src/Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (HLS/src/Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (HLS/src/Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (HLS/src/Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (HLS/src/Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (HLS/src/Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (HLS/src/Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (HLS/src/Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (HLS/src/Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:330:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (HLS/src/Crypto1.cpp:73:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (HLS/src/Crypto1.cpp:73:13) in function 'Crypto1' completely with a factor of 3 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (HLS/src/Crypto1.cpp:93:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (HLS/src/Crypto1.cpp:93:13) in function 'Crypto1' completely with a factor of 3 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (HLS/src/Crypto1.cpp:169:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (HLS/src/Crypto1.cpp:169:13) in function 'Crypto1' completely with a factor of 3 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (HLS/src/Crypto1.cpp:186:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (HLS/src/Crypto1.cpp:186:25) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (HLS/src/Crypto1.cpp:194:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (HLS/src/Crypto1.cpp:194:25) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (HLS/src/Crypto1.cpp:201:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (HLS/src/Crypto1.cpp:201:25) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (HLS/src/Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (HLS/src/Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (HLS/src/Crypto1.cpp:228:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (HLS/src/Crypto1.cpp:228:25) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (HLS/src/Crypto1.cpp:234:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (HLS/src/Crypto1.cpp:234:25) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (HLS/src/Crypto1.cpp:239:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (HLS/src/Crypto1.cpp:239:25) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (HLS/src/Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (HLS/src/Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (HLS/src/Crypto1.cpp:265:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (HLS/src/Crypto1.cpp:265:25) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (HLS/src/Crypto1.cpp:271:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (HLS/src/Crypto1.cpp:271:25) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (HLS/src/Crypto1.cpp:276:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (HLS/src/Crypto1.cpp:276:25) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_MOD_LOOP' (HLS/src/Crypto1.cpp:288:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_MOD_LOOP' (HLS/src/Crypto1.cpp:288:13) in function 'Crypto1' completely with a factor of 3 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'NTT_COL_LOOP' (HLS/src/Crypto1.cpp:296:25) in function 'Crypto1' partially with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_311_1' (HLS/src/Crypto1.cpp:311:43) in function 'Crypto1' partially with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_317_2' (HLS/src/Crypto1.cpp:317:43) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_317_2' (HLS/src/Crypto1.cpp:317:43) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_325_3' (HLS/src/Crypto1.cpp:325:43) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_325_3' (HLS/src/Crypto1.cpp:325:43) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_331_4' (HLS/src/Crypto1.cpp:331:43) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_4' (HLS/src/Crypto1.cpp:331:43) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_342_6' (HLS/src/Crypto1.cpp:342:43) in function 'Crypto1' partially with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_MOD_LOOP' (HLS/src/Crypto1.cpp:360:9) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_MOD_LOOP' (HLS/src/Crypto1.cpp:360:9) in function 'Crypto1' completely with a factor of 3 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'INTT_COL_LOOP' (HLS/src/Crypto1.cpp:369:21) in function 'Crypto1' partially with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_386_7' (HLS/src/Crypto1.cpp:386:39) in function 'Crypto1' partially with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_393_8' (HLS/src/Crypto1.cpp:393:39) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_393_8' (HLS/src/Crypto1.cpp:393:39) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_402_9' (HLS/src/Crypto1.cpp:402:39) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_402_9' (HLS/src/Crypto1.cpp:402:39) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_409_10' (HLS/src/Crypto1.cpp:409:40) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=32) is no less than the loop trip count (=32). (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_409_10' (HLS/src/Crypto1.cpp:409:40) in function 'Crypto1' completely with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_421_12' (HLS/src/Crypto1.cpp:421:40) in function 'Crypto1' partially with a factor of 32 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (HLS/src/Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (HLS/src/Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (HLS/src/Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (HLS/src/Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:330:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:183:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.57)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (HLS/src/Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.117.127.152.162)' into 'fp_struct<double>::to_double() const (.114.124.149.159)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.114.124.149.159)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (HLS/src/Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (HLS/src/Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (HLS/src/Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (HLS/src/Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Block partitioning with factor 8 on dimension 4. (HLS/src/Crypto1.cpp:28:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (HLS/src/Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (HLS/src/Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ReadData': Cyclic partitioning with factor 4 on dimension 1. (HLS/src/Crypto1.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'PermuteData': Cyclic partitioning with factor 4 on dimension 1. (HLS/src/Crypto1.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTData': Cyclic partitioning with factor 4 on dimension 1. (HLS/src/Crypto1.cpp:52:14)
INFO: [HLS 214-248] Applying array_partition to 'TwiddleFactor': Complete partitioning on dimension 1. (HLS/src/Crypto1.cpp:53:14)
INFO: [HLS 214-248] Applying array_partition to 'TwiddleIndex': Complete partitioning on dimension 1. (HLS/src/Crypto1.cpp:54:9)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Final': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_421_12> at HLS/src/Crypto1.cpp:421:40 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_386_7> at HLS/src/Crypto1.cpp:386:39 
INFO: [HLS 214-376] automatically set the pipeline for Loop< INTT_COL_LOOP> at HLS/src/Crypto1.cpp:369:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_342_6> at HLS/src/Crypto1.cpp:342:43 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_311_1> at HLS/src/Crypto1.cpp:311:43 
INFO: [HLS 214-376] automatically set the pipeline for Loop< NTT_COL_LOOP> at HLS/src/Crypto1.cpp:296:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< POLY_MUL_ROW_LOOP> at HLS/src/Crypto1.cpp:257:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< POLY_SUB_ROW_LOOP> at HLS/src/Crypto1.cpp:220:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< POLY_ADD_ROW_LOOP> at HLS/src/Crypto1.cpp:172:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WRITE_TWIDDLE_COL_LOOP> at HLS/src/Crypto1.cpp:119:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< READ_DATA_COL_LOOP> at HLS/src/Crypto1.cpp:98:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< WRITE_DATA_COL_LOOP> at HLS/src/Crypto1.cpp:78:21 
INFO: [HLS 214-291] Loop 'POLY_ADD_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (HLS/src/Crypto1.cpp:181:21)
INFO: [HLS 214-291] Loop 'POLY_SUB_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (HLS/src/Crypto1.cpp:226:21)
INFO: [HLS 214-291] Loop 'POLY_MUL_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (HLS/src/Crypto1.cpp:263:21)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_COL_LOOP' (HLS/src/Crypto1.cpp:181:21) in function 'Crypto1' completely with a factor of 2 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_COL_LOOP' (HLS/src/Crypto1.cpp:226:21) in function 'Crypto1' completely with a factor of 2 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_COL_LOOP' (HLS/src/Crypto1.cpp:263:21) in function 'Crypto1' completely with a factor of 2 (HLS/src/Crypto1.cpp:23:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL1M.47' completely based on array size. (./HLS/include/define.h:40:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL3MOD.52' completely based on array size. (./HLS/include/define.h:35:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'M (.47)' due to pipeline pragma (./HLS/include/define.h:40:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'MOD (.52)' due to pipeline pragma (./HLS/include/define.h:35:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ReadAddr' due to pipeline pragma (HLS/src/Crypto1.cpp:48:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL3MOD.52': Complete partitioning on dimension 1. (./HLS/include/define.h:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1M.47': Complete partitioning on dimension 1. (./HLS/include/define.h:40:0)
INFO: [HLS 214-248] Applying array_partition to 'ReadAddr': Complete partitioning on dimension 1. (HLS/src/Crypto1.cpp:48:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 44.51 seconds. CPU system time: 0.64 seconds. Elapsed time: 44.67 seconds; current allocated memory: 351.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 351.168 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.97 seconds; current allocated memory: 396.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:310) automatically.
WARNING: [SYNCHK 200-23] /wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:350: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 432.438 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS/src/Crypto1.cpp:48:9) to (HLS/src/Crypto1.cpp:296:25) in function 'Crypto1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS/src/Crypto1.cpp:48:9) to (HLS/src/Crypto1.cpp:369:21) in function 'Crypto1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS/src/Crypto1.cpp:421:40) in function 'Crypto1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS/src/Crypto1.cpp:48:9) to (HLS/src/Crypto1.cpp:296:25) in function 'Crypto1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS/src/Crypto1.cpp:48:9) to (HLS/src/Crypto1.cpp:296:25) in function 'Crypto1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS/src/Crypto1.cpp:48:9) to (HLS/src/Crypto1.cpp:369:21) in function 'Crypto1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS/src/Crypto1.cpp:421:40) in function 'Crypto1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS/src/Crypto1.cpp:48:9) to (HLS/src/Crypto1.cpp:369:21) in function 'Crypto1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS/src/Crypto1.cpp:421:40) in function 'Crypto1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.61 seconds; current allocated memory: 507.703 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'WRITE_DATA_ROW_LOOP'(HLS/src/Crypto1.cpp:76:17) and 'WRITE_DATA_COL_LOOP'(HLS/src/Crypto1.cpp:78:21) in function 'Crypto1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'READ_DATA_ROW_LOOP'(HLS/src/Crypto1.cpp:96:17) and 'READ_DATA_COL_LOOP'(HLS/src/Crypto1.cpp:98:21) in function 'Crypto1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WRITE_TWIDDLE_ROW_LOOP'(HLS/src/Crypto1.cpp:117:17) and 'WRITE_TWIDDLE_COL_LOOP'(HLS/src/Crypto1.cpp:119:21) in function 'Crypto1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WRITE_TWIDDLE_LOOP'(HLS/src/Crypto1.cpp:115:13) and 'WRITE_TWIDDLE_ROW_LOOP'(HLS/src/Crypto1.cpp:117:17) in function 'Crypto1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WRITE_DATA_ROW_LOOP'(HLS/src/Crypto1.cpp:76:17) and 'WRITE_DATA_COL_LOOP'(HLS/src/Crypto1.cpp:78:21) in function 'Crypto1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'WRITE_DATA_ROW_LOOP'(HLS/src/Crypto1.cpp:76:17) and 'WRITE_DATA_COL_LOOP'(HLS/src/Crypto1.cpp:78:21) in function 'Crypto1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'READ_DATA_ROW_LOOP'(HLS/src/Crypto1.cpp:96:17) and 'READ_DATA_COL_LOOP'(HLS/src/Crypto1.cpp:98:21) in function 'Crypto1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'READ_DATA_ROW_LOOP'(HLS/src/Crypto1.cpp:96:17) and 'READ_DATA_COL_LOOP'(HLS/src/Crypto1.cpp:98:21) in function 'Crypto1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (HLS/src/Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (HLS/src/Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_ROW_LOOP' (HLS/src/Crypto1.cpp:117:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (HLS/src/Crypto1.cpp:115:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (HLS/src/Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (HLS/src/Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (HLS/src/Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (HLS/src/Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 22.76 seconds. CPU system time: 0.22 seconds. Elapsed time: 23.03 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_COL_LOOP' (loop 'INTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_111', HLS/src/Crypto1.cpp:375) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_COL_LOOP' (loop 'INTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_113', HLS/src/Crypto1.cpp:375) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_COL_LOOP' (loop 'INTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_115', HLS/src/Crypto1.cpp:375) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'INTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'output_indices'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'output_indices'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_386_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'InputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_7'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_7' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 6 bit ('InputIndex_load_48', HLS/src/Crypto1.cpp:388) on array 'InputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'InputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_7' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_35', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_7' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_37', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_7' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_39', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_7' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_53', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_7' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_61', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'VITIS_LOOP_386_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.48 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln63_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln63_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_421_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_12'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_421_12' (loop 'VITIS_LOOP_421_12'): Unable to schedule 'load' operation 6 bit ('OutputIndex_load_48', HLS/src/Crypto1.cpp:426) on array 'OutputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OutputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_421_12' (loop 'VITIS_LOOP_421_12'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_41_write_ln426', HLS/src/Crypto1.cpp:426) of variable 'tmp_163', HLS/src/Crypto1.cpp:426 on array 'DataRAM_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_421_12' (loop 'VITIS_LOOP_421_12'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_43_write_ln426', HLS/src/Crypto1.cpp:426) of variable 'tmp_165', HLS/src/Crypto1.cpp:426 on array 'DataRAM_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_421_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_COL_LOOP17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_COL_LOOP17' (loop 'INTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_104', HLS/src/Crypto1.cpp:375) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_COL_LOOP17' (loop 'INTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_106', HLS/src/Crypto1.cpp:375) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_COL_LOOP17' (loop 'INTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_108', HLS/src/Crypto1.cpp:375) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'INTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_386_718' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'InputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_7'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_718' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 6 bit ('InputIndex_load_47', HLS/src/Crypto1.cpp:388) on array 'InputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'InputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_718' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_34', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_718' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_36', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_718' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_38', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_718' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_52', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_718' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_60', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'VITIS_LOOP_386_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.54 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_421_1219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_12'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_421_1219' (loop 'VITIS_LOOP_421_12'): Unable to schedule 'load' operation 6 bit ('OutputIndex_load_47', HLS/src/Crypto1.cpp:426) on array 'OutputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OutputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_421_1219' (loop 'VITIS_LOOP_421_12'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_26_write_ln426', HLS/src/Crypto1.cpp:426) of variable 'tmp_126', HLS/src/Crypto1.cpp:426 on array 'DataRAM_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_421_1219' (loop 'VITIS_LOOP_421_12'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_28_write_ln426', HLS/src/Crypto1.cpp:426) of variable 'tmp_128', HLS/src/Crypto1.cpp:426 on array 'DataRAM_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_421_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_COL_LOOP20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_COL_LOOP20' (loop 'INTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_97', HLS/src/Crypto1.cpp:375) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_COL_LOOP20' (loop 'INTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_99', HLS/src/Crypto1.cpp:375) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_COL_LOOP20' (loop 'INTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_101', HLS/src/Crypto1.cpp:375) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'INTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_386_721' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'InputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_7'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_721' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 6 bit ('InputIndex_load_16', HLS/src/Crypto1.cpp:388) on array 'InputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'InputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_721' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_3', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_721' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_5', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_721' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_7', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_721' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_21', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_386_721' (loop 'VITIS_LOOP_386_7'): Unable to schedule 'load' operation 32 bit ('ReadData_load_29', HLS/src/Crypto1.cpp:388) on array 'ReadData' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'VITIS_LOOP_386_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.54 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_12'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' (loop 'VITIS_LOOP_421_12'): Unable to schedule 'load' operation 6 bit ('OutputIndex_load_16', HLS/src/Crypto1.cpp:426) on array 'OutputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OutputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' (loop 'VITIS_LOOP_421_12'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_11_write_ln426', HLS/src/Crypto1.cpp:426) of variable 'tmp_57', HLS/src/Crypto1.cpp:426 on array 'DataRAM_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' (loop 'VITIS_LOOP_421_12'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_13_write_ln426', HLS/src/Crypto1.cpp:426) of variable 'tmp_59', HLS/src/Crypto1.cpp:426 on array 'DataRAM_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_421_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_COL_LOOP' (loop 'NTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_90', HLS/src/Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_COL_LOOP' (loop 'NTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_92', HLS/src/Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_COL_LOOP' (loop 'NTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_94', HLS/src/Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'NTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'InputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_1' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 6 bit ('InputIndex_load_16', HLS/src/Crypto1.cpp:313) on array 'InputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'InputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_1' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_3', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_1' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_5', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_1' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_7', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_1' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_21', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_1' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_29', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.51 seconds. CPU system time: 0 seconds. Elapsed time: 4.55 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_342_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_6'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_342_6' (loop 'VITIS_LOOP_342_6'): Unable to schedule 'load' operation 6 bit ('OutputIndex_load_16', HLS/src/Crypto1.cpp:347) on array 'OutputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OutputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_342_6' (loop 'VITIS_LOOP_342_6'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_78_write_ln347', HLS/src/Crypto1.cpp:347) of variable 'tmp_99', HLS/src/Crypto1.cpp:347 on array 'DataRAM_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_342_6' (loop 'VITIS_LOOP_342_6'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_80_write_ln347', HLS/src/Crypto1.cpp:347) of variable 'tmp_101', HLS/src/Crypto1.cpp:347 on array 'DataRAM_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_342_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_COL_LOOP11' (loop 'NTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_83', HLS/src/Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_COL_LOOP11' (loop 'NTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_85', HLS/src/Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_COL_LOOP11' (loop 'NTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_87', HLS/src/Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'NTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_311_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'InputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_112' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 6 bit ('InputIndex_load_80', HLS/src/Crypto1.cpp:313) on array 'InputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'InputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_112' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_67', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_112' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_69', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_112' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_71', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_112' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_85', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_112' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_93', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.53 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_342_613' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_6'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_342_613' (loop 'VITIS_LOOP_342_6'): Unable to schedule 'load' operation 6 bit ('OutputIndex_load_80', HLS/src/Crypto1.cpp:347) on array 'OutputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OutputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_342_613' (loop 'VITIS_LOOP_342_6'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_63_write_ln347', HLS/src/Crypto1.cpp:347) of variable 'tmp_227', HLS/src/Crypto1.cpp:347 on array 'DataRAM_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_342_613' (loop 'VITIS_LOOP_342_6'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_65_write_ln347', HLS/src/Crypto1.cpp:347) of variable 'tmp_229', HLS/src/Crypto1.cpp:347 on array 'DataRAM_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_342_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_COL_LOOP14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_COL_LOOP14' (loop 'NTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_76', HLS/src/Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_COL_LOOP14' (loop 'NTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_78', HLS/src/Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_COL_LOOP14' (loop 'NTT_COL_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_80', HLS/src/Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'NTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_311_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'InputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_115' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 6 bit ('InputIndex_load_78', HLS/src/Crypto1.cpp:313) on array 'InputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'InputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_115' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_65', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_115' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_67', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_115' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_69', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_115' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_83', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_311_115' (loop 'VITIS_LOOP_311_1'): Unable to schedule 'load' operation 32 bit ('ReadData_load_91', HLS/src/Crypto1.cpp:313) on array 'ReadData' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'ReadData'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.5 seconds. CPU system time: 0 seconds. Elapsed time: 4.54 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_342_616' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'OutputIndex'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_6'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_342_616' (loop 'VITIS_LOOP_342_6'): Unable to schedule 'load' operation 6 bit ('OutputIndex_load_78', HLS/src/Crypto1.cpp:347) on array 'OutputIndex' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'OutputIndex'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_342_616' (loop 'VITIS_LOOP_342_6'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_48_write_ln347', HLS/src/Crypto1.cpp:347) of variable 'tmp_286', HLS/src/Crypto1.cpp:347 on array 'DataRAM_4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_VITIS_LOOP_342_616' (loop 'VITIS_LOOP_342_6'): Unable to schedule 'store' operation 0 bit ('DataRAM_4_addr_50_write_ln347', HLS/src/Crypto1.cpp:347) of variable 'tmp_288', HLS/src/Crypto1.cpp:347 on array 'DataRAM_4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_342_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln63_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln63_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_33', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_35', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_37', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_39', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'store' operation 0 bit ('DataRAM_addr_42_write_ln278', HLS/src/Crypto1.cpp:278) of variable 'MulRes', HLS/src/Crypto1.cpp:273 on array 'DataRAM' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 36, loop 'POLY_MUL_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP9' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_31', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP9' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_33', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP9' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_35', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP9' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_37', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP9' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'store' operation 0 bit ('DataRAM_addr_92_write_ln278', HLS/src/Crypto1.cpp:278) of variable 'MulRes', HLS/src/Crypto1.cpp:273 on array 'DataRAM' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 36, loop 'POLY_MUL_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP10' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_46', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP10' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_48', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP10' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_50', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP10' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_52', HLS/src/Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP10' (loop 'POLY_MUL_ROW_LOOP'): Unable to schedule 'store' operation 0 bit ('DataRAM_addr_115_write_ln278', HLS/src/Crypto1.cpp:278) of variable 'MulRes', HLS/src/Crypto1.cpp:273 on array 'DataRAM' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 36, loop 'POLY_MUL_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_17', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_19', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_21', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_23', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'store' operation 0 bit ('DataRAM_addr_26_write_ln241', HLS/src/Crypto1.cpp:241) of variable 'SubRes', HLS/src/Crypto1.cpp:236 on array 'DataRAM' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 36, loop 'POLY_SUB_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP7' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_16', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP7' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_18', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP7' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_20', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP7' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_22', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP7' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'store' operation 0 bit ('DataRAM_addr_76_write_ln241', HLS/src/Crypto1.cpp:241) of variable 'SubRes', HLS/src/Crypto1.cpp:236 on array 'DataRAM' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 36, loop 'POLY_SUB_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP8' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_1', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP8' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_3', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP8' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_5', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP8' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_7', HLS/src/Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP8' (loop 'POLY_SUB_ROW_LOOP'): Unable to schedule 'store' operation 0 bit ('DataRAM_addr_100_write_ln241', HLS/src/Crypto1.cpp:241) of variable 'SubRes', HLS/src/Crypto1.cpp:236 on array 'DataRAM' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 36, loop 'POLY_SUB_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_1', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_3', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_5', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_7', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'store' operation 0 bit ('DataRAM_addr_10_write_ln203', HLS/src/Crypto1.cpp:203) of variable 'AddRes_Final', HLS/src/Crypto1.cpp:196 on array 'DataRAM' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 36, loop 'POLY_ADD_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP5' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_50', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP5' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_52', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP5' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_54', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP5' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_56', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP5' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'store' operation 0 bit ('DataRAM_addr_60_write_ln203', HLS/src/Crypto1.cpp:203) of variable 'AddRes_Final', HLS/src/Crypto1.cpp:196 on array 'DataRAM' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 36, loop 'POLY_ADD_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP6' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_61', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP6' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_63', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP6' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_65', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP6' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'load' operation 32 bit ('DataRAM_load_67', HLS/src/Crypto1.cpp:189) on array 'DataRAM' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP6' (loop 'POLY_ADD_ROW_LOOP'): Unable to schedule 'store' operation 0 bit ('DataRAM_addr_125_write_ln203', HLS/src/Crypto1.cpp:203) of variable 'AddRes_Final', HLS/src/Crypto1.cpp:196 on array 'DataRAM' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 36, loop 'POLY_ADD_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTData'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.99 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.79 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_COL_LOOP' pipeline 'INTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_input_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_output_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_386_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_386_7' pipeline 'VITIS_LOOP_386_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_386_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_15ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_31_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_421_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_421_12' pipeline 'VITIS_LOOP_421_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_421_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_COL_LOOP17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_COL_LOOP17' pipeline 'INTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_COL_LOOP17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_386_718' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_386_718' pipeline 'VITIS_LOOP_386_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_386_718'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_421_1219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_421_1219' pipeline 'VITIS_LOOP_421_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_421_1219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_COL_LOOP20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_COL_LOOP20' pipeline 'INTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_COL_LOOP20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_386_721' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_386_721' pipeline 'VITIS_LOOP_386_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_386_721'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' pipeline 'VITIS_LOOP_421_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_421_1222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_COL_LOOP' pipeline 'NTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_311_1' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_311_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_342_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_342_6' pipeline 'VITIS_LOOP_342_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_342_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_COL_LOOP11' pipeline 'NTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_COL_LOOP11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_311_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_311_112' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_311_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_342_613' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_342_613' pipeline 'VITIS_LOOP_342_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_342_613'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_COL_LOOP14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_COL_LOOP14' pipeline 'NTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_COL_LOOP14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.598 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_311_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_311_115' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_311_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_342_616' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_342_616' pipeline 'VITIS_LOOP_342_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_342_616'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_15ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_31_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP' pipeline 'POLY_MUL_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP9' pipeline 'POLY_MUL_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP10' pipeline 'POLY_MUL_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP' pipeline 'POLY_SUB_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP7' pipeline 'POLY_SUB_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP8' pipeline 'POLY_SUB_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP' pipeline 'POLY_ADD_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP5' pipeline 'POLY_ADD_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP6' pipeline 'POLY_ADD_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' pipeline 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1' is 52692, found 2 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state192), (1'b1 == ap_CS_fsm_state194)
INFO: [RTGEN 206-100] Generating core module 'mul_12s_12s_12_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 192 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1'.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_InputIndex_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_OutputIndex_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_PermuteData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTData_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.91 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.66 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.47 seconds; current allocated memory: 2.086 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto1.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.41 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:03:09; Allocated memory: 1.759 GB.
INFO: [HLS 200-1510] Running: close_project 
