

================================================================
== Vitis HLS Report for 'decision_function_108'
================================================================
* Date:           Thu Jan 23 13:48:26 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.114 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read1316 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 7 'read' 'p_read1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read1215 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 8 'read' 'p_read1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read1114 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read1013 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read912 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read811 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read710 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read69 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read58 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read47 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read36 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read25 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read14 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read14, i18 56919" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1801 = icmp_slt  i18 %p_read811, i18 875" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1801' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1802 = icmp_slt  i18 %p_read1316, i18 102913" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1802' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1803 = icmp_slt  i18 %p_read912, i18 1002" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1803' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1804 = icmp_slt  i18 %p_read47, i18 29" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1804' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1805 = icmp_slt  i18 %p_read25, i18 1792" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1805' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1806 = icmp_slt  i18 %p_read1114, i18 75125" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1806' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1807 = icmp_slt  i18 %p_read1013, i18 24365" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1807' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1808 = icmp_slt  i18 %p_read36, i18 510" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1808' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read1215, i32 17" [firmware/BDT.h:86]   --->   Operation 29 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %p_read58, i32 2, i32 17" [firmware/BDT.h:86]   --->   Operation 30 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.07ns)   --->   "%icmp_ln86_1809 = icmp_slt  i16 %tmp_33, i16 1" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1809' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1810 = icmp_slt  i18 %p_read14, i18 242718" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1810' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1811 = icmp_slt  i18 %p_read1114, i18 88625" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1811' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1812 = icmp_slt  i18 %p_read69, i18 7648" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1812' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1813 = icmp_slt  i18 %p_read710, i18 313" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1813' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1814 = icmp_slt  i18 %p_read1215, i18 146" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1814' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 37 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1801, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 38 'and' 'and_ln102' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1750)   --->   "%xor_ln104_861 = xor i1 %icmp_ln86_1801, i1 1" [firmware/BDT.h:104]   --->   Operation 39 'xor' 'xor_ln104_861' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns)   --->   "%and_ln102_2021 = and i1 %icmp_ln86_1802, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 40 'and' 'and_ln102_2021' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_862 = xor i1 %icmp_ln86_1802, i1 1" [firmware/BDT.h:104]   --->   Operation 41 'xor' 'xor_ln104_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %xor_ln104_862, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 42 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1750)   --->   "%and_ln102_2022 = and i1 %icmp_ln86_1803, i1 %xor_ln104_861" [firmware/BDT.h:102]   --->   Operation 43 'and' 'and_ln102_2022' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1750)   --->   "%and_ln102_2023 = and i1 %and_ln102_2022, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 44 'and' 'and_ln102_2023' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.97ns)   --->   "%and_ln102_2024 = and i1 %icmp_ln86_1804, i1 %and_ln102_2021" [firmware/BDT.h:102]   --->   Operation 45 'and' 'and_ln102_2024' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns)   --->   "%and_ln102_2025 = and i1 %icmp_ln86_1805, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 46 'and' 'and_ln102_2025' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_342)   --->   "%xor_ln104_864 = xor i1 %icmp_ln86_1805, i1 1" [firmware/BDT.h:104]   --->   Operation 47 'xor' 'xor_ln104_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_342 = and i1 %and_ln104, i1 %xor_ln104_864" [firmware/BDT.h:104]   --->   Operation 48 'and' 'and_ln104_342' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102_2026 = and i1 %icmp_ln86_1806, i1 %and_ln102_2024" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102_2026' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1750)   --->   "%or_ln117 = or i1 %and_ln102, i1 %and_ln102_2023" [firmware/BDT.h:117]   --->   Operation 50 'or' 'or_ln117' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1750)   --->   "%xor_ln117 = xor i1 %and_ln102, i1 1" [firmware/BDT.h:117]   --->   Operation 51 'xor' 'xor_ln117' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1750)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 52 'zext' 'zext_ln117' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1750)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 53 'select' 'select_ln117' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1750 = select i1 %icmp_ln86, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 54 'select' 'select_ln117_1750' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%or_ln117_1637 = or i1 %icmp_ln86, i1 %and_ln102_2025" [firmware/BDT.h:117]   --->   Operation 55 'or' 'or_ln117_1637' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_341)   --->   "%xor_ln104_863 = xor i1 %icmp_ln86_1804, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_341 = and i1 %and_ln102_2021, i1 %xor_ln104_863" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_341' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1756)   --->   "%xor_ln104_865 = xor i1 %icmp_ln86_1806, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_2027 = and i1 %icmp_ln86_1807, i1 %and_ln104_341" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_2027' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1752)   --->   "%and_ln102_2028 = and i1 %icmp_ln86_1808, i1 %and_ln102_2025" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_2028' <Predicate = (or_ln117_1637)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1754)   --->   "%and_ln102_2030 = and i1 %icmp_ln86_1809, i1 %and_ln102_2026" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1756)   --->   "%and_ln102_2031 = and i1 %icmp_ln86_1810, i1 %xor_ln104_865" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_2031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1756)   --->   "%and_ln102_2032 = and i1 %and_ln102_2031, i1 %and_ln102_2024" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_2032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1752)   --->   "%or_ln117_1636 = or i1 %icmp_ln86, i1 %and_ln102_2028" [firmware/BDT.h:117]   --->   Operation 64 'or' 'or_ln117_1636' <Predicate = (or_ln117_1637)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1752)   --->   "%zext_ln117_195 = zext i2 %select_ln117_1750" [firmware/BDT.h:117]   --->   Operation 65 'zext' 'zext_ln117_195' <Predicate = (or_ln117_1637)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1752)   --->   "%select_ln117_1751 = select i1 %or_ln117_1636, i3 %zext_ln117_195, i3 4" [firmware/BDT.h:117]   --->   Operation 66 'select' 'select_ln117_1751' <Predicate = (or_ln117_1637)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1754)   --->   "%or_ln117_1638 = or i1 %or_ln117_1637, i1 %and_ln102_2030" [firmware/BDT.h:117]   --->   Operation 67 'or' 'or_ln117_1638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1752 = select i1 %or_ln117_1637, i3 %select_ln117_1751, i3 5" [firmware/BDT.h:117]   --->   Operation 68 'select' 'select_ln117_1752' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns)   --->   "%or_ln117_1639 = or i1 %or_ln117_1637, i1 %and_ln102_2026" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_1639' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1754)   --->   "%select_ln117_1753 = select i1 %or_ln117_1638, i3 %select_ln117_1752, i3 6" [firmware/BDT.h:117]   --->   Operation 70 'select' 'select_ln117_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1756)   --->   "%or_ln117_1640 = or i1 %or_ln117_1639, i1 %and_ln102_2032" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_1640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1754 = select i1 %or_ln117_1639, i3 %select_ln117_1753, i3 7" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117_1754' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1756)   --->   "%zext_ln117_196 = zext i3 %select_ln117_1754" [firmware/BDT.h:117]   --->   Operation 73 'zext' 'zext_ln117_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%or_ln117_1641 = or i1 %or_ln117_1637, i1 %and_ln102_2024" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117_1641' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1756)   --->   "%select_ln117_1755 = select i1 %or_ln117_1640, i4 %zext_ln117_196, i4 8" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117_1755' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1756 = select i1 %or_ln117_1641, i4 %select_ln117_1755, i4 9" [firmware/BDT.h:117]   --->   Operation 76 'select' 'select_ln117_1756' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%or_ln117_1643 = or i1 %or_ln117_1641, i1 %and_ln102_2027" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_1643' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln117_1645 = or i1 %or_ln117_1637, i1 %and_ln102_2021" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_1645' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%xor_ln104_866 = xor i1 %icmp_ln86_1807, i1 1" [firmware/BDT.h:104]   --->   Operation 79 'xor' 'xor_ln104_866' <Predicate = (or_ln117_1645)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.97ns)   --->   "%and_ln102_2029 = and i1 %tmp_32, i1 %and_ln104_342" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_2029' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1758)   --->   "%and_ln102_2033 = and i1 %icmp_ln86_1811, i1 %and_ln102_2027" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_2033' <Predicate = (or_ln117_1643 & or_ln117_1645)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%and_ln102_2034 = and i1 %icmp_ln86_1812, i1 %xor_ln104_866" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_2034' <Predicate = (or_ln117_1645)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%and_ln102_2035 = and i1 %and_ln102_2034, i1 %and_ln104_341" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_2035' <Predicate = (or_ln117_1645)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1762)   --->   "%and_ln102_2036 = and i1 %icmp_ln86_1813, i1 %and_ln102_2029" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1758)   --->   "%or_ln117_1642 = or i1 %or_ln117_1641, i1 %and_ln102_2033" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_1642' <Predicate = (or_ln117_1643 & or_ln117_1645)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1758)   --->   "%select_ln117_1757 = select i1 %or_ln117_1642, i4 %select_ln117_1756, i4 10" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1757' <Predicate = (or_ln117_1643 & or_ln117_1645)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%or_ln117_1644 = or i1 %or_ln117_1643, i1 %and_ln102_2035" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_1644' <Predicate = (or_ln117_1645)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1758 = select i1 %or_ln117_1643, i4 %select_ln117_1757, i4 11" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1758' <Predicate = (or_ln117_1645)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1760)   --->   "%select_ln117_1759 = select i1 %or_ln117_1644, i4 %select_ln117_1758, i4 12" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1759' <Predicate = (or_ln117_1645)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1762)   --->   "%or_ln117_1646 = or i1 %or_ln117_1645, i1 %and_ln102_2036" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_1646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1760 = select i1 %or_ln117_1645, i4 %select_ln117_1759, i4 13" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1760' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln117_1647 = or i1 %or_ln117_1645, i1 %and_ln102_2029" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1647' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1762)   --->   "%select_ln117_1761 = select i1 %or_ln117_1646, i4 %select_ln117_1760, i4 14" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1762 = select i1 %or_ln117_1647, i4 %select_ln117_1761, i4 15" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1762' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.75>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_867 = xor i1 %tmp_32, i1 1" [firmware/BDT.h:104]   --->   Operation 95 'xor' 'xor_ln104_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2037 = and i1 %icmp_ln86_1814, i1 %xor_ln104_867" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2038 = and i1 %and_ln102_2037, i1 %and_ln104_342" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_2038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1648 = or i1 %or_ln117_1647, i1 %and_ln102_2038" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%zext_ln117_197 = zext i4 %select_ln117_1762" [firmware/BDT.h:117]   --->   Operation 99 'zext' 'zext_ln117_197' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1763 = select i1 %or_ln117_1648, i5 %zext_ln117_197, i5 16" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (2.75ns) (out node of the LUT)   --->   "%tmp = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.17i11.i11.i5, i5 0, i11 1549, i5 1, i11 407, i5 2, i11 1704, i5 3, i11 679, i5 4, i11 1966, i5 5, i11 2035, i5 6, i11 117, i5 7, i11 1763, i5 8, i11 2008, i5 9, i11 202, i5 10, i11 1999, i5 11, i11 10, i5 12, i11 1832, i5 13, i11 1684, i5 14, i11 701, i5 15, i11 1550, i5 16, i11 1754, i11 0, i5 %select_ln117_1763" [firmware/BDT.h:118]   --->   Operation 101 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.75> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.97>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 102 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1649 = or i1 %or_ln117_1645, i1 %and_ln104_342" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1649, i11 %tmp, i11 0" [firmware/BDT.h:117]   --->   Operation 104 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 105 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read14', firmware/BDT.h:86) on port 'p_read1' (firmware/BDT.h:86) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [28]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [45]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2021', firmware/BDT.h:102) [48]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_2024', firmware/BDT.h:102) [53]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_2026', firmware/BDT.h:102) [59]  (0.978 ns)

 <State 3>: 2.984ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2028', firmware/BDT.h:102) [63]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1636', firmware/BDT.h:117) [79]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1751', firmware/BDT.h:117) [83]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1752', firmware/BDT.h:117) [85]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1753', firmware/BDT.h:117) [87]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1754', firmware/BDT.h:117) [89]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_1755', firmware/BDT.h:117) [92]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1756', firmware/BDT.h:117) [94]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2033', firmware/BDT.h:102) [69]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1642', firmware/BDT.h:117) [93]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1757', firmware/BDT.h:117) [96]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1758', firmware/BDT.h:117) [98]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1759', firmware/BDT.h:117) [100]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1760', firmware/BDT.h:117) [102]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1761', firmware/BDT.h:117) [104]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1762', firmware/BDT.h:117) [106]  (1.024 ns)

 <State 5>: 2.752ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_867', firmware/BDT.h:104) [65]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2037', firmware/BDT.h:102) [73]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2038', firmware/BDT.h:102) [74]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1648', firmware/BDT.h:117) [105]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1763', firmware/BDT.h:117) [109]  (0.000 ns)
	'sparsemux' operation 11 bit ('tmp', firmware/BDT.h:118) [110]  (2.752 ns)

 <State 6>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1649', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 11 bit ('agg_result_0', firmware/BDT.h:117) [111]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
