INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/secure_zynq/secure_zynq.ip_user_files/bd/base_zynq/ip/base_zynq_axi_gpio_0_0/sim/base_zynq_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'base_zynq_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/secure_zynq/secure_zynq.ip_user_files/bd/base_zynq/ip/base_zynq_axi_bram_ctrl_0_0/sim/base_zynq_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'base_zynq_axi_bram_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/secure_zynq/secure_zynq.ip_user_files/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/sim/base_zynq_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'base_zynq_rst_ps7_0_50M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/secure_zynq/secure_zynq.srcs/sources_1/bd/base_zynq/hdl/base_zynq_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'base_zynq_wrapper'
