// Seed: 2357952419
macromodule module_0 #(
    parameter id_2 = 32'd27
) ();
  logic [7:0] id_1;
  wire [1 'b0 : -1  -  -1] _id_2;
  assign id_2 = id_1[-1 : id_2||id_2];
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    output uwire id_5#(.id_19(1 - 1)),
    output tri0 id_6,
    input wor id_7,
    output supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input uwire id_11,
    input tri id_12,
    input tri1 id_13
    , id_20,
    output supply1 id_14
    , id_21,
    input supply1 id_15,
    input wor id_16,
    output tri1 id_17
);
  parameter id_22 = -1;
  module_0 modCall_1 ();
endmodule
