Design Name: lowpass_fir_streaming
Module Name: lowpass_fir

Inputs:
- clk                         // Clock signal
- rst                         // Synchronous reset (active-high)
- valid_in                    // Input-sample valid
- data_in[DATA_W-1:0]         // Serial input sample stream

Outputs:
- valid_out                   // Output-sample valid
- data_out[DATA_W+GAIN_W-1:0] // Filtered sample (extended width)

Parameters:
- DATA_W   = 16                       // Bit width of input sample
- TAP_CNT  = 31                       // Odd number of FIR taps (15â€“127)
- GAIN_W   = 4                        // Bit growth to avoid overflow
- COEFFS[TAP_CNT]                     // Low-pass FIR coefficients

Design Signature:

module lowpass_fir #(
    parameter DATA_W  = 16,
    parameter TAP_CNT = 31,
    parameter GAIN_W  = 4
) (
    input                       clk,
    input                       rst,
    input                       valid_in,
    input      [DATA_W-1:0]     data_in,
    output                      valid_out,
    output     [DATA_W+GAIN_W-1:0] data_out
);

Design Notes:
- Implements a **linear-phase symmetric FIR**; taps are mirrored to halve multiplier count.
- Uses a **shift-register tap chain** plus parallel MAC; pipeline depth is parameterizable.
- Coefficients may be hard-coded for a specific cut-off or loaded at run-time.
- Supports optional **saturation / rounding** on the output path.

Optional Features:
- Run-time decimation mode (down-sample by 2/4).
- Coefficient reload port with handshake.
- Clock-enable input for power gating.
