// Seed: 4026089751
macromodule module_0 #(
    parameter id_28 = 32'd42,
    parameter id_29 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_27;
  defparam id_28.id_29 = 1;
  wire id_30;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri id_3,
    output uwire id_4,
    input supply0 id_5,
    input supply0 id_6
    , id_20,
    input tri1 id_7,
    input supply0 id_8,
    input uwire id_9,
    output supply0 id_10,
    input tri1 id_11,
    input wor id_12,
    inout uwire id_13,
    input tri0 id_14,
    input tri id_15
    , id_21,
    input tri id_16,
    output supply1 id_17,
    input supply1 id_18
);
  wire id_22, id_23, id_24;
  assign id_10 = 1;
  wor id_25 = id_3, id_26, id_27, id_28, id_29, id_30, id_31, id_32;
  assign id_26 = 1;
  module_0(
      id_23,
      id_24,
      id_23,
      id_23,
      id_20,
      id_23,
      id_21,
      id_21,
      id_23,
      id_22,
      id_22,
      id_23,
      id_21,
      id_21,
      id_22,
      id_21,
      id_22,
      id_24,
      id_24,
      id_22,
      id_20,
      id_23,
      id_20,
      id_22,
      id_21,
      id_24
  );
endmodule
