Generating HDL for page 32.10.02.1 ENCODING X PWR GATES FEATURE at 10/16/2020 1:28:23 PM
Old test bench file ALD_32_10_02_1_ENCODING_X_PWR_GATES_FEATURE_tb.vhdl 107 lines preserved and 35 declaration lines preserved
Generating Statement for block at 4A with output pin(s) of OUT_4A_G
	and inputs of MY_MEM_AR_NOT_TP0B,MY_MEM_AR_NOT_TP1B,MY_MEM_AR_TP2B,MY_MEM_AR_NOT_TP4B,MY_MEM_AR_TP8B
	and logic function of NOR
Generating Statement for block at 4B with output pin(s) of OUT_4B_P
	and inputs of MY_MEM_AR_TP0B,MY_MEM_AR_TP1B,MY_MEM_AR_NOT_TP2B,MY_MEM_AR_NOT_TP4B,MY_MEM_AR_NOT_TP8B
	and logic function of NOR
Generating Statement for block at 4C with output pin(s) of OUT_4C_G
	and inputs of MY_MEM_AR_TP0B,MY_MEM_AR_NOT_TP1B,MY_MEM_AR_TP2B,MY_MEM_AR_NOT_TP4B,MY_MEM_AR_NOT_TP8B
	and logic function of NOR
Generating Statement for block at 4D with output pin(s) of OUT_4D_P
	and inputs of MY_MEM_AR_NOT_TP0B,MY_MEM_AR_TP1B,MY_MEM_AR_TP2B,MY_MEM_AR_NOT_TP4B,MY_MEM_AR_NOT_TP8B
	and logic function of NOR
Generating Statement for block at 1D with output pin(s) of OUT_1D_C
	and inputs of MY_MEM_AR_TP0B
	and logic function of NOR
Generating Statement for block at 4E with output pin(s) of OUT_4E_G
	and inputs of MY_MEM_AR_TP0B,MY_MEM_AR_NOT_TP1B,MY_MEM_AR_NOT_TP2B,MY_MEM_AR_TP4B,MY_MEM_AR_NOT_TP8B
	and logic function of NOR
Generating Statement for block at 2E with output pin(s) of OUT_2E_P
	and inputs of MY_MEM_AR_NOT_TP0B,MY_MEM_AR_TP1B,MY_MEM_AR_NOT_TP2B,MY_MEM_AR_NOT_TP4B,MY_MEM_AR_TP8B
	and logic function of NOR
Generating Statement for block at 1E with output pin(s) of OUT_1E_F
	and inputs of MY_MEM_AR_TP1B
	and logic function of NOR
Generating Statement for block at 4F with output pin(s) of OUT_4F_P
	and inputs of MY_MEM_AR_NOT_TP0B,MY_MEM_AR_TP1B,MY_MEM_AR_NOT_TP2B,MY_MEM_AR_TP4B,MY_MEM_AR_NOT_TP8B
	and logic function of NOR
Generating Statement for block at 4G with output pin(s) of OUT_4G_G
	and inputs of MY_MEM_AR_NOT_TP0B,MY_MEM_AR_NOT_TP1B,MY_MEM_AR_TP2B,MY_MEM_AR_TP4B,MY_MEM_AR_NOT_TP8B
	and logic function of NOR
Generating Statement for block at 1G with output pin(s) of OUT_1G_R
	and inputs of MY_MEM_AR_TP2B
	and logic function of NOR
Generating Statement for block at 4H with output pin(s) of OUT_4H_P
	and inputs of MY_MEM_AR_NOT_TP0B,MY_MEM_AR_NOT_TP1B,MY_MEM_AR_NOT_TP2B,MY_MEM_AR_TP4B,MY_MEM_AR_TP8B
	and logic function of NOR
Generating Statement for block at 1H with output pin(s) of OUT_1H_C
	and inputs of MY_MEM_AR_TP8B
	and logic function of NOR
Generating Statement for block at 4I with output pin(s) of OUT_4I_G
	and inputs of MY_MEM_AR_TP0B,MY_MEM_AR_NOT_TP1B,MY_MEM_AR_NOT_TP2B,MY_MEM_AR_NOT_TP4B,MY_MEM_AR_TP8B
	and logic function of NOR
Generating Statement for block at 2I with output pin(s) of OUT_2I_G
	and inputs of MY_MEM_AR_TP4B
	and logic function of NOR
Generating output sheet edge signal assignment to 
	signal PY_X_LSMS_GATE_SEL_00_09
	from gate output OUT_4A_G
Generating output sheet edge signal assignment to 
	signal PY_X_LSMS_GATE_SEL_10_19
	from gate output OUT_4B_P
Generating output sheet edge signal assignment to 
	signal PY_X_LSMS_GATE_SEL_20_29
	from gate output OUT_4C_G
Generating output sheet edge signal assignment to 
	signal PY_X_LSMS_GATE_SEL_30_39
	from gate output OUT_4D_P
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_NOT_TP0B_JRJ
	from gate output OUT_1D_C
Generating output sheet edge signal assignment to 
	signal PY_X_LSMS_GATE_SEL_40_49
	from gate output OUT_4E_G
Generating output sheet edge signal assignment to 
	signal PY_X_LSMS_GATE_SEL_90_99
	from gate output OUT_2E_P
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_NOT_TP1B_JRJ
	from gate output OUT_1E_F
Generating output sheet edge signal assignment to 
	signal PY_X_LSMS_GATE_SEL_50_59
	from gate output OUT_4F_P
Generating output sheet edge signal assignment to 
	signal PY_X_LSMS_GATE_SEL_60_69
	from gate output OUT_4G_G
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_NOT_TP2B_JRJ
	from gate output OUT_1G_R
Generating output sheet edge signal assignment to 
	signal PY_X_LSMS_GATE_SEL_70_79
	from gate output OUT_4H_P
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_NOT_TP8B_JRJ
	from gate output OUT_1H_C
Generating output sheet edge signal assignment to 
	signal PY_X_LSMS_GATE_SEL_80_89
	from gate output OUT_4I_G
Generating output sheet edge signal assignment to 
	signal MY_MEM_AR_NOT_TP4B_JRJ
	from gate output OUT_2I_G
