uCsim [ELIDED], Copyright (C) [ELIDED] Daniel Drotos.
uCsim comes with ABSOLUTELY NO WARRANTY; for details type `show w'.
This is free software, and you are welcome to redistribute it
under certain conditions; type `show c' for details.
step
Loading from [ELIDED]
121 words read from [ELIDED]

Stop at 0x008004: (109) stepped 3 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08004 35 00 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x00[0K
F 0x008004
timer get
timer #1("time") ON 0.000001500000000 sec (3 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00011000 0x18 '.'  24
             CLK_CKDIVR_HSIDIV:         0b---11--- 0x03 '.'   3
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   8
  f_MASTER: 2000000 Hz
  CPUDIV:   1
  f_CPU:    2000000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008008: (109) stepped 2 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08008 35 08 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x08[0K
F 0x008008
timer get
timer #1("time") ON 0.000002500000000 sec (5 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000000 0x00 '.'   0
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   1
  f_MASTER: 16000000 Hz
  CPUDIV:   1
  f_CPU:    16000000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x00800c: (109) stepped 1 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x0800c 35 10 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x10[0K
F 0x00800c
timer get
timer #1("time") ON 0.000002562500000 sec (6 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00001000 0x08 '.'   8
             CLK_CKDIVR_HSIDIV:         0b---01--- 0x01 '.'   1
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   2
  f_MASTER: 8000000 Hz
  CPUDIV:   1
  f_CPU:    8000000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008010: (109) stepped 1 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08010 35 18 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x18[0K
F 0x008010
timer get
timer #1("time") ON 0.000002687500000 sec (7 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00010000 0x10 '.'  16
             CLK_CKDIVR_HSIDIV:         0b---10--- 0x02 '.'   2
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   4
  f_MASTER: 4000000 Hz
  CPUDIV:   1
  f_CPU:    4000000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008014: (109) stepped 1 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08014 35 00 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x00[0K
F 0x008014
timer get
timer #1("time") ON 0.000002937500000 sec (8 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00011000 0x18 '.'  24
             CLK_CKDIVR_HSIDIV:         0b---11--- 0x03 '.'   3
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   8
  f_MASTER: 2000000 Hz
  CPUDIV:   1
  f_CPU:    2000000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008018: (109) stepped 1 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08018 35 01 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x01[0K
F 0x008018
timer get
timer #1("time") ON 0.000003437500000 sec (9 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000000 0x00 '.'   0
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   1
  f_MASTER: 16000000 Hz
  CPUDIV:   1
  f_CPU:    16000000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x00801c: (109) stepped 1 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x0801c 35 02 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x02[0K
F 0x00801c
timer get
timer #1("time") ON 0.000003500000000 sec (10 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000001 0x01 '.'   1
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----001 0x01 '.'   1
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   1
  f_MASTER: 16000000 Hz
  CPUDIV:   2
  f_CPU:    8000000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008020: (109) stepped 2 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08020 35 03 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x03[0K
F 0x008020
timer get
timer #1("time") ON 0.000003625000000 sec (12 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000010 0x02 '.'   2
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----010 0x02 '.'   2
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   1
  f_MASTER: 16000000 Hz
  CPUDIV:   4
  f_CPU:    4000000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008024: (109) stepped 4 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08024 35 04 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x04[0K
F 0x008024
timer get
timer #1("time") ON 0.000003875000000 sec (16 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000011 0x03 '.'   3
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----011 0x03 '.'   3
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   1
  f_MASTER: 16000000 Hz
  CPUDIV:   8
  f_CPU:    2000000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008028: (109) stepped 8 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08028 35 05 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x05[0K
F 0x008028
timer get
timer #1("time") ON 0.000004375000000 sec (24 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000100 0x04 '.'   4
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----100 0x04 '.'   4
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   1
  f_MASTER: 16000000 Hz
  CPUDIV:   16
  f_CPU:    1000000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x00802c: (109) stepped 16 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x0802c 35 06 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x06[0K
F 0x00802c
timer get
timer #1("time") ON 0.000005375000000 sec (40 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000101 0x05 '.'   5
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----101 0x05 '.'   5
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   1
  f_MASTER: 16000000 Hz
  CPUDIV:   32
  f_CPU:    500000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008030: (109) stepped 32 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08030 35 07 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x07[0K
F 0x008030
timer get
timer #1("time") ON 0.000007375000000 sec (72 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000110 0x06 '.'   6
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----110 0x06 '.'   6
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   1
  f_MASTER: 16000000 Hz
  CPUDIV:   64
  f_CPU:    250000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008034: (109) stepped 64 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08034 72 16 48 05    bset   0x4805,#3[0K
F 0x008034
timer get
timer #1("time") ON 0.000011375000000 sec (136 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000111 0x07 '.'   7
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----111 0x07 '.'   7
info hw clk
clk[0] at 0x0050c0
  HSI
  f_OSC:    16000000 Hz
  HSIDIV:   1
  f_MASTER: 16000000 Hz
  CPUDIV:   128
  f_CPU:    125000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff

step 5

Stop at 0x008049: (109) stepped 1152 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08049 35 00 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x00[0K
F 0x008049
Simulated 1152 ticks [ELIDED]
Host usage: [ELIDED]

timer get
timer #1("time") ON 0.002067375000000 sec (1288 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000111 0x07 '.'   7
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----111 0x07 '.'   7
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   128
  f_CPU:    1000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x00804d: (109) stepped 128 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x0804d 35 08 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x08[0K
F 0x00804d
timer get
timer #1("time") ON 0.003067375000000 sec (1416 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000000 0x00 '.'   0
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   1
  f_CPU:    128000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008051: (109) stepped 1 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08051 35 10 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x10[0K
F 0x008051
timer get
timer #1("time") ON 0.003075187500000 sec (1417 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00001000 0x08 '.'   8
             CLK_CKDIVR_HSIDIV:         0b---01--- 0x01 '.'   1
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   1
  f_CPU:    128000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008055: (109) stepped 1 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08055 35 18 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x18[0K
F 0x008055
timer get
timer #1("time") ON 0.003083000000000 sec (1418 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00010000 0x10 '.'  16
             CLK_CKDIVR_HSIDIV:         0b---10--- 0x02 '.'   2
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   1
  f_CPU:    128000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008059: (109) stepped 1 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08059 35 00 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x00[0K
F 0x008059
timer get
timer #1("time") ON 0.003090812500000 sec (1419 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00011000 0x18 '.'  24
             CLK_CKDIVR_HSIDIV:         0b---11--- 0x03 '.'   3
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   1
  f_CPU:    128000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x00805d: (109) stepped 1 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x0805d 35 01 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x01[0K
F 0x00805d
timer get
timer #1("time") ON 0.003098625000000 sec (1420 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000000 0x00 '.'   0
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----000 0x00 '.'   0
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   1
  f_CPU:    128000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008061: (109) stepped 1 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08061 35 02 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x02[0K
F 0x008061
timer get
timer #1("time") ON 0.003106437500000 sec (1421 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000001 0x01 '.'   1
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----001 0x01 '.'   1
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   2
  f_CPU:    64000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008065: (109) stepped 2 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08065 35 03 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x03[0K
F 0x008065
timer get
timer #1("time") ON 0.003122062500000 sec (1423 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000010 0x02 '.'   2
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----010 0x02 '.'   2
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   4
  f_CPU:    32000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008069: (109) stepped 4 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08069 35 04 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x04[0K
F 0x008069
timer get
timer #1("time") ON 0.003153312500000 sec (1427 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000011 0x03 '.'   3
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----011 0x03 '.'   3
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   8
  f_CPU:    16000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x00806d: (109) stepped 8 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x0806d 35 05 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x05[0K
F 0x00806d
timer get
timer #1("time") ON 0.003215812500000 sec (1435 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000100 0x04 '.'   4
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----100 0x04 '.'   4
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   16
  f_CPU:    8000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008071: (109) stepped 16 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08071 35 06 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x06[0K
F 0x008071
timer get
timer #1("time") ON 0.003340812500000 sec (1451 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000101 0x05 '.'   5
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----101 0x05 '.'   5
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   32
  f_CPU:    4000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008075: (109) stepped 32 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08075 35 07 50 c6    mov    0x50c6 <CLK_CKDIVR>,#0x07[0K
F 0x008075
timer get
timer #1("time") ON 0.003590812500000 sec (1483 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000110 0x06 '.'   6
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----110 0x06 '.'   6
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   64
  f_CPU:    2000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
step

Stop at 0x008079: (109) stepped 64 ticks
V-IHINZC  Flags= 0x28  40 (  A= 0x00   0 .
0-101000  X= 0x0000   0 .    Y= 0x0000   0 .
SP= 0x17ff [SP+1]= 00   0 .  Limit= 0x1500
 ? 0x08079 00 00          neg    (0x00,SP)[0K
F 0x008079
timer get
timer #1("time") ON 0.004090812500000 sec (1547 clks)
timer #2("isr") ON,ISR 0.000000000000000 sec (0 clks)
timer #3("idle") ON,IDLE 0.000000000000000 sec (0 clks)
timer #4("halt") ON,HALT 0.000000000000000 sec (0 clks)
dump CLK_CKDIVR[7:0]
0x050c6      CLK_CKDIVR[7:0]:           0b00000111 0x07 '.'   7
             CLK_CKDIVR_HSIDIV:         0b---00--- 0x00 '.'   0
             CLK_CKDIVR_CPUDIV:         0b-----111 0x07 '.'   7
info hw clk
clk[0] at 0x0050c0
  LSI
  f_OSC:    128000 Hz
  HSIDIV:   1
  f_MASTER: 128000 Hz
  CPUDIV:   128
  f_CPU:    1000 Hz
  PCKENR1:  0xff
  PCKENR2:  0xff
