// Seed: 3203295535
module module_0;
  genvar id_1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always begin : LABEL_0
    if (1) $display(~id_3, id_1 | 1);
    id_2 <= #id_4 1'b0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input wire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri id_10
);
  assign id_0 = id_3;
  module_0 modCall_1 ();
endmodule
