E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart\dram.ngc 1521718589
E:\Semm_5\cwwork\csd\processor design main\downsampling_processor_fpga\Verilog_Design\UART cw\uart_xilinx\xilinx_uart/dram.ngc 1521718589
OK
