Running : /opt/cad/xilinx/ise/10.1/ISE/bin/lin/unwrapped/fuse -ise
/home/practicas/Escritorio/DCSL/V1.1/module_1e/input/Modulo1e/Modulo1e.ise
-intstyle ise -incremental -o tb_regfile_isim_beh.exe -prj tb_regfile_beh.prj
-top tb_regfile
Determining compilation order of HDL files
Analyzing VHDL file ../../../module_1a/input/micro_pk.vhd
Restoring VHDL parse-tree ieee.std_logic_1164 from
/opt/cad/xilinx/ise/10.1/ISE/vhdl/hdp/lin/ieee/std_logic_1164.vdb
Restoring VHDL parse-tree std.standard from
/opt/cad/xilinx/ise/10.1/ISE/vhdl/hdp/lin/std/standard.vdb
Restoring VHDL parse-tree ieee.numeric_std from
/opt/cad/xilinx/ise/10.1/ISE/vhdl/hdp/lin/ieee/numeric_std.vdb
Analyzing VHDL file ../register_en.vhd
Analyzing VHDL file ../micro_comp_pk.vhd
Analyzing VHDL file ../../../module_1c/input/counter_updown.vhd
Analyzing VHDL file ../regfile.vhd
Analyzing VHDL file ../tb_regFile.vhd
Saving VHDL parse-tree work.micro_pk into
/home/practicas/Escritorio/DCSL/V1.1/module_1e/input/Modulo1e/isim/work/micro_pk
.vdb
Saving VHDL parse-tree work.register_en into
/home/practicas/Escritorio/DCSL/V1.1/module_1e/input/Modulo1e/isim/work/register
_en.vdb
Saving VHDL parse-tree work.micro_comp_pk into
/home/practicas/Escritorio/DCSL/V1.1/module_1e/input/Modulo1e/isim/work/micro_co
mp_pk.vdb
Saving VHDL parse-tree work.counter_updown into
/home/practicas/Escritorio/DCSL/V1.1/module_1e/input/Modulo1e/isim/work/counter_
updown.vdb
Saving VHDL parse-tree work.regfile into
/home/practicas/Escritorio/DCSL/V1.1/module_1e/input/Modulo1e/isim/work/regfile.
vdb
Saving VHDL parse-tree work.tb_regfile into
/home/practicas/Escritorio/DCSL/V1.1/module_1e/input/Modulo1e/isim/work/tb_regfi
le.vdb
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 23560 Kb
Fuse CPU Usage: 370 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling package micro_pk
Compiling package micro_comp_pk
Compiling architecture behavioral of entity register_en
[\register_en(31,0,31,0)\]
Compiling architecture behavioral of entity register_en [\register_en(8,0,8,0)\]
Compiling architecture behavioral of entity counter_updown
[\counter_updown(8,0,8,0)\]
Compiling architecture struct of entity regfile [regfile_default]
Compiling architecture test of entity tb_regfile
Compiled 14 VHDL Units
Built simulation executable tb_regfile_isim_beh.exe
Fuse Memory Usage: 24720 Kb
Fuse CPU Usage: 400 ms
GCC CPU Usage: 740 ms
