---
layout: post
title: "RISC-V Chip Collection"
categories: Project
tags: Chip-Collection
---

<style>
  .chipimg {
    float:center;
    height:auto;
    width:100%;
    max-width:800px;
  }
</style>

## I. Crypto Processor (CryPro) Chips

### I. a) CryPro Single-core Rocket-chip with TLS-1.3 Compatible Crypto-cores

**Floorplan**

<img src="/assets/sources/ChipCollection/CryPro-22-02-floorplan.png" class="chipimg">

**Layout**

<img src="/assets/sources/ChipCollection/CryPro-22-02-layout.png" class="chipimg">

**Barechip**

<img src="/assets/sources/ChipCollection/CryPro-22-02-chip.jpg" class="chipimg">

## II. Trusted Execution Environment (TEE) Hardware Chips

### II. a) TEEHW 64-bit Dual-core Rocket-Boom with Secure Boot Sub-system, Crypto-cores, and TRNG

**Floorplan**

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4253-floorplan.png" class="chipimg">

**Layout**

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4253-layout.png" class="chipimg">

**Barechip**

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4253-chip.jpg" class="chipimg">

### II. b) TEEHW 32-bit Dual-core Rocket-Boom with Secure Boot Sub-system, Crypto-cores, and TRNG

**Floorplan**

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4252-floorplan.png" class="chipimg">

**Layout**

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4252-layout.png" class="chipimg">

**Barechip**

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4252-chip.jpg" class="chipimg">

### II. c) TEEHW 64-bit Dual-core Rocket-chip with Crypto-cores and TRNG

**Floorplan**

<img src="/assets/sources/ChipCollection/TEEHW-21-02-floorplan.png" class="chipimg">

**Layout**

<img src="/assets/sources/ChipCollection/TEEHW-21-02-layout.png" class="chipimg">

**Barechip**

<img src="/assets/sources/ChipCollection/TEEHW-21-02-chip.jpg" class="chipimg">

### II. d) TEEHW 64-bit Single-core Boom with Crypto-cores

**Layout**

<img src="/assets/sources/ChipCollection/TEEHW-20-06-R4254-layout.png" class="chipimg">

**Barechip**

<img src="/assets/sources/ChipCollection/TEEHW-20-06-R4254-chip.jpg" class="chipimg">

### II. e) TEEHW 32-bit Dual-core Rocket-Boom with Crypto-cores

**Layout**

<img src="/assets/sources/ChipCollection/TEEHW-20-06-R4252-layout.png" class="chipimg">

**Barechip**

<img src="/assets/sources/ChipCollection/TEEHW-20-06-R4252-chip.jpg" class="chipimg">

### II. f) TEEHW 64-bit Dual-core Rocket-chip with Crypto-cores

**Layout**

<img src="/assets/sources/ChipCollection/TEEHW-20-01-layout.PNG" class="chipimg">

**Barechip**

<img src="/assets/sources/ChipCollection/TEEHW-20-01-chip.jpg" class="chipimg">

## III. VexRiscv Chips

### III. a) VexRiscv SOTB Chip

**Layout**

<img src="/assets/sources/ChipCollection/VexRiscv-19-08-layout.PNG" class="chipimg">

**Barechip**

<img src="/assets/sources/ChipCollection/VexRiscv-19-08-chip.png" class="chipimg">

### III. b) VexRiscv ROHM Chip

**Layout**

<img src="/assets/sources/ChipCollection/VexRiscv-20-01-layout.PNG" class="chipimg">

**Barechip**

<img src="/assets/sources/ChipCollection/VexRiscv-20-01-chip.png" class="chipimg">

## IV. Freedom Chips

### IV. a) Freedom Quad-core Rocket-chip

**Layout**

<img src="/assets/sources/ChipCollection/Freedom-19-10-layout.PNG" class="chipimg">

**Barechip**

<img src="/assets/sources/ChipCollection/Freedom-19-10-chip.png" class="chipimg">
