Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Aug 21 11:06:02 2018
| Host         : Tung-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.454        0.000                      0                26611        0.019        0.000                      0                26082       18.750        0.000                       0                 11560  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         17.454        0.000                      0                26494        0.019        0.000                      0                25965       18.750        0.000                       0                 11560  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              33.380        0.000                      0                  117        0.355        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.454ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.127ns  (logic 9.576ns (45.325%)  route 11.551ns (54.675%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 42.829 - 40.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.745     3.039    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.478     3.517 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.583     4.100    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.728     4.828 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[23]_INST_0_i_214/O[1]
                         net (fo=1, routed)           0.559     5.387    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_00r[1]
    SLICE_X23Y32         LUT2 (Prop_lut2_I0_O)        0.306     5.693 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_210/O
                         net (fo=1, routed)           0.000     5.693    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][3][1]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.333 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[23]_INST_0_i_201/O[3]
                         net (fo=1, routed)           0.625     6.958    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01r[3]
    SLICE_X25Y32         LUT2 (Prop_lut2_I0_O)        0.306     7.264 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_195/O
                         net (fo=1, routed)           0.000     7.264    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][3][3]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.665 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.999 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_187/O[1]
                         net (fo=1, routed)           0.688     8.687    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02r[5]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.530     9.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_174/O[1]
                         net (fo=1, routed)           0.696     9.913    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[5]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.796 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_161/O[2]
                         net (fo=1, routed)           0.608    11.404    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[6]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    12.058 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_111/O[3]
                         net (fo=5, routed)           0.850    12.908    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[7]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.306    13.214 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    13.214    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/S[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.615 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.886 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_8/CO[0]
                         net (fo=60, routed)          0.821    14.707    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_20r/res1
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.399    15.106 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_120/O
                         net (fo=1, routed)           0.578    15.684    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.326    16.010 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90/O
                         net (fo=1, routed)           0.473    16.483    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.033 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.287 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_11/CO[0]
                         net (fo=41, routed)          0.604    17.891    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21r/res1
    SLICE_X48Y29         LUT5 (Prop_lut5_I1_O)        0.367    18.258 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[19]_INST_0_i_13/O
                         net (fo=3, routed)           0.877    19.136    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21r[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.124    19.260 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    19.260    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.810 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.081 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_12/CO[0]
                         net (fo=11, routed)          0.813    20.894    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22r/res1
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.373    21.267 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.986    22.253    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2_n_0
    SLICE_X52Y29         LUT5 (Prop_lut5_I1_O)        0.124    22.377 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[21]_INST_0/O
                         net (fo=1, routed)           1.790    24.166    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[4]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.650    42.829    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.958    
                         clock uncertainty           -0.601    42.357    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    41.620    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.620    
                         arrival time                         -24.166    
  -------------------------------------------------------------------
                         slack                                 17.454    

Slack (MET) :             17.467ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.114ns  (logic 9.576ns (45.354%)  route 11.538ns (54.646%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 42.829 - 40.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.745     3.039    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.478     3.517 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.583     4.100    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.728     4.828 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[23]_INST_0_i_214/O[1]
                         net (fo=1, routed)           0.559     5.387    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_00r[1]
    SLICE_X23Y32         LUT2 (Prop_lut2_I0_O)        0.306     5.693 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_210/O
                         net (fo=1, routed)           0.000     5.693    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][3][1]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.333 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[23]_INST_0_i_201/O[3]
                         net (fo=1, routed)           0.625     6.958    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01r[3]
    SLICE_X25Y32         LUT2 (Prop_lut2_I0_O)        0.306     7.264 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_195/O
                         net (fo=1, routed)           0.000     7.264    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][3][3]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.665 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.999 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_187/O[1]
                         net (fo=1, routed)           0.688     8.687    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02r[5]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.530     9.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_174/O[1]
                         net (fo=1, routed)           0.696     9.913    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[5]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.796 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_161/O[2]
                         net (fo=1, routed)           0.608    11.404    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[6]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    12.058 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_111/O[3]
                         net (fo=5, routed)           0.850    12.908    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[7]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.306    13.214 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    13.214    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/S[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.615 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.886 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_8/CO[0]
                         net (fo=60, routed)          0.821    14.707    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_20r/res1
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.399    15.106 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_120/O
                         net (fo=1, routed)           0.578    15.684    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.326    16.010 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90/O
                         net (fo=1, routed)           0.473    16.483    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.033 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.287 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_11/CO[0]
                         net (fo=41, routed)          0.604    17.891    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21r/res1
    SLICE_X48Y29         LUT5 (Prop_lut5_I1_O)        0.367    18.258 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[19]_INST_0_i_13/O
                         net (fo=3, routed)           0.877    19.136    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21r[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.124    19.260 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    19.260    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.810 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.081 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_12/CO[0]
                         net (fo=11, routed)          0.813    20.894    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22r/res1
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.373    21.267 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.979    22.246    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.124    22.370 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[17]_INST_0/O
                         net (fo=1, routed)           1.783    24.153    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.650    42.829    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.958    
                         clock uncertainty           -0.601    42.357    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    41.620    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.620    
                         arrival time                         -24.153    
  -------------------------------------------------------------------
                         slack                                 17.467    

Slack (MET) :             17.525ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.055ns  (logic 9.576ns (45.480%)  route 11.479ns (54.520%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 42.829 - 40.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.745     3.039    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.478     3.517 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.583     4.100    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.728     4.828 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[23]_INST_0_i_214/O[1]
                         net (fo=1, routed)           0.559     5.387    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_00r[1]
    SLICE_X23Y32         LUT2 (Prop_lut2_I0_O)        0.306     5.693 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_210/O
                         net (fo=1, routed)           0.000     5.693    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][3][1]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.333 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[23]_INST_0_i_201/O[3]
                         net (fo=1, routed)           0.625     6.958    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01r[3]
    SLICE_X25Y32         LUT2 (Prop_lut2_I0_O)        0.306     7.264 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_195/O
                         net (fo=1, routed)           0.000     7.264    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][3][3]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.665 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.999 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_187/O[1]
                         net (fo=1, routed)           0.688     8.687    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02r[5]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.530     9.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_174/O[1]
                         net (fo=1, routed)           0.696     9.913    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[5]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.796 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_161/O[2]
                         net (fo=1, routed)           0.608    11.404    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[6]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    12.058 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_111/O[3]
                         net (fo=5, routed)           0.850    12.908    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[7]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.306    13.214 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    13.214    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/S[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.615 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.886 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_8/CO[0]
                         net (fo=60, routed)          0.821    14.707    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_20r/res1
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.399    15.106 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_120/O
                         net (fo=1, routed)           0.578    15.684    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.326    16.010 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90/O
                         net (fo=1, routed)           0.473    16.483    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.033 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.287 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_11/CO[0]
                         net (fo=41, routed)          0.604    17.891    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21r/res1
    SLICE_X48Y29         LUT5 (Prop_lut5_I1_O)        0.367    18.258 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[19]_INST_0_i_13/O
                         net (fo=3, routed)           0.877    19.136    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21r[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.124    19.260 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    19.260    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.810 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.081 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_12/CO[0]
                         net (fo=11, routed)          0.644    20.725    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22r/res1
    SLICE_X48Y33         LUT5 (Prop_lut5_I1_O)        0.373    21.098 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_4/O
                         net (fo=8, routed)           1.129    22.227    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_4_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I3_O)        0.124    22.351 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[19]_INST_0/O
                         net (fo=1, routed)           1.744    24.094    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[2]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.650    42.829    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.958    
                         clock uncertainty           -0.601    42.357    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    41.620    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.620    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 17.525    

Slack (MET) :             17.642ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.938ns  (logic 9.576ns (45.734%)  route 11.362ns (54.266%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 42.829 - 40.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.745     3.039    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.478     3.517 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.583     4.100    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.728     4.828 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[23]_INST_0_i_214/O[1]
                         net (fo=1, routed)           0.559     5.387    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_00r[1]
    SLICE_X23Y32         LUT2 (Prop_lut2_I0_O)        0.306     5.693 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_210/O
                         net (fo=1, routed)           0.000     5.693    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][3][1]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.333 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[23]_INST_0_i_201/O[3]
                         net (fo=1, routed)           0.625     6.958    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01r[3]
    SLICE_X25Y32         LUT2 (Prop_lut2_I0_O)        0.306     7.264 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_195/O
                         net (fo=1, routed)           0.000     7.264    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][3][3]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.665 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.999 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_187/O[1]
                         net (fo=1, routed)           0.688     8.687    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02r[5]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.530     9.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_174/O[1]
                         net (fo=1, routed)           0.696     9.913    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[5]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.796 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_161/O[2]
                         net (fo=1, routed)           0.608    11.404    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[6]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    12.058 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_111/O[3]
                         net (fo=5, routed)           0.850    12.908    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[7]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.306    13.214 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    13.214    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/S[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.615 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.886 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_8/CO[0]
                         net (fo=60, routed)          0.821    14.707    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_20r/res1
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.399    15.106 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_120/O
                         net (fo=1, routed)           0.578    15.684    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.326    16.010 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90/O
                         net (fo=1, routed)           0.473    16.483    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.033 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.287 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_11/CO[0]
                         net (fo=41, routed)          0.604    17.891    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21r/res1
    SLICE_X48Y29         LUT5 (Prop_lut5_I1_O)        0.367    18.258 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[19]_INST_0_i_13/O
                         net (fo=3, routed)           0.877    19.136    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21r[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.124    19.260 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    19.260    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.810 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.081 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_12/CO[0]
                         net (fo=11, routed)          0.644    20.725    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22r/res1
    SLICE_X48Y33         LUT5 (Prop_lut5_I1_O)        0.373    21.098 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_4/O
                         net (fo=8, routed)           1.050    22.148    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_4_n_0
    SLICE_X52Y29         LUT5 (Prop_lut5_I3_O)        0.124    22.272 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[22]_INST_0/O
                         net (fo=1, routed)           1.706    23.977    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.650    42.829    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.958    
                         clock uncertainty           -0.601    42.357    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    41.620    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.620    
                         arrival time                         -23.977    
  -------------------------------------------------------------------
                         slack                                 17.642    

Slack (MET) :             17.699ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.884ns  (logic 9.576ns (45.852%)  route 11.308ns (54.148%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 42.832 - 40.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.745     3.039    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.478     3.517 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.583     4.100    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.728     4.828 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[23]_INST_0_i_214/O[1]
                         net (fo=1, routed)           0.559     5.387    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_00r[1]
    SLICE_X23Y32         LUT2 (Prop_lut2_I0_O)        0.306     5.693 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_210/O
                         net (fo=1, routed)           0.000     5.693    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][3][1]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.333 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[23]_INST_0_i_201/O[3]
                         net (fo=1, routed)           0.625     6.958    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01r[3]
    SLICE_X25Y32         LUT2 (Prop_lut2_I0_O)        0.306     7.264 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_195/O
                         net (fo=1, routed)           0.000     7.264    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][3][3]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.665 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.999 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_187/O[1]
                         net (fo=1, routed)           0.688     8.687    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02r[5]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.530     9.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_174/O[1]
                         net (fo=1, routed)           0.696     9.913    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[5]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.796 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_161/O[2]
                         net (fo=1, routed)           0.608    11.404    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[6]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    12.058 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_111/O[3]
                         net (fo=5, routed)           0.850    12.908    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[7]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.306    13.214 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    13.214    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/S[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.615 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.886 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_8/CO[0]
                         net (fo=60, routed)          0.821    14.707    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_20r/res1
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.399    15.106 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_120/O
                         net (fo=1, routed)           0.578    15.684    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.326    16.010 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90/O
                         net (fo=1, routed)           0.473    16.483    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.033 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.287 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_11/CO[0]
                         net (fo=41, routed)          0.604    17.891    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21r/res1
    SLICE_X48Y29         LUT5 (Prop_lut5_I1_O)        0.367    18.258 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[19]_INST_0_i_13/O
                         net (fo=3, routed)           0.877    19.136    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21r[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.124    19.260 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    19.260    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.810 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.081 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_12/CO[0]
                         net (fo=11, routed)          0.813    20.894    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22r/res1
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.373    21.267 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.974    22.241    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.124    22.365 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[16]_INST_0/O
                         net (fo=1, routed)           1.559    23.923    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[8]
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.653    42.832    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.961    
                         clock uncertainty           -0.601    42.360    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    41.623    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.623    
                         arrival time                         -23.923    
  -------------------------------------------------------------------
                         slack                                 17.699    

Slack (MET) :             17.762ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.819ns  (logic 9.576ns (45.996%)  route 11.243ns (54.004%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 42.829 - 40.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.745     3.039    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.478     3.517 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.583     4.100    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.728     4.828 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[23]_INST_0_i_214/O[1]
                         net (fo=1, routed)           0.559     5.387    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_00r[1]
    SLICE_X23Y32         LUT2 (Prop_lut2_I0_O)        0.306     5.693 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_210/O
                         net (fo=1, routed)           0.000     5.693    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][3][1]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.333 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[23]_INST_0_i_201/O[3]
                         net (fo=1, routed)           0.625     6.958    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01r[3]
    SLICE_X25Y32         LUT2 (Prop_lut2_I0_O)        0.306     7.264 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_195/O
                         net (fo=1, routed)           0.000     7.264    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][3][3]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.665 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.999 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_187/O[1]
                         net (fo=1, routed)           0.688     8.687    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02r[5]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.530     9.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_174/O[1]
                         net (fo=1, routed)           0.696     9.913    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[5]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.796 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_161/O[2]
                         net (fo=1, routed)           0.608    11.404    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[6]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    12.058 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_111/O[3]
                         net (fo=5, routed)           0.850    12.908    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[7]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.306    13.214 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    13.214    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/S[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.615 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.886 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_8/CO[0]
                         net (fo=60, routed)          0.821    14.707    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_20r/res1
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.399    15.106 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_120/O
                         net (fo=1, routed)           0.578    15.684    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.326    16.010 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90/O
                         net (fo=1, routed)           0.473    16.483    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.033 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.287 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_11/CO[0]
                         net (fo=41, routed)          0.604    17.891    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21r/res1
    SLICE_X48Y29         LUT5 (Prop_lut5_I1_O)        0.367    18.258 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[19]_INST_0_i_13/O
                         net (fo=3, routed)           0.877    19.136    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21r[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.124    19.260 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    19.260    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.810 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.081 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_12/CO[0]
                         net (fo=11, routed)          0.813    20.894    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22r/res1
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.373    21.267 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.825    22.092    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I1_O)        0.124    22.216 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[18]_INST_0/O
                         net (fo=1, routed)           1.643    23.858    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[1]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.650    42.829    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.958    
                         clock uncertainty           -0.601    42.357    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    41.620    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.620    
                         arrival time                         -23.858    
  -------------------------------------------------------------------
                         slack                                 17.762    

Slack (MET) :             17.900ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.681ns  (logic 9.576ns (46.303%)  route 11.105ns (53.697%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 42.829 - 40.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.745     3.039    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.478     3.517 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.583     4.100    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.728     4.828 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[23]_INST_0_i_214/O[1]
                         net (fo=1, routed)           0.559     5.387    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_00r[1]
    SLICE_X23Y32         LUT2 (Prop_lut2_I0_O)        0.306     5.693 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_210/O
                         net (fo=1, routed)           0.000     5.693    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][3][1]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.333 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[23]_INST_0_i_201/O[3]
                         net (fo=1, routed)           0.625     6.958    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01r[3]
    SLICE_X25Y32         LUT2 (Prop_lut2_I0_O)        0.306     7.264 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_195/O
                         net (fo=1, routed)           0.000     7.264    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][3][3]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.665 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.999 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_187/O[1]
                         net (fo=1, routed)           0.688     8.687    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02r[5]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.530     9.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_174/O[1]
                         net (fo=1, routed)           0.696     9.913    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[5]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.796 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_161/O[2]
                         net (fo=1, routed)           0.608    11.404    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[6]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    12.058 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_111/O[3]
                         net (fo=5, routed)           0.850    12.908    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[7]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.306    13.214 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    13.214    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/S[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.615 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.886 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_8/CO[0]
                         net (fo=60, routed)          0.821    14.707    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_20r/res1
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.399    15.106 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_120/O
                         net (fo=1, routed)           0.578    15.684    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.326    16.010 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90/O
                         net (fo=1, routed)           0.473    16.483    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.033 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.287 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_11/CO[0]
                         net (fo=41, routed)          0.604    17.891    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21r/res1
    SLICE_X48Y29         LUT5 (Prop_lut5_I1_O)        0.367    18.258 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[19]_INST_0_i_13/O
                         net (fo=3, routed)           0.877    19.136    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21r[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.124    19.260 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    19.260    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.810 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.081 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_12/CO[0]
                         net (fo=11, routed)          0.813    20.894    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22r/res1
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.373    21.267 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.606    21.873    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2_n_0
    SLICE_X51Y30         LUT5 (Prop_lut5_I1_O)        0.124    21.997 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[20]_INST_0/O
                         net (fo=1, routed)           1.723    23.720    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[3]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.650    42.829    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.958    
                         clock uncertainty           -0.601    42.357    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    41.620    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.620    
                         arrival time                         -23.720    
  -------------------------------------------------------------------
                         slack                                 17.900    

Slack (MET) :             17.936ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.645ns  (logic 9.576ns (46.384%)  route 11.069ns (53.616%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 42.829 - 40.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.745     3.039    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/s_axis_aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.478     3.517 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.583     4.100    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/S[0]
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.728     4.828 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00r/qadd_unit/m_axis_tdata[23]_INST_0_i_214/O[1]
                         net (fo=1, routed)           0.559     5.387    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_00r[1]
    SLICE_X23Y32         LUT2 (Prop_lut2_I0_O)        0.306     5.693 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_210/O
                         net (fo=1, routed)           0.000     5.693    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/partials_reg[7][3][1]
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.333 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01r/qadd_unit/m_axis_tdata[23]_INST_0_i_201/O[3]
                         net (fo=1, routed)           0.625     6.958    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01r[3]
    SLICE_X25Y32         LUT2 (Prop_lut2_I0_O)        0.306     7.264 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_195/O
                         net (fo=1, routed)           0.000     7.264    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/partials_reg[7][3][3]
    SLICE_X25Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.665 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_188_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.999 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02r/qadd_unit/m_axis_tdata[23]_INST_0_i_187/O[1]
                         net (fo=1, routed)           0.688     8.687    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02r[5]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.530     9.217 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_174/O[1]
                         net (fo=1, routed)           0.696     9.913    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10r[5]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    10.796 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_161/O[2]
                         net (fo=1, routed)           0.608    11.404    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11r[6]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.654    12.058 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[23]_INST_0_i_111/O[3]
                         net (fo=5, routed)           0.850    12.908    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12r[7]
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.306    13.214 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    13.214    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/S[3]
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.615 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.615    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_23_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.886 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20r/qmults_unit/m_axis_tdata[23]_INST_0_i_8/CO[0]
                         net (fo=60, routed)          0.821    14.707    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_20r/res1
    SLICE_X43Y33         LUT3 (Prop_lut3_I1_O)        0.399    15.106 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_120/O
                         net (fo=1, routed)           0.578    15.684    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20r[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I1_O)        0.326    16.010 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90/O
                         net (fo=1, routed)           0.473    16.483    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_90_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.033 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.033    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_29_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.287 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_11/CO[0]
                         net (fo=41, routed)          0.604    17.891    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21r/res1
    SLICE_X48Y29         LUT5 (Prop_lut5_I1_O)        0.367    18.258 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[19]_INST_0_i_13/O
                         net (fo=3, routed)           0.877    19.136    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21r[3]
    SLICE_X47Y33         LUT4 (Prop_lut4_I0_O)        0.124    19.260 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_103/O
                         net (fo=1, routed)           0.000    19.260    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/partials_reg[7][7]_0[1]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.810 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.810    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_32_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.081 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22r/qmults_unit/m_axis_tdata[23]_INST_0_i_12/CO[0]
                         net (fo=11, routed)          0.813    20.894    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22r/res1
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.373    21.267 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2/O
                         net (fo=8, routed)           0.741    22.008    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0_i_2_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I1_O)        0.124    22.132 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[23]_INST_0/O
                         net (fo=1, routed)           1.552    23.684    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[6]
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.650    42.829    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.958    
                         clock uncertainty           -0.601    42.357    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    41.620    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.620    
                         arrival time                         -23.684    
  -------------------------------------------------------------------
                         slack                                 17.936    

Slack (MET) :             18.018ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.576ns  (logic 8.950ns (43.498%)  route 11.626ns (56.502%))
  Logic Levels:           21  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 42.832 - 40.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.735     3.029    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/s_axis_aclk
    SLICE_X30Y30         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478     3.507 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.797     4.304    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/S[0]
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.542     4.846 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/m_axis_tdata[15]_INST_0_i_214/O[0]
                         net (fo=1, routed)           0.571     5.417    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_00g[0]
    SLICE_X31Y34         LUT2 (Prop_lut2_I0_O)        0.299     5.716 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_211/O
                         net (fo=1, routed)           0.000     5.716    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/partials_reg[7][3][0]
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.963 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[15]_INST_0_i_201/O[0]
                         net (fo=1, routed)           0.690     6.653    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01g[0]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.952 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_198/O
                         net (fo=1, routed)           0.000     6.952    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/partials_reg[7][3][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.376 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[15]_INST_0_i_188/O[1]
                         net (fo=1, routed)           0.902     8.278    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02g[1]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     9.161 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_175/O[2]
                         net (fo=1, routed)           0.588     9.749    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10g[2]
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    10.449 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.449    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_162_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.783 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_161/O[1]
                         net (fo=1, routed)           0.490    11.273    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11g[5]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    12.216 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.066    13.282    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12g[7]
    SLICE_X55Y28         LUT4 (Prop_lut4_I0_O)        0.306    13.588 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    13.588    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/partials_reg[7][7]_0[3]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.989 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.989    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.260 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_8/CO[0]
                         net (fo=60, routed)          0.878    15.138    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_20g/res1
    SLICE_X58Y27         LUT3 (Prop_lut3_I1_O)        0.365    15.503 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    15.972    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20g[3]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.328    16.300 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_89/O
                         net (fo=1, routed)           0.474    16.774    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_89_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.281 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.281    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.552 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_11/CO[0]
                         net (fo=41, routed)          1.095    18.647    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21g/res1
    SLICE_X66Y28         LUT5 (Prop_lut5_I1_O)        0.373    19.020 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_43/O
                         net (fo=3, routed)           0.585    19.605    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21g[8]
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.729 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    19.729    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qmults_unit/partials_reg[7][9]_0[0]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    20.093 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qmults_unit/m_axis_tdata[15]_INST_0_i_12/CO[0]
                         net (fo=11, routed)          0.775    20.868    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22g/res1
    SLICE_X65Y29         LUT5 (Prop_lut5_I1_O)        0.367    21.235 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_3/O
                         net (fo=8, routed)           1.152    22.387    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_3_n_0
    SLICE_X66Y25         LUT5 (Prop_lut5_I2_O)        0.124    22.511 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[14]_INST_0/O
                         net (fo=1, routed)           1.093    23.605    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[6]
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.653    42.832    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.961    
                         clock uncertainty           -0.601    42.360    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    41.623    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.623    
                         arrival time                         -23.605    
  -------------------------------------------------------------------
                         slack                                 18.018    

Slack (MET) :             18.041ns  (required time - arrival time)
  Source:                 design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.553ns  (logic 8.950ns (43.547%)  route 11.602ns (56.453%))
  Logic Levels:           21  (CARRY4=12 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 42.832 - 40.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.735     3.029    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/s_axis_aclk
    SLICE_X30Y30         FDRE                                         r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478     3.507 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qmults_unit/partials_reg[7][0]/Q
                         net (fo=2, routed)           0.797     4.304    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/S[0]
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.542     4.846 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_00g/qadd_unit/m_axis_tdata[15]_INST_0_i_214/O[0]
                         net (fo=1, routed)           0.571     5.417    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_00g[0]
    SLICE_X31Y34         LUT2 (Prop_lut2_I0_O)        0.299     5.716 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_211/O
                         net (fo=1, routed)           0.000     5.716    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/partials_reg[7][3][0]
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.963 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_01g/qadd_unit/m_axis_tdata[15]_INST_0_i_201/O[0]
                         net (fo=1, routed)           0.690     6.653    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_01g[0]
    SLICE_X35Y34         LUT2 (Prop_lut2_I0_O)        0.299     6.952 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_198/O
                         net (fo=1, routed)           0.000     6.952    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/partials_reg[7][3][0]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.376 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_02g/qadd_unit/m_axis_tdata[15]_INST_0_i_188/O[1]
                         net (fo=1, routed)           0.902     8.278    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_02g[1]
    SLICE_X49Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     9.161 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_175/O[2]
                         net (fo=1, routed)           0.588     9.749    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_10g[2]
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    10.449 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_162/CO[3]
                         net (fo=1, routed)           0.000    10.449    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_162_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.783 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_161/O[1]
                         net (fo=1, routed)           0.490    11.273    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_11g[5]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    12.216 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/qadd_unit/m_axis_tdata[15]_INST_0_i_111/O[3]
                         net (fo=5, routed)           1.066    13.282    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_12g[7]
    SLICE_X55Y28         LUT4 (Prop_lut4_I0_O)        0.306    13.588 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_72/O
                         net (fo=1, routed)           0.000    13.588    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/partials_reg[7][7]_0[3]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.989 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.989    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_23_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.260 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_20g/qmults_unit/m_axis_tdata[15]_INST_0_i_8/CO[0]
                         net (fo=60, routed)          0.878    15.138    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_20g/res1
    SLICE_X58Y27         LUT3 (Prop_lut3_I1_O)        0.365    15.503 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    15.972    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_20g[3]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.328    16.300 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_89/O
                         net (fo=1, routed)           0.474    16.774    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_89_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.281 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.281    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_29_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.552 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_11/CO[0]
                         net (fo=41, routed)          1.095    18.647    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_21g/res1
    SLICE_X66Y28         LUT5 (Prop_lut5_I1_O)        0.373    19.020 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_43/O
                         net (fo=3, routed)           0.585    19.605    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/wire_21g[8]
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124    19.729 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    19.729    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qmults_unit/partials_reg[7][9]_0[0]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    20.093 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/inst/conv_unit/mac_22g/qmults_unit/m_axis_tdata[15]_INST_0_i_12/CO[0]
                         net (fo=11, routed)          1.078    21.171    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/conv_unit/mac_22g/res1
    SLICE_X66Y27         LUT6 (Prop_lut6_I0_O)        0.367    21.538 f  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_2/O
                         net (fo=8, routed)           0.871    22.409    design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[15]_INST_0_i_2_n_0
    SLICE_X68Y27         LUT5 (Prop_lut5_I1_O)        0.124    22.533 r  design_1_i/convolution_unit/AXI_Convolution_Fixed_Point_3x3_0/m_axis_tdata[13]_INST_0/O
                         net (fo=1, routed)           1.048    23.581    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.653    42.832    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y5          RAMB36E1                                     r  design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.129    42.961    
                         clock uncertainty           -0.601    42.360    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    41.623    design_1_i/convolution_unit/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.623    
                         arrival time                         -23.582    
  -------------------------------------------------------------------
                         slack                                 18.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.565%)  route 0.157ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.559     0.895    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y47         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7]/Q
                         net (fo=1, routed)           0.157     1.199    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[51]
    SLICE_X49Y47         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X49Y47         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.019     1.180    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.777%)  route 0.220ns (63.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.551     0.887    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X51Y59         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[54]/Q
                         net (fo=1, routed)           0.220     1.235    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[41]
    SLICE_X46Y59         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.823     1.189    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X46Y59         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.209    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.683%)  route 0.233ns (62.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.557     0.892    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y41         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[3]/Q
                         net (fo=2, routed)           0.233     1.267    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[3]
    SLICE_X48Y43         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.829     1.195    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y43         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[3]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y43         FDRE (Hold_fdre_C_D)         0.072     1.232    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.190%)  route 0.208ns (52.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.553     0.889    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X52Y50         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.208     1.238    design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awaddr[18]
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.283 r  design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.283    design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_mesg_mux[20]
    SLICE_X45Y50         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.825     1.191    design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X45Y50         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[20]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/cpu/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.460%)  route 0.233ns (64.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.550     0.886    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X51Y60         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[52]/Q
                         net (fo=1, routed)           0.233     1.247    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[39]
    SLICE_X46Y59         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.823     1.189    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X46Y59         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.210    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.789%)  route 0.175ns (54.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.559     0.895    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y49         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/Q
                         net (fo=1, routed)           0.175     1.218    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[15]
    SLICE_X50Y50         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.821     1.187    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X50Y50         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[15]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.023     1.180    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.465%)  route 0.213ns (56.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.559     0.895    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y48         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_size_reg_reg[2]/Q
                         net (fo=1, routed)           0.213     1.272    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[37]
    SLICE_X48Y47         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X48Y47         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[37]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.888%)  route 0.210ns (56.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.559     0.895    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y48         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_burst_reg_reg[0]/Q
                         net (fo=1, routed)           0.210     1.268    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[38]
    SLICE_X48Y47         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.830     1.196    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X48Y47         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.066     1.227    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.966%)  route 0.205ns (58.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.548     0.884    design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X50Y64         FDRE                                         r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/Q
                         net (fo=1, routed)           0.205     1.236    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[40]
    SLICE_X46Y59         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.823     1.189    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X46Y59         SRL16E                                       r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.195    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.203%)  route 0.179ns (54.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.559     0.895    design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y49         FDRE                                         r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[14]/Q
                         net (fo=1, routed)           0.179     1.222    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[14]
    SLICE_X50Y50         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.821     1.187    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X50Y50         FDRE                                         r  design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[14]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.023     1.180    design_1_i/cpu/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y16  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y16  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y9   design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y9   design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y16  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y16  design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y9   design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y9   design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y7   design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y7   design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y47  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y47  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y47  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y47  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y47  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y47  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y47  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y47  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X20Y45  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X20Y45  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y45  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y45  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y45  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y45  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y45  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y45  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y45  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y45  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y44  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X62Y44  design_1_i/axi_vdma_1/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_8/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       33.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.380ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.580ns (10.439%)  route 4.976ns (89.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 42.762 - 40.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.686     2.980    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.747     6.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.307 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         2.229     8.536    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y47         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.582    42.762    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y47         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    42.876    
                         clock uncertainty           -0.601    42.275    
    SLICE_X11Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    41.916    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.916    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                 33.380    

Slack (MET) :             33.380ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.580ns (10.439%)  route 4.976ns (89.561%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 42.762 - 40.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.686     2.980    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.747     6.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.307 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         2.229     8.536    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y47         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.582    42.762    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y47         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    42.876    
                         clock uncertainty           -0.601    42.275    
    SLICE_X11Y47         FDPE (Recov_fdpe_C_PRE)     -0.359    41.916    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.916    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                 33.380    

Slack (MET) :             33.647ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 0.580ns (10.969%)  route 4.708ns (89.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.686     2.980    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.747     6.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.307 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.960     8.268    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y44         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.580    42.759    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y44         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    42.874    
                         clock uncertainty           -0.601    42.273    
    SLICE_X15Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    41.914    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.914    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 33.647    

Slack (MET) :             33.647ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 0.580ns (10.969%)  route 4.708ns (89.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 42.759 - 40.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.686     2.980    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.747     6.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.307 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.960     8.268    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y44         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.580    42.759    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y44         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    42.874    
                         clock uncertainty           -0.601    42.273    
    SLICE_X15Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    41.914    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.914    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 33.647    

Slack (MET) :             33.693ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.580ns (11.064%)  route 4.662ns (88.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 42.760 - 40.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.686     2.980    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.747     6.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.307 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.915     8.222    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y48         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.581    42.761    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y48         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    42.875    
                         clock uncertainty           -0.601    42.274    
    SLICE_X15Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    41.915    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.915    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 33.693    

Slack (MET) :             33.693ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.580ns (11.064%)  route 4.662ns (88.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 42.760 - 40.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.686     2.980    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.747     6.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.307 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.915     8.222    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y48         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.581    42.761    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y48         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    42.875    
                         clock uncertainty           -0.601    42.274    
    SLICE_X15Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    41.915    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.915    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 33.693    

Slack (MET) :             33.693ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.580ns (11.064%)  route 4.662ns (88.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 42.760 - 40.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.686     2.980    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.747     6.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.307 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.915     8.222    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y48         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.581    42.761    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y48         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    42.875    
                         clock uncertainty           -0.601    42.274    
    SLICE_X15Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    41.915    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.915    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 33.693    

Slack (MET) :             33.693ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.580ns (11.064%)  route 4.662ns (88.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 42.760 - 40.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.686     2.980    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.747     6.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.307 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.915     8.222    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y48         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.581    42.761    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y48         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    42.875    
                         clock uncertainty           -0.601    42.274    
    SLICE_X15Y48         FDPE (Recov_fdpe_C_PRE)     -0.359    41.915    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.915    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 33.693    

Slack (MET) :             33.824ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 0.580ns (11.344%)  route 4.533ns (88.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 42.762 - 40.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.686     2.980    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.747     6.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.307 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.786     8.093    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y49         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.582    42.762    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y49         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    42.876    
                         clock uncertainty           -0.601    42.275    
    SLICE_X11Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    41.916    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         41.916    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                 33.824    

Slack (MET) :             33.824ns  (required time - arrival time)
  Source:                 design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 0.580ns (11.344%)  route 4.533ns (88.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 42.762 - 40.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.686     2.980    design_1_i/cpu/rst_processing_system7_0_40M/U0/slowest_sync_clk
    SLICE_X27Y82         FDRE                                         r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/cpu/rst_processing_system7_0_40M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          2.747     6.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.307 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=323, routed)         1.786     8.093    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y49         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       1.582    42.762    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y49         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    42.876    
                         clock uncertainty           -0.601    42.275    
    SLICE_X11Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    41.916    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         41.916    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                 33.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.692%)  route 0.115ns (41.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.596     0.931    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y46         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.115     1.211    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X15Y46         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.865     1.231    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X15Y46         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.948    
    SLICE_X15Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.692%)  route 0.115ns (41.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.596     0.931    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y46         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.115     1.211    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X15Y46         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.865     1.231    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X15Y46         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.948    
    SLICE_X15Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.692%)  route 0.115ns (41.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.596     0.931    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y46         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.115     1.211    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X15Y46         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.865     1.231    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X15Y46         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.284     0.948    
    SLICE_X15Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     0.853    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.692%)  route 0.115ns (41.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.596     0.931    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y46         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.115     1.211    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X15Y46         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.865     1.231    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X15Y46         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.284     0.948    
    SLICE_X15Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     0.853    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.692%)  route 0.115ns (41.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.596     0.931    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y46         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.115     1.211    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X15Y46         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.865     1.231    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X15Y46         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.284     0.948    
    SLICE_X15Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     0.853    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.061%)  route 0.123ns (48.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.597     0.933    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y48         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.061 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.123     1.183    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y48         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.866     1.232    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y48         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.287     0.946    
    SLICE_X14Y48         FDPE (Remov_fdpe_C_PRE)     -0.124     0.822    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.595     0.930    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     1.245    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X18Y45         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.865     1.231    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y45         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.287     0.944    
    SLICE_X18Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.595     0.930    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     1.245    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X18Y45         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.865     1.231    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y45         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.287     0.944    
    SLICE_X18Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.877    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.595     0.930    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.190     1.261    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X18Y47         FDCE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.866     1.232    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y47         FDCE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.285     0.947    
    SLICE_X18Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.626%)  route 0.190ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.595     0.930    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y45         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.190     1.261    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X18Y47         FDPE                                         f  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11561, routed)       0.866     1.232    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y47         FDPE                                         r  design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.285     0.947    
    SLICE_X18Y47         FDPE (Remov_fdpe_C_PRE)     -0.071     0.877    design_1_i/cpu/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.385    





