VERSION 5.7 ;
   NAMESCASESENSITIVE ON ;
   DIVIDERCHAR "/" ;
   BUSBITCHARS "()" ;
   DESIGN frigate_core ;
   TECHNOLOGY sky130A ;
   UNITS DISTANCE MICRONS 1000 ;
   DIEAREA ( 0 0 ) ( 3178000 4777500 ) ;

VIAS 0 ;
END VIAS

COMPONENTS 0 ;
END COMPONENTS

PINS 2321 ;
   - gpio3_2_dm[2] + NET gpio3_2_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2757615 4776550 ) N ;
   - gpio3_1_in + NET gpio3_1_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2930080 4776550 ) N ;
   - gpio3_1_vtrip_sel + NET gpio3_1_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2855640 4776550 ) N ;
   - gpio3_2_enable_vddio + NET gpio3_2_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2807080 4776550 ) N ;
   - gpio3_2_dm[1] + NET gpio3_2_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2795960 4776550 ) N ;
   - gpio3_1_out + NET gpio3_1_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2871480 4776550 ) N ;
   - gpio3_1_pad_a_esd_1_h + NET gpio3_1_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 2917595 4776550 ) N ;
   - gpio3_3_one + NET gpio3_3_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2698210 4776550 ) N ;
   - gpio3_2_dm[0] + NET gpio3_2_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2778980 4776550 ) N ;
   - gpio3_1_analog_en + NET gpio3_1_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2910420 4776550 ) N ;
   - gpio3_1_ib_mode_sel + NET gpio3_1_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2854040 4776550 ) N ;
   - gpio3_2_pad_a_esd_1_h + NET gpio3_2_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 2797595 4776550 ) N ;
   - gpio3_2_hld_ovr + NET gpio3_2_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2755725 4776550 ) N ;
   - gpio3_2_tie_hi_esd + NET gpio3_2_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2808570 4776550 ) N ;
   - gpio3_1_enable_h + NET gpio3_1_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2884585 4776550 ) N ;
   - gpio3_1_dm[1] + NET gpio3_1_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2915960 4776550 ) N ;
   - gpio3_2_out + NET gpio3_2_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2751480 4776550 ) N ;
   - gpio3_1_enable_vswitch_h + NET gpio3_1_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2865435 4776550 ) N ;
   - gpio3_1_oe_n + NET gpio3_1_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2852470 4776550 ) N ;
   - gpio3_2_inp_dis + NET gpio3_2_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2774370 4776550 ) N ;
   - gpio3_2_enable_vswitch_h + NET gpio3_2_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2745435 4776550 ) N ;
   - gpio3_1_dm[0] + NET gpio3_1_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2898980 4776550 ) N ;
   - gpio3_1_tie_hi_esd + NET gpio3_1_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2928570 4776550 ) N ;
   - gpio3_1_pad_a_esd_0_h + NET gpio3_1_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 2923890 4776550 ) N ;
   - gpio3_2_enable_vdda_h + NET gpio3_2_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2741880 4776550 ) N ;
   - gpio3_2_enable_h + NET gpio3_2_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2764585 4776550 ) N ;
   - gpio3_1_in_h + NET gpio3_1_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 2849700 4776550 ) N ;
   - gpio3_1_analog_pol + NET gpio3_1_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2895850 4776550 ) N ;
   - gpio3_0_tie_lo_esd + NET gpio3_0_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3051580 4776550 ) N ;
   - gpio3_2_vtrip_sel + NET gpio3_2_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2735640 4776550 ) N ;
   - gpio3_0_in + NET gpio3_0_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3050080 4776550 ) N ;
   - gpio3_1_hld_ovr + NET gpio3_1_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2875725 4776550 ) N ;
   - gpio3_0_tie_hi_esd + NET gpio3_0_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3048570 4776550 ) N ;
   - gpio3_1_hld_h_n + NET gpio3_1_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2880940 4776550 ) N ;
   - gpio3_0_enable_vddio + NET gpio3_0_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3047080 4776550 ) N ;
   - gpio3_1_inp_dis + NET gpio3_1_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2894370 4776550 ) N ;
   - gpio3_0_slow + NET gpio3_0_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3045580 4776550 ) N ;
   - gpio3_2_ib_mode_sel + NET gpio3_2_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2734040 4776550 ) N ;
   - gpio3_0_pad_a_esd_0_h + NET gpio3_0_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 3043890 4776550 ) N ;
   - gpio3_1_enable_vddio + NET gpio3_1_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2927080 4776550 ) N ;
   - gpio3_0_pad_a_esd_1_h + NET gpio3_0_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 3037595 4776550 ) N ;
   - gpio3_1_zero + NET gpio3_1_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2936400 4776550 ) N ;
   - gpio3_0_pad_a_noesd_h + NET gpio3_0_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 3032345 4776550 ) N ;
   - gpio3_2_analog_en + NET gpio3_2_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2790420 4776550 ) N ;
   - gpio3_0_analog_en + NET gpio3_0_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3030420 4776550 ) N ;
   - gpio3_2_oe_n + NET gpio3_2_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2732470 4776550 ) N ;
   - gpio3_0_analog_pol + NET gpio3_0_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3015850 4776550 ) N ;
   - gpio3_2_in + NET gpio3_2_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2810080 4776550 ) N ;
   - gpio3_0_inp_dis + NET gpio3_0_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3014370 4776550 ) N ;
   - gpio3_1_pad_a_noesd_h + NET gpio3_1_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 2912345 4776550 ) N ;
   - gpio3_0_enable_inp_h + NET gpio3_0_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 3007505 4776550 ) N ;
   - gpio3_1_dm[2] + NET gpio3_1_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2877615 4776550 ) N ;
   - gpio3_0_enable_h + NET gpio3_0_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3004585 4776550 ) N ;
   - gpio3_2_in_h + NET gpio3_2_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 2729700 4776550 ) N ;
   - gpio3_0_hld_h_n + NET gpio3_0_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3000940 4776550 ) N ;
   - gpio3_2_hld_h_n + NET gpio3_2_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2760940 4776550 ) N ;
   - gpio3_0_analog_sel + NET gpio3_0_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2999370 4776550 ) N ;
   - gpio3_1_one + NET gpio3_1_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2938210 4776550 ) N ;
   - gpio3_0_dm[2] + NET gpio3_0_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2997615 4776550 ) N ;
   - gpio3_2_pad_a_noesd_h + NET gpio3_2_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 2792345 4776550 ) N ;
   - gpio3_0_dm[1] + NET gpio3_0_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3035960 4776550 ) N ;
   - gpio3_2_zero + NET gpio3_2_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2816400 4776550 ) N ;
   - gpio3_0_dm[0] + NET gpio3_0_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3018980 4776550 ) N ;
   - gpio3_3_zero + NET gpio3_3_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2696400 4776550 ) N ;
   - gpio3_0_hld_ovr + NET gpio3_0_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2995725 4776550 ) N ;
   - gpio3_1_analog_sel + NET gpio3_1_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2879370 4776550 ) N ;
   - gpio3_0_out + NET gpio3_0_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2991480 4776550 ) N ;
   - gpio3_2_slow + NET gpio3_2_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2805580 4776550 ) N ;
   - gpio3_0_enable_vswitch_h + NET gpio3_0_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2985435 4776550 ) N ;
   - gpio3_2_one + NET gpio3_2_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2818210 4776550 ) N ;
   - gpio3_0_enable_vdda_h + NET gpio3_0_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2981880 4776550 ) N ;
   - gpio3_2_enable_inp_h + NET gpio3_2_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 2767505 4776550 ) N ;
   - gpio3_0_vtrip_sel + NET gpio3_0_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2975640 4776550 ) N ;
   - gpio3_2_tie_lo_esd + NET gpio3_2_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2811580 4776550 ) N ;
   - gpio3_0_ib_mode_sel + NET gpio3_0_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2974040 4776550 ) N ;
   - gpio3_2_analog_sel + NET gpio3_2_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2759370 4776550 ) N ;
   - gpio3_0_oe_n + NET gpio3_0_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2972470 4776550 ) N ;
   - gpio3_2_analog_pol + NET gpio3_2_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2775850 4776550 ) N ;
   - gpio3_0_in_h + NET gpio3_0_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 2969700 4776550 ) N ;
   - gpio3_1_enable_vdda_h + NET gpio3_1_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2861880 4776550 ) N ;
   - gpio3_0_zero + NET gpio3_0_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3056400 4776550 ) N ;
   - gpio3_1_slow + NET gpio3_1_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2925580 4776550 ) N ;
   - gpio3_0_one + NET gpio3_0_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 3058210 4776550 ) N ;
   - gpio3_1_enable_inp_h + NET gpio3_1_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 2887505 4776550 ) N ;
   - gpio3_1_tie_lo_esd + NET gpio3_1_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2931580 4776550 ) N ;
   - gpio3_2_pad_a_esd_0_h + NET gpio3_2_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 2803890 4776550 ) N ;
   - gpio3_4_tie_hi_esd + NET gpio3_4_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2338570 4776550 ) N ;
   - gpio3_4_enable_vddio + NET gpio3_4_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2337080 4776550 ) N ;
   - gpio3_4_slow + NET gpio3_4_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2335580 4776550 ) N ;
   - gpio3_4_pad_a_esd_0_h + NET gpio3_4_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 2333890 4776550 ) N ;
   - gpio3_4_pad_a_esd_1_h + NET gpio3_4_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 2327595 4776550 ) N ;
   - gpio3_3_vtrip_sel + NET gpio3_3_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2615640 4776550 ) N ;
   - gpio3_3_enable_h + NET gpio3_3_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2644585 4776550 ) N ;
   - gpio3_3_ib_mode_sel + NET gpio3_3_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2614040 4776550 ) N ;
   - gpio3_3_slow + NET gpio3_3_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2685580 4776550 ) N ;
   - gpio3_3_oe_n + NET gpio3_3_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2612470 4776550 ) N ;
   - gpio3_3_pad_a_noesd_h + NET gpio3_3_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 2672345 4776550 ) N ;
   - gpio3_3_hld_h_n + NET gpio3_3_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2640940 4776550 ) N ;
   - gpio3_3_in_h + NET gpio3_3_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 2609700 4776550 ) N ;
   - gpio3_3_tie_hi_esd + NET gpio3_3_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2688570 4776550 ) N ;
   - gpio3_4_zero + NET gpio3_4_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2346400 4776550 ) N ;
   - gpio3_4_one + NET gpio3_4_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2348210 4776550 ) N ;
   - gpio3_3_tie_lo_esd + NET gpio3_3_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2691580 4776550 ) N ;
   - gpio3_3_analog_sel + NET gpio3_3_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2639370 4776550 ) N ;
   - gpio3_3_in + NET gpio3_3_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2690080 4776550 ) N ;
   - gpio3_3_analog_en + NET gpio3_3_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2670420 4776550 ) N ;
   - gpio3_3_dm[2] + NET gpio3_3_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2637615 4776550 ) N ;
   - gpio3_3_enable_vddio + NET gpio3_3_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2687080 4776550 ) N ;
   - gpio3_3_dm[1] + NET gpio3_3_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2675960 4776550 ) N ;
   - gpio3_3_pad_a_esd_0_h + NET gpio3_3_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 2683890 4776550 ) N ;
   - gpio3_3_analog_pol + NET gpio3_3_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2655850 4776550 ) N ;
   - gpio3_3_dm[0] + NET gpio3_3_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2658980 4776550 ) N ;
   - gpio3_3_hld_ovr + NET gpio3_3_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2635725 4776550 ) N ;
   - gpio3_3_inp_dis + NET gpio3_3_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2654370 4776550 ) N ;
   - gpio3_3_out + NET gpio3_3_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2631480 4776550 ) N ;
   - gpio3_3_enable_vswitch_h + NET gpio3_3_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2625435 4776550 ) N ;
   - gpio3_3_pad_a_esd_1_h + NET gpio3_3_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 2677595 4776550 ) N ;
   - gpio3_3_enable_inp_h + NET gpio3_3_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 2647505 4776550 ) N ;
   - gpio3_3_enable_vdda_h + NET gpio3_3_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2621880 4776550 ) N ;
   - gpio3_4_tie_lo_esd + NET gpio3_4_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2341580 4776550 ) N ;
   - gpio3_4_in + NET gpio3_4_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2340080 4776550 ) N ;
   - gpio3_5_out + NET gpio3_5_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2161480 4776550 ) N ;
   - gpio3_5_enable_vswitch_h + NET gpio3_5_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2155435 4776550 ) N ;
   - gpio3_5_enable_vdda_h + NET gpio3_5_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2151880 4776550 ) N ;
   - gpio3_5_vtrip_sel + NET gpio3_5_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2145640 4776550 ) N ;
   - gpio3_5_ib_mode_sel + NET gpio3_5_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2144040 4776550 ) N ;
   - gpio3_5_oe_n + NET gpio3_5_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2142470 4776550 ) N ;
   - gpio3_5_in_h + NET gpio3_5_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 2139700 4776550 ) N ;
   - gpio3_5_zero + NET gpio3_5_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2226400 4776550 ) N ;
   - gpio3_5_one + NET gpio3_5_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2228210 4776550 ) N ;
   - gpio3_6_tie_lo_esd + NET gpio3_6_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2101580 4776550 ) N ;
   - gpio3_6_in + NET gpio3_6_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2100080 4776550 ) N ;
   - gpio3_6_tie_hi_esd + NET gpio3_6_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2098570 4776550 ) N ;
   - gpio3_6_enable_vddio + NET gpio3_6_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2097080 4776550 ) N ;
   - gpio3_6_slow + NET gpio3_6_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2095580 4776550 ) N ;
   - gpio3_6_pad_a_esd_0_h + NET gpio3_6_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 2093890 4776550 ) N ;
   - gpio3_6_pad_a_esd_1_h + NET gpio3_6_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 2087595 4776550 ) N ;
   - gpio3_6_pad_a_noesd_h + NET gpio3_6_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 2082345 4776550 ) N ;
   - gpio3_6_analog_en + NET gpio3_6_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2080420 4776550 ) N ;
   - gpio3_6_analog_pol + NET gpio3_6_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2065850 4776550 ) N ;
   - gpio3_6_inp_dis + NET gpio3_6_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2064370 4776550 ) N ;
   - gpio3_6_enable_inp_h + NET gpio3_6_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 2057505 4776550 ) N ;
   - gpio3_6_enable_h + NET gpio3_6_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2054585 4776550 ) N ;
   - gpio3_6_hld_h_n + NET gpio3_6_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2050940 4776550 ) N ;
   - gpio3_6_analog_sel + NET gpio3_6_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2049370 4776550 ) N ;
   - gpio3_6_dm[2] + NET gpio3_6_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2047615 4776550 ) N ;
   - gpio3_6_dm[1] + NET gpio3_6_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2085960 4776550 ) N ;
   - gpio3_6_dm[0] + NET gpio3_6_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2068980 4776550 ) N ;
   - gpio3_6_hld_ovr + NET gpio3_6_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2045725 4776550 ) N ;
   - gpio3_6_out + NET gpio3_6_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2041480 4776550 ) N ;
   - gpio3_6_enable_vswitch_h + NET gpio3_6_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2035435 4776550 ) N ;
   - gpio3_6_enable_vdda_h + NET gpio3_6_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2031880 4776550 ) N ;
   - gpio3_6_vtrip_sel + NET gpio3_6_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2025640 4776550 ) N ;
   - gpio3_6_ib_mode_sel + NET gpio3_6_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2024040 4776550 ) N ;
   - gpio3_6_oe_n + NET gpio3_6_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2022470 4776550 ) N ;
   - gpio3_6_in_h + NET gpio3_6_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 2019700 4776550 ) N ;
   - gpio3_6_zero + NET gpio3_6_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2106400 4776550 ) N ;
   - gpio3_6_one + NET gpio3_6_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2108210 4776550 ) N ;
   - gpio3_7_tie_lo_esd + NET gpio3_7_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1981580 4776550 ) N ;
   - gpio3_7_in + NET gpio3_7_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1980080 4776550 ) N ;
   - gpio3_7_tie_hi_esd + NET gpio3_7_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1978570 4776550 ) N ;
   - gpio3_7_enable_vddio + NET gpio3_7_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1977080 4776550 ) N ;
   - gpio3_7_slow + NET gpio3_7_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1975580 4776550 ) N ;
   - gpio3_7_pad_a_esd_0_h + NET gpio3_7_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 1973890 4776550 ) N ;
   - gpio3_7_pad_a_esd_1_h + NET gpio3_7_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 1967595 4776550 ) N ;
   - gpio3_7_pad_a_noesd_h + NET gpio3_7_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 1962345 4776550 ) N ;
   - gpio3_5_tie_hi_esd + NET gpio3_5_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2218570 4776550 ) N ;
   - gpio3_5_enable_vddio + NET gpio3_5_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2217080 4776550 ) N ;
   - gpio3_5_slow + NET gpio3_5_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2215580 4776550 ) N ;
   - gpio3_5_pad_a_esd_0_h + NET gpio3_5_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 2213890 4776550 ) N ;
   - gpio3_5_pad_a_esd_1_h + NET gpio3_5_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 2207595 4776550 ) N ;
   - gpio3_5_pad_a_noesd_h + NET gpio3_5_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 2202345 4776550 ) N ;
   - gpio3_5_analog_en + NET gpio3_5_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2200420 4776550 ) N ;
   - gpio3_5_analog_pol + NET gpio3_5_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2185850 4776550 ) N ;
   - gpio3_7_dm[1] + NET gpio3_7_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1965960 4776550 ) N ;
   - gpio3_5_inp_dis + NET gpio3_5_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2184370 4776550 ) N ;
   - gpio3_5_enable_inp_h + NET gpio3_5_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 2177505 4776550 ) N ;
   - gpio3_5_enable_h + NET gpio3_5_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2174585 4776550 ) N ;
   - gpio3_5_hld_h_n + NET gpio3_5_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2170940 4776550 ) N ;
   - gpio3_5_analog_sel + NET gpio3_5_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2169370 4776550 ) N ;
   - gpio3_5_dm[2] + NET gpio3_5_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2167615 4776550 ) N ;
   - gpio3_5_dm[1] + NET gpio3_5_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2205960 4776550 ) N ;
   - gpio3_5_dm[0] + NET gpio3_5_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2188980 4776550 ) N ;
   - gpio3_5_hld_ovr + NET gpio3_5_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2165725 4776550 ) N ;
   - gpio3_7_zero + NET gpio3_7_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1986400 4776550 ) N ;
   - gpio3_7_one + NET gpio3_7_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1988210 4776550 ) N ;
   - gpio3_4_pad_a_noesd_h + NET gpio3_4_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 2322345 4776550 ) N ;
   - gpio3_4_analog_en + NET gpio3_4_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2320420 4776550 ) N ;
   - gpio3_4_analog_pol + NET gpio3_4_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2305850 4776550 ) N ;
   - gpio3_4_inp_dis + NET gpio3_4_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2304370 4776550 ) N ;
   - gpio3_4_enable_inp_h + NET gpio3_4_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 2297505 4776550 ) N ;
   - gpio3_4_enable_h + NET gpio3_4_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2294585 4776550 ) N ;
   - gpio3_4_hld_h_n + NET gpio3_4_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2290940 4776550 ) N ;
   - gpio3_4_analog_sel + NET gpio3_4_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2289370 4776550 ) N ;
   - gpio3_4_dm[2] + NET gpio3_4_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2287615 4776550 ) N ;
   - gpio3_4_dm[1] + NET gpio3_4_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2325960 4776550 ) N ;
   - gpio3_4_dm[0] + NET gpio3_4_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2308980 4776550 ) N ;
   - gpio3_4_hld_ovr + NET gpio3_4_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2285725 4776550 ) N ;
   - gpio3_4_out + NET gpio3_4_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2281480 4776550 ) N ;
   - gpio3_4_enable_vswitch_h + NET gpio3_4_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2275435 4776550 ) N ;
   - gpio3_4_enable_vdda_h + NET gpio3_4_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2271880 4776550 ) N ;
   - gpio3_4_vtrip_sel + NET gpio3_4_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2265640 4776550 ) N ;
   - gpio3_4_ib_mode_sel + NET gpio3_4_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2264040 4776550 ) N ;
   - gpio3_4_oe_n + NET gpio3_4_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2262470 4776550 ) N ;
   - gpio3_4_in_h + NET gpio3_4_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 2259700 4776550 ) N ;
   - gpio3_5_tie_lo_esd + NET gpio3_5_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2221580 4776550 ) N ;
   - gpio3_5_in + NET gpio3_5_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 2220080 4776550 ) N ;
   - amuxbus_b_n + NET amuxbus_b_n
     + PORT
        + LAYER met2 ( -320 -1500 ) ( 320 1500 )        + PLACED ( 1637800 4778125 ) N ;
   - amuxbus_a_n + NET amuxbus_a_n
     + PORT
        + LAYER met2 ( -320 -1500 ) ( 320 1500 )        + PLACED ( 1639080 4778125 ) N ;
   - gpio3_7_in_h + NET gpio3_7_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 1899700 4776550 ) N ;
   - analog_0_core + NET analog_0_core
     + PORT
        + LAYER met2 ( -4490 -2050 ) ( 4490 2050 )        + PLACED ( 1597320 4776550 ) N ;
   - gpio3_7_analog_en + NET gpio3_7_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1960420 4776550 ) N ;
   - gpio3_7_analog_pol + NET gpio3_7_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1945850 4776550 ) N ;
   - gpio3_7_inp_dis + NET gpio3_7_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1944370 4776550 ) N ;
   - gpio3_7_enable_inp_h + NET gpio3_7_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 1937505 4776550 ) N ;
   - gpio3_7_enable_h + NET gpio3_7_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1934585 4776550 ) N ;
   - gpio3_7_hld_h_n + NET gpio3_7_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1930940 4776550 ) N ;
   - gpio3_7_analog_sel + NET gpio3_7_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1929370 4776550 ) N ;
   - gpio3_7_dm[2] + NET gpio3_7_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1927615 4776550 ) N ;
   - gpio3_7_dm[0] + NET gpio3_7_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1948980 4776550 ) N ;
   - gpio3_7_hld_ovr + NET gpio3_7_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1925725 4776550 ) N ;
   - gpio3_7_out + NET gpio3_7_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1921480 4776550 ) N ;
   - gpio3_7_enable_vswitch_h + NET gpio3_7_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1915435 4776550 ) N ;
   - gpio3_7_enable_vdda_h + NET gpio3_7_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1911880 4776550 ) N ;
   - gpio3_7_vtrip_sel + NET gpio3_7_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1905640 4776550 ) N ;
   - gpio3_7_ib_mode_sel + NET gpio3_7_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1904040 4776550 ) N ;
   - gpio3_7_oe_n + NET gpio3_7_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1902470 4776550 ) N ;
   - gpio4_0_tie_lo_esd + NET gpio4_0_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1286580 4776550 ) N ;
   - analog_1_core + NET analog_1_core
     + PORT
        + LAYER met2 ( -4490 -2050 ) ( 4490 2050 )        + PLACED ( 1482320 4776550 ) N ;
   - gpio4_0_hld_ovr + NET gpio4_0_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1230725 4776550 ) N ;
   - gpio4_0_in + NET gpio4_0_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1285080 4776550 ) N ;
   - gpio4_0_tie_hi_esd + NET gpio4_0_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1283570 4776550 ) N ;
   - gpio4_0_enable_vddio + NET gpio4_0_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1282080 4776550 ) N ;
   - gpio4_0_slow + NET gpio4_0_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1280580 4776550 ) N ;
   - gpio4_0_pad_a_esd_0_h + NET gpio4_0_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 1278890 4776550 ) N ;
   - gpio4_0_pad_a_esd_1_h + NET gpio4_0_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 1272595 4776550 ) N ;
   - gpio4_0_pad_a_noesd_h + NET gpio4_0_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 1267345 4776550 ) N ;
   - gpio4_0_zero + NET gpio4_0_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1291400 4776550 ) N ;
   - gpio4_0_one + NET gpio4_0_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1293210 4776550 ) N ;
   - gpio4_0_analog_en + NET gpio4_0_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1265420 4776550 ) N ;
   - gpio4_0_analog_pol + NET gpio4_0_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1250850 4776550 ) N ;
   - gpio4_0_inp_dis + NET gpio4_0_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1249370 4776550 ) N ;
   - gpio4_0_enable_inp_h + NET gpio4_0_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 1242505 4776550 ) N ;
   - gpio4_0_enable_h + NET gpio4_0_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1239585 4776550 ) N ;
   - gpio4_0_hld_h_n + NET gpio4_0_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1235940 4776550 ) N ;
   - gpio4_0_analog_sel + NET gpio4_0_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1234370 4776550 ) N ;
   - gpio4_0_dm[2] + NET gpio4_0_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1232615 4776550 ) N ;
   - gpio4_0_dm[1] + NET gpio4_0_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1270960 4776550 ) N ;
   - gpio4_0_dm[0] + NET gpio4_0_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1253980 4776550 ) N ;
   - gpio4_2_inp_dis + NET gpio4_2_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1009370 4776550 ) N ;
   - gpio4_3_zero + NET gpio4_3_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 931400 4776550 ) N ;
   - gpio4_3_one + NET gpio4_3_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 933210 4776550 ) N ;
   - gpio4_2_enable_inp_h + NET gpio4_2_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 1002505 4776550 ) N ;
   - gpio4_2_enable_h + NET gpio4_2_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 999585 4776550 ) N ;
   - gpio4_2_hld_h_n + NET gpio4_2_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 995940 4776550 ) N ;
   - gpio4_2_analog_sel + NET gpio4_2_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 994370 4776550 ) N ;
   - gpio4_2_dm[2] + NET gpio4_2_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 992615 4776550 ) N ;
   - gpio4_2_dm[1] + NET gpio4_2_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1030960 4776550 ) N ;
   - gpio4_2_dm[0] + NET gpio4_2_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1013980 4776550 ) N ;
   - gpio4_2_hld_ovr + NET gpio4_2_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 990725 4776550 ) N ;
   - gpio4_2_out + NET gpio4_2_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 986480 4776550 ) N ;
   - gpio4_2_enable_vswitch_h + NET gpio4_2_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 980435 4776550 ) N ;
   - gpio4_2_enable_vdda_h + NET gpio4_2_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 976880 4776550 ) N ;
   - gpio4_2_vtrip_sel + NET gpio4_2_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 970640 4776550 ) N ;
   - gpio4_2_ib_mode_sel + NET gpio4_2_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 969040 4776550 ) N ;
   - gpio4_2_oe_n + NET gpio4_2_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 967470 4776550 ) N ;
   - gpio4_2_in_h + NET gpio4_2_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 964700 4776550 ) N ;
   - gpio4_2_zero + NET gpio4_2_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1051400 4776550 ) N ;
   - gpio4_2_one + NET gpio4_2_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1053210 4776550 ) N ;
   - gpio4_3_tie_lo_esd + NET gpio4_3_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 926580 4776550 ) N ;
   - gpio4_3_in + NET gpio4_3_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 925080 4776550 ) N ;
   - gpio4_3_tie_hi_esd + NET gpio4_3_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 923570 4776550 ) N ;
   - gpio4_3_enable_vddio + NET gpio4_3_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 922080 4776550 ) N ;
   - gpio4_3_slow + NET gpio4_3_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 920580 4776550 ) N ;
   - gpio4_2_enable_vddio + NET gpio4_2_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1042080 4776550 ) N ;
   - gpio4_2_slow + NET gpio4_2_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1040580 4776550 ) N ;
   - gpio4_3_pad_a_esd_0_h + NET gpio4_3_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 918890 4776550 ) N ;
   - gpio4_0_out + NET gpio4_0_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1226480 4776550 ) N ;
   - gpio4_0_enable_vswitch_h + NET gpio4_0_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1220435 4776550 ) N ;
   - gpio4_0_enable_vdda_h + NET gpio4_0_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1216880 4776550 ) N ;
   - gpio4_0_vtrip_sel + NET gpio4_0_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1210640 4776550 ) N ;
   - gpio4_0_ib_mode_sel + NET gpio4_0_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1209040 4776550 ) N ;
   - gpio4_0_oe_n + NET gpio4_0_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1207470 4776550 ) N ;
   - gpio4_0_in_h + NET gpio4_0_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 1204700 4776550 ) N ;
   - gpio4_1_tie_lo_esd + NET gpio4_1_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1166580 4776550 ) N ;
   - gpio4_1_in + NET gpio4_1_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1165080 4776550 ) N ;
   - gpio4_1_tie_hi_esd + NET gpio4_1_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1163570 4776550 ) N ;
   - gpio4_1_enable_vddio + NET gpio4_1_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1162080 4776550 ) N ;
   - gpio4_1_slow + NET gpio4_1_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1160580 4776550 ) N ;
   - gpio4_1_pad_a_esd_0_h + NET gpio4_1_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 1158890 4776550 ) N ;
   - gpio4_1_pad_a_esd_1_h + NET gpio4_1_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 1152595 4776550 ) N ;
   - gpio4_1_pad_a_noesd_h + NET gpio4_1_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 1147345 4776550 ) N ;
   - gpio4_1_analog_en + NET gpio4_1_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1145420 4776550 ) N ;
   - gpio4_1_analog_pol + NET gpio4_1_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1130850 4776550 ) N ;
   - gpio4_1_inp_dis + NET gpio4_1_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1129370 4776550 ) N ;
   - gpio4_1_enable_inp_h + NET gpio4_1_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 1122505 4776550 ) N ;
   - gpio4_1_enable_h + NET gpio4_1_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1119585 4776550 ) N ;
   - gpio4_1_hld_h_n + NET gpio4_1_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1115940 4776550 ) N ;
   - gpio4_1_analog_sel + NET gpio4_1_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1114370 4776550 ) N ;
   - gpio4_1_dm[2] + NET gpio4_1_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1112615 4776550 ) N ;
   - gpio4_1_dm[1] + NET gpio4_1_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1150960 4776550 ) N ;
   - gpio4_1_dm[0] + NET gpio4_1_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1133980 4776550 ) N ;
   - gpio4_1_hld_ovr + NET gpio4_1_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1110725 4776550 ) N ;
   - gpio4_1_out + NET gpio4_1_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1106480 4776550 ) N ;
   - gpio4_1_enable_vswitch_h + NET gpio4_1_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1100435 4776550 ) N ;
   - gpio4_1_enable_vdda_h + NET gpio4_1_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1096880 4776550 ) N ;
   - gpio4_1_vtrip_sel + NET gpio4_1_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1090640 4776550 ) N ;
   - gpio4_1_ib_mode_sel + NET gpio4_1_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1089040 4776550 ) N ;
   - gpio4_1_oe_n + NET gpio4_1_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1087470 4776550 ) N ;
   - gpio4_1_in_h + NET gpio4_1_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 1084700 4776550 ) N ;
   - gpio4_1_zero + NET gpio4_1_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1171400 4776550 ) N ;
   - gpio4_1_one + NET gpio4_1_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1173210 4776550 ) N ;
   - gpio4_2_tie_lo_esd + NET gpio4_2_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1046580 4776550 ) N ;
   - gpio4_2_in + NET gpio4_2_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1045080 4776550 ) N ;
   - gpio4_2_tie_hi_esd + NET gpio4_2_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1043570 4776550 ) N ;
   - gpio4_3_pad_a_esd_1_h + NET gpio4_3_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 912595 4776550 ) N ;
   - gpio4_3_pad_a_noesd_h + NET gpio4_3_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 907345 4776550 ) N ;
   - gpio4_3_analog_en + NET gpio4_3_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 905420 4776550 ) N ;
   - gpio4_3_analog_pol + NET gpio4_3_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 890850 4776550 ) N ;
   - gpio4_3_inp_dis + NET gpio4_3_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 889370 4776550 ) N ;
   - gpio4_3_enable_inp_h + NET gpio4_3_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 882505 4776550 ) N ;
   - gpio4_3_enable_h + NET gpio4_3_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 879585 4776550 ) N ;
   - gpio4_3_hld_h_n + NET gpio4_3_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 875940 4776550 ) N ;
   - gpio4_3_analog_sel + NET gpio4_3_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 874370 4776550 ) N ;
   - gpio4_3_dm[2] + NET gpio4_3_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 872615 4776550 ) N ;
   - gpio4_3_dm[1] + NET gpio4_3_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 910960 4776550 ) N ;
   - gpio4_3_dm[0] + NET gpio4_3_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 893980 4776550 ) N ;
   - gpio4_3_hld_ovr + NET gpio4_3_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 870725 4776550 ) N ;
   - gpio4_3_out + NET gpio4_3_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 866480 4776550 ) N ;
   - gpio4_2_pad_a_esd_0_h + NET gpio4_2_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 1038890 4776550 ) N ;
   - gpio4_2_pad_a_esd_1_h + NET gpio4_2_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 1032595 4776550 ) N ;
   - gpio4_2_pad_a_noesd_h + NET gpio4_2_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 1027345 4776550 ) N ;
   - gpio4_2_analog_en + NET gpio4_2_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1025420 4776550 ) N ;
   - gpio4_2_analog_pol + NET gpio4_2_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 1010850 4776550 ) N ;
   - gpio4_4_pad_a_esd_1_h + NET gpio4_4_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 562595 4776550 ) N ;
   - gpio4_4_pad_a_noesd_h + NET gpio4_4_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 557345 4776550 ) N ;
   - gpio4_4_analog_en + NET gpio4_4_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 555420 4776550 ) N ;
   - gpio4_4_analog_pol + NET gpio4_4_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 540850 4776550 ) N ;
   - gpio4_4_inp_dis + NET gpio4_4_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 539370 4776550 ) N ;
   - gpio4_4_enable_inp_h + NET gpio4_4_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 532505 4776550 ) N ;
   - gpio4_4_enable_h + NET gpio4_4_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 529585 4776550 ) N ;
   - gpio4_4_hld_h_n + NET gpio4_4_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 525940 4776550 ) N ;
   - gpio4_4_analog_sel + NET gpio4_4_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 524370 4776550 ) N ;
   - gpio4_4_dm[2] + NET gpio4_4_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 522615 4776550 ) N ;
   - gpio4_4_dm[1] + NET gpio4_4_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 560960 4776550 ) N ;
   - gpio4_4_dm[0] + NET gpio4_4_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 543980 4776550 ) N ;
   - gpio4_4_hld_ovr + NET gpio4_4_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 520725 4776550 ) N ;
   - gpio4_4_ib_mode_sel + NET gpio4_4_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 499040 4776550 ) N ;
   - gpio4_4_oe_n + NET gpio4_4_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 497470 4776550 ) N ;
   - gpio4_4_out + NET gpio4_4_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 516480 4776550 ) N ;
   - gpio4_4_enable_vswitch_h + NET gpio4_4_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 510435 4776550 ) N ;
   - gpio4_4_enable_vdda_h + NET gpio4_4_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 506880 4776550 ) N ;
   - gpio4_4_vtrip_sel + NET gpio4_4_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 500640 4776550 ) N ;
   - gpio4_3_enable_vswitch_h + NET gpio4_3_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 860435 4776550 ) N ;
   - gpio4_3_enable_vdda_h + NET gpio4_3_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 856880 4776550 ) N ;
   - gpio4_3_vtrip_sel + NET gpio4_3_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 850640 4776550 ) N ;
   - gpio4_4_zero + NET gpio4_4_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 581400 4776550 ) N ;
   - gpio4_4_one + NET gpio4_4_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 583210 4776550 ) N ;
   - gpio4_3_ib_mode_sel + NET gpio4_3_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 849040 4776550 ) N ;
   - gpio4_3_oe_n + NET gpio4_3_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 847470 4776550 ) N ;
   - gpio4_3_in_h + NET gpio4_3_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 844700 4776550 ) N ;
   - gpio4_4_tie_lo_esd + NET gpio4_4_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 576580 4776550 ) N ;
   - gpio4_4_in + NET gpio4_4_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 575080 4776550 ) N ;
   - gpio4_4_tie_hi_esd + NET gpio4_4_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 573570 4776550 ) N ;
   - gpio4_4_enable_vddio + NET gpio4_4_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 572080 4776550 ) N ;
   - gpio4_4_slow + NET gpio4_4_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 570580 4776550 ) N ;
   - gpio4_4_pad_a_esd_0_h + NET gpio4_4_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 568890 4776550 ) N ;
   - gpio4_5_dm[0] + NET gpio4_5_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 423980 4776550 ) N ;
   - gpio4_5_hld_ovr + NET gpio4_5_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 400725 4776550 ) N ;
   - gpio4_5_out + NET gpio4_5_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 396480 4776550 ) N ;
   - gpio4_5_enable_vswitch_h + NET gpio4_5_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 390435 4776550 ) N ;
   - gpio4_5_enable_vdda_h + NET gpio4_5_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 386880 4776550 ) N ;
   - gpio4_5_vtrip_sel + NET gpio4_5_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 380640 4776550 ) N ;
   - gpio4_5_ib_mode_sel + NET gpio4_5_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 379040 4776550 ) N ;
   - gpio4_5_oe_n + NET gpio4_5_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 377470 4776550 ) N ;
   - gpio4_5_in_h + NET gpio4_5_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 374700 4776550 ) N ;
   - gpio4_5_zero + NET gpio4_5_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 461400 4776550 ) N ;
   - gpio4_5_one + NET gpio4_5_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 463210 4776550 ) N ;
   - gpio4_6_tie_lo_esd + NET gpio4_6_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 336580 4776550 ) N ;
   - gpio4_6_in + NET gpio4_6_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 335080 4776550 ) N ;
   - gpio4_6_tie_hi_esd + NET gpio4_6_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 333570 4776550 ) N ;
   - gpio4_6_enable_vddio + NET gpio4_6_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 332080 4776550 ) N ;
   - gpio4_6_slow + NET gpio4_6_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 330580 4776550 ) N ;
   - gpio4_6_pad_a_esd_0_h + NET gpio4_6_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 328890 4776550 ) N ;
   - gpio4_6_pad_a_esd_1_h + NET gpio4_6_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 322595 4776550 ) N ;
   - gpio4_6_pad_a_noesd_h + NET gpio4_6_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 317345 4776550 ) N ;
   - gpio4_6_analog_en + NET gpio4_6_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 315420 4776550 ) N ;
   - gpio4_6_analog_pol + NET gpio4_6_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 300850 4776550 ) N ;
   - gpio4_6_inp_dis + NET gpio4_6_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 299370 4776550 ) N ;
   - gpio4_6_enable_inp_h + NET gpio4_6_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 292505 4776550 ) N ;
   - gpio4_6_enable_h + NET gpio4_6_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 289585 4776550 ) N ;
   - gpio4_6_hld_h_n + NET gpio4_6_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 285940 4776550 ) N ;
   - gpio4_6_analog_sel + NET gpio4_6_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 284370 4776550 ) N ;
   - gpio4_6_dm[2] + NET gpio4_6_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 282615 4776550 ) N ;
   - gpio4_6_dm[1] + NET gpio4_6_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 320960 4776550 ) N ;
   - gpio4_6_dm[0] + NET gpio4_6_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 303980 4776550 ) N ;
   - gpio4_6_hld_ovr + NET gpio4_6_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 280725 4776550 ) N ;
   - gpio4_6_out + NET gpio4_6_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 276480 4776550 ) N ;
   - gpio4_6_enable_vswitch_h + NET gpio4_6_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 270435 4776550 ) N ;
   - gpio4_6_enable_vdda_h + NET gpio4_6_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 266880 4776550 ) N ;
   - gpio4_6_vtrip_sel + NET gpio4_6_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 260640 4776550 ) N ;
   - gpio4_6_ib_mode_sel + NET gpio4_6_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 259040 4776550 ) N ;
   - gpio4_6_oe_n + NET gpio4_6_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 257470 4776550 ) N ;
   - gpio4_6_in_h + NET gpio4_6_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 254700 4776550 ) N ;
   - gpio4_6_zero + NET gpio4_6_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 341400 4776550 ) N ;
   - gpio4_6_one + NET gpio4_6_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 343210 4776550 ) N ;
   - gpio4_7_tie_lo_esd + NET gpio4_7_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 216580 4776550 ) N ;
   - gpio4_7_in + NET gpio4_7_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 215080 4776550 ) N ;
   - gpio4_7_tie_hi_esd + NET gpio4_7_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 213570 4776550 ) N ;
   - gpio4_7_enable_vddio + NET gpio4_7_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 212080 4776550 ) N ;
   - gpio4_7_slow + NET gpio4_7_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 210580 4776550 ) N ;
   - gpio4_7_pad_a_esd_0_h + NET gpio4_7_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 208890 4776550 ) N ;
   - gpio4_7_pad_a_esd_1_h + NET gpio4_7_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 202595 4776550 ) N ;
   - gpio4_7_pad_a_noesd_h + NET gpio4_7_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 197345 4776550 ) N ;
   - gpio4_7_analog_en + NET gpio4_7_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 195420 4776550 ) N ;
   - gpio4_7_analog_pol + NET gpio4_7_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 180850 4776550 ) N ;
   - gpio4_7_inp_dis + NET gpio4_7_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 179370 4776550 ) N ;
   - gpio4_7_enable_inp_h + NET gpio4_7_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 172505 4776550 ) N ;
   - gpio4_7_enable_h + NET gpio4_7_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 169585 4776550 ) N ;
   - gpio4_7_hld_h_n + NET gpio4_7_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 165940 4776550 ) N ;
   - gpio4_7_analog_sel + NET gpio4_7_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 164370 4776550 ) N ;
   - gpio4_7_dm[2] + NET gpio4_7_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 162615 4776550 ) N ;
   - gpio4_7_dm[1] + NET gpio4_7_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 200960 4776550 ) N ;
   - gpio4_7_dm[0] + NET gpio4_7_dm[0]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 183980 4776550 ) N ;
   - gpio4_7_hld_ovr + NET gpio4_7_hld_ovr
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 160725 4776550 ) N ;
   - gpio4_7_out + NET gpio4_7_out
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 156480 4776550 ) N ;
   - gpio4_7_enable_vswitch_h + NET gpio4_7_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 150435 4776550 ) N ;
   - gpio4_7_enable_vdda_h + NET gpio4_7_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 146880 4776550 ) N ;
   - gpio4_7_vtrip_sel + NET gpio4_7_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 140640 4776550 ) N ;
   - gpio4_7_ib_mode_sel + NET gpio4_7_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 139040 4776550 ) N ;
   - gpio4_7_oe_n + NET gpio4_7_oe_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 137470 4776550 ) N ;
   - gpio4_7_in_h + NET gpio4_7_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 134700 4776550 ) N ;
   - gpio4_7_zero + NET gpio4_7_zero
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 221400 4776550 ) N ;
   - gpio4_7_one + NET gpio4_7_one
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 223210 4776550 ) N ;
   - gpio4_4_in_h + NET gpio4_4_in_h
     + PORT
        + LAYER met2 ( -310 -2050 ) ( 310 2050 )        + PLACED ( 494700 4776550 ) N ;
   - gpio4_5_tie_lo_esd + NET gpio4_5_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 456580 4776550 ) N ;
   - gpio4_5_in + NET gpio4_5_in
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 455080 4776550 ) N ;
   - gpio4_5_tie_hi_esd + NET gpio4_5_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 453570 4776550 ) N ;
   - gpio4_5_enable_vddio + NET gpio4_5_enable_vddio
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 452080 4776550 ) N ;
   - gpio4_5_slow + NET gpio4_5_slow
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 450580 4776550 ) N ;
   - gpio4_5_pad_a_esd_0_h + NET gpio4_5_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -2050 ) ( 320 2050 )        + PLACED ( 448890 4776550 ) N ;
   - gpio4_5_pad_a_esd_1_h + NET gpio4_5_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -2050 ) ( 325 2050 )        + PLACED ( 442595 4776550 ) N ;
   - gpio4_5_pad_a_noesd_h + NET gpio4_5_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -2050 ) ( 535 2050 )        + PLACED ( 437345 4776550 ) N ;
   - gpio4_5_analog_en + NET gpio4_5_analog_en
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 435420 4776550 ) N ;
   - gpio4_5_analog_pol + NET gpio4_5_analog_pol
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 420850 4776550 ) N ;
   - gpio4_5_inp_dis + NET gpio4_5_inp_dis
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 419370 4776550 ) N ;
   - gpio4_5_enable_inp_h + NET gpio4_5_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -2050 ) ( 140 2050 )        + PLACED ( 412505 4776550 ) N ;
   - gpio4_5_enable_h + NET gpio4_5_enable_h
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 409585 4776550 ) N ;
   - gpio4_5_hld_h_n + NET gpio4_5_hld_h_n
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 405940 4776550 ) N ;
   - gpio4_5_analog_sel + NET gpio4_5_analog_sel
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 404370 4776550 ) N ;
   - gpio4_5_dm[2] + NET gpio4_5_dm[2]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 402615 4776550 ) N ;
   - gpio4_5_dm[1] + NET gpio4_5_dm[1]
     + PORT
        + LAYER met2 ( -130 -2050 ) ( 130 2050 )        + PLACED ( 440960 4776550 ) N ;
   - gpio8_0_hld_ovr + NET gpio8_0_hld_ovr
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 418270 1100 ) N ;
   - gpio8_0_out + NET gpio8_0_out
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 422515 1100 ) N ;
   - gpio8_0_enable_vswitch_h + NET gpio8_0_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 428560 1100 ) N ;
   - gpio8_0_enable_vdda_h + NET gpio8_0_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 432115 1100 ) N ;
   - gpio8_0_vtrip_sel + NET gpio8_0_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 438355 1100 ) N ;
   - gpio8_0_ib_mode_sel + NET gpio8_0_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 439955 1100 ) N ;
   - gpio8_0_oe_n + NET gpio8_0_oe_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 441525 1100 ) N ;
   - gpio8_0_in_h + NET gpio8_0_in_h
     + PORT
        + LAYER met2 ( -310 -1900 ) ( 310 1900 )        + PLACED ( 444295 1100 ) N ;
   - gpio8_1_tie_lo_esd + NET gpio8_1_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 477415 1100 ) N ;
   - gpio8_1_in + NET gpio8_1_in
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 478915 1100 ) N ;
   - gpio8_1_tie_hi_esd + NET gpio8_1_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 480425 1100 ) N ;
   - gpio8_1_enable_vddio + NET gpio8_1_enable_vddio
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 481915 1100 ) N ;
   - gpio8_1_slow + NET gpio8_1_slow
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 483415 1100 ) N ;
   - gpio8_1_pad_a_esd_0_h + NET gpio8_1_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -1900 ) ( 320 1900 )        + PLACED ( 485105 1100 ) N ;
   - gpio8_1_pad_a_esd_1_h + NET gpio8_1_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -1900 ) ( 325 1900 )        + PLACED ( 491400 1100 ) N ;
   - gpio8_1_pad_a_noesd_h + NET gpio8_1_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -1900 ) ( 535 1900 )        + PLACED ( 496650 1100 ) N ;
   - gpio8_1_dm[1] + NET gpio8_1_dm[1]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 493035 1100 ) N ;
   - gpio8_1_zero + NET gpio8_1_zero
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 472595 1100 ) N ;
   - gpio8_1_one + NET gpio8_1_one
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 470785 1100 ) N ;
   - select_vtrip_sel + NET select_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 213355 1100 ) N ;
   - select_ib_mode_sel + NET select_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 214955 1100 ) N ;
   - select_oe_n + NET select_oe_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 216525 1100 ) N ;
   - select_in_h + NET select_in_h
     + PORT
        + LAYER met2 ( -310 -1900 ) ( 310 1900 )        + PLACED ( 219295 1100 ) N ;
   - select_zero + NET select_zero
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 132595 1100 ) N ;
   - select_one + NET select_one
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 130785 1100 ) N ;
   - resetb_inp_sel_h + NET resetb_inp_sel_h
     + PORT
        + LAYER met2 ( -135 -2600 ) ( 135 2600 )        + PLACED ( 304980 400 ) N ;
   - gpio8_0_tie_lo_esd + NET gpio8_0_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 362415 1100 ) N ;
   - gpio8_0_in + NET gpio8_0_in
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 363915 1100 ) N ;
   - gpio8_0_tie_hi_esd + NET gpio8_0_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 365425 1100 ) N ;
   - gpio8_0_enable_vddio + NET gpio8_0_enable_vddio
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 366915 1100 ) N ;
   - gpio8_0_slow + NET gpio8_0_slow
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 368415 1100 ) N ;
   - gpio8_0_pad_a_esd_0_h + NET gpio8_0_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -1900 ) ( 320 1900 )        + PLACED ( 370105 1100 ) N ;
   - gpio8_0_pad_a_esd_1_h + NET gpio8_0_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -1900 ) ( 325 1900 )        + PLACED ( 376400 1100 ) N ;
   - gpio8_0_pad_a_noesd_h + NET gpio8_0_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -1900 ) ( 535 1900 )        + PLACED ( 381650 1100 ) N ;
   - gpio8_0_analog_en + NET gpio8_0_analog_en
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 383575 1100 ) N ;
   - gpio8_0_analog_pol + NET gpio8_0_analog_pol
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 398145 1100 ) N ;
   - gpio8_0_inp_dis + NET gpio8_0_inp_dis
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 399625 1100 ) N ;
   - gpio8_0_enable_inp_h + NET gpio8_0_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -1900 ) ( 140 1900 )        + PLACED ( 406490 1100 ) N ;
   - gpio8_0_enable_h + NET gpio8_0_enable_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 409410 1100 ) N ;
   - gpio8_0_hld_h_n + NET gpio8_0_hld_h_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 413055 1100 ) N ;
   - gpio8_0_analog_sel + NET gpio8_0_analog_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 414625 1100 ) N ;
   - gpio8_0_dm[2] + NET gpio8_0_dm[2]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 416380 1100 ) N ;
   - gpio8_0_dm[1] + NET gpio8_0_dm[1]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 378035 1100 ) N ;
   - gpio8_0_dm[0] + NET gpio8_0_dm[0]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 395015 1100 ) N ;
   - select_tie_lo_esd + NET select_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 137415 1100 ) N ;
   - select_analog_en + NET select_analog_en
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 158575 1100 ) N ;
   - select_enable_vddio + NET select_enable_vddio
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 141915 1100 ) N ;
   - select_analog_pol + NET select_analog_pol
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 173145 1100 ) N ;
   - select_pad_a_noesd_h + NET select_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -1900 ) ( 535 1900 )        + PLACED ( 156650 1100 ) N ;
   - select_inp_dis + NET select_inp_dis
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 174625 1100 ) N ;
   - select_slow + NET select_slow
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 143415 1100 ) N ;
   - select_enable_inp_h + NET select_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -1900 ) ( 140 1900 )        + PLACED ( 181490 1100 ) N ;
   - gpio8_0_zero + NET gpio8_0_zero
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 357595 1100 ) N ;
   - gpio8_0_one + NET gpio8_0_one
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 355785 1100 ) N ;
   - select_in + NET select_in
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 138915 1100 ) N ;
   - select_enable_h + NET select_enable_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 184410 1100 ) N ;
   - select_hld_h_n + NET select_hld_h_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 188055 1100 ) N ;
   - select_analog_sel + NET select_analog_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 189625 1100 ) N ;
   - select_dm[2] + NET select_dm[2]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 191380 1100 ) N ;
   - select_dm[1] + NET select_dm[1]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 153035 1100 ) N ;
   - select_dm[0] + NET select_dm[0]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 170015 1100 ) N ;
   - select_hld_ovr + NET select_hld_ovr
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 193270 1100 ) N ;
   - select_out + NET select_out
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 197515 1100 ) N ;
   - select_enable_vswitch_h + NET select_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 203560 1100 ) N ;
   - select_pad_a_esd_0_h + NET select_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -1900 ) ( 320 1900 )        + PLACED ( 145105 1100 ) N ;
   - select_enable_vdda_h + NET select_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 207115 1100 ) N ;
   - select_pad_a_esd_1_h + NET select_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -1900 ) ( 325 1900 )        + PLACED ( 151400 1100 ) N ;
   - select_tie_hi_esd + NET select_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 140425 1100 ) N ;
   - resetb_disable_pullup_h + NET resetb_disable_pullup_h
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 297110 400 ) N ;
   - resetb_tie_hi_esd + NET resetb_tie_hi_esd
     + PORT
        + LAYER met2 ( -325 -2600 ) ( 325 2600 )        + PLACED ( 299170 400 ) N ;
   - resetb_xres_h_n + NET resetb_xres_h_n
     + PORT
        + LAYER met2 ( -365 -2600 ) ( 365 2600 )        + PLACED ( 300700 400 ) N ;
   - resetb_tie_lo_esd + NET resetb_tie_lo_esd
     + PORT
        + LAYER met2 ( -325 -2600 ) ( 325 2600 )        + PLACED ( 302095 400 ) N ;
   - resetb_tie_weak_hi_h + NET resetb_tie_weak_hi_h
     + PORT
        + LAYER met2 ( -510 -2600 ) ( 510 2600 )        + PLACED ( 257275 400 ) N ;
   - resetb_en_vddio_sig_h + NET resetb_en_vddio_sig_h
     + PORT
        + LAYER met2 ( -150 -2600 ) ( 150 2600 )        + PLACED ( 307490 400 ) N ;
   - resetb_filt_in_h + NET resetb_filt_in_h
     + PORT
        + LAYER met2 ( -575 -2600 ) ( 575 2600 )        + PLACED ( 309350 400 ) N ;
   - resetb_pad_a_esd_h + NET resetb_pad_a_esd_h
     + PORT
        + LAYER met2 ( -835 -2600 ) ( 835 2600 )        + PLACED ( 311925 400 ) N ;
   - resetb_pullup_h + NET resetb_pullup_h
     + PORT
        + LAYER met2 ( -290 -2600 ) ( 290 2600 )        + PLACED ( 315155 400 ) N ;
   - resetb_enable_h + NET resetb_enable_h
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 317585 400 ) N ;
   - resetb_enable_vddio + NET resetb_enable_vddio
     + PORT
        + LAYER met2 ( -235 -2600 ) ( 235 2600 )        + PLACED ( 321340 400 ) N ;
   - gpio8_2_dm[1] + NET gpio8_2_dm[1]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 608035 1100 ) N ;
   - gpio8_2_dm[0] + NET gpio8_2_dm[0]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 625015 1100 ) N ;
   - gpio8_2_hld_ovr + NET gpio8_2_hld_ovr
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 648270 1100 ) N ;
   - gpio8_2_out + NET gpio8_2_out
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 652515 1100 ) N ;
   - gpio8_2_enable_vswitch_h + NET gpio8_2_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 658560 1100 ) N ;
   - gpio8_2_enable_vdda_h + NET gpio8_2_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 662115 1100 ) N ;
   - gpio8_2_vtrip_sel + NET gpio8_2_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 668355 1100 ) N ;
   - gpio8_2_ib_mode_sel + NET gpio8_2_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 669955 1100 ) N ;
   - gpio8_2_oe_n + NET gpio8_2_oe_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 671525 1100 ) N ;
   - gpio8_2_in_h + NET gpio8_2_in_h
     + PORT
        + LAYER met2 ( -310 -1900 ) ( 310 1900 )        + PLACED ( 674295 1100 ) N ;
   - gpio8_2_zero + NET gpio8_2_zero
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 587595 1100 ) N ;
   - gpio8_2_one + NET gpio8_2_one
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 585785 1100 ) N ;
   - gpio8_3_one + NET gpio8_3_one
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 700785 1100 ) N ;
   - gpio8_3_enable_inp_h + NET gpio8_3_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -1900 ) ( 140 1900 )        + PLACED ( 751490 1100 ) N ;
   - gpio8_3_enable_h + NET gpio8_3_enable_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 754410 1100 ) N ;
   - gpio8_3_hld_h_n + NET gpio8_3_hld_h_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 758055 1100 ) N ;
   - gpio8_3_tie_lo_esd + NET gpio8_3_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 707415 1100 ) N ;
   - gpio8_3_in + NET gpio8_3_in
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 708915 1100 ) N ;
   - gpio8_3_tie_hi_esd + NET gpio8_3_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 710425 1100 ) N ;
   - gpio8_3_enable_vddio + NET gpio8_3_enable_vddio
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 711915 1100 ) N ;
   - gpio8_3_zero + NET gpio8_3_zero
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 702595 1100 ) N ;
   - gpio8_3_analog_sel + NET gpio8_3_analog_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 759625 1100 ) N ;
   - gpio8_3_dm[2] + NET gpio8_3_dm[2]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 761380 1100 ) N ;
   - gpio8_3_dm[1] + NET gpio8_3_dm[1]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 723035 1100 ) N ;
   - gpio8_3_dm[0] + NET gpio8_3_dm[0]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 740015 1100 ) N ;
   - gpio8_3_hld_ovr + NET gpio8_3_hld_ovr
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 763270 1100 ) N ;
   - gpio8_3_out + NET gpio8_3_out
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 767515 1100 ) N ;
   - gpio8_3_enable_vswitch_h + NET gpio8_3_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 773560 1100 ) N ;
   - gpio8_3_enable_vdda_h + NET gpio8_3_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 777115 1100 ) N ;
   - gpio8_3_vtrip_sel + NET gpio8_3_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 783355 1100 ) N ;
   - gpio8_3_ib_mode_sel + NET gpio8_3_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 784955 1100 ) N ;
   - gpio8_3_oe_n + NET gpio8_3_oe_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 786525 1100 ) N ;
   - gpio8_3_in_h + NET gpio8_3_in_h
     + PORT
        + LAYER met2 ( -310 -1900 ) ( 310 1900 )        + PLACED ( 789295 1100 ) N ;
   - gpio8_3_slow + NET gpio8_3_slow
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 713415 1100 ) N ;
   - gpio8_3_pad_a_esd_0_h + NET gpio8_3_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -1900 ) ( 320 1900 )        + PLACED ( 715105 1100 ) N ;
   - gpio8_3_pad_a_esd_1_h + NET gpio8_3_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -1900 ) ( 325 1900 )        + PLACED ( 721400 1100 ) N ;
   - gpio8_3_pad_a_noesd_h + NET gpio8_3_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -1900 ) ( 535 1900 )        + PLACED ( 726650 1100 ) N ;
   - gpio8_1_analog_en + NET gpio8_1_analog_en
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 498575 1100 ) N ;
   - gpio8_1_analog_pol + NET gpio8_1_analog_pol
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 513145 1100 ) N ;
   - gpio8_1_inp_dis + NET gpio8_1_inp_dis
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 514625 1100 ) N ;
   - gpio8_1_enable_inp_h + NET gpio8_1_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -1900 ) ( 140 1900 )        + PLACED ( 521490 1100 ) N ;
   - gpio8_1_enable_h + NET gpio8_1_enable_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 524410 1100 ) N ;
   - gpio8_1_hld_h_n + NET gpio8_1_hld_h_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 528055 1100 ) N ;
   - gpio8_1_analog_sel + NET gpio8_1_analog_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 529625 1100 ) N ;
   - gpio8_1_dm[2] + NET gpio8_1_dm[2]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 531380 1100 ) N ;
   - gpio8_3_analog_en + NET gpio8_3_analog_en
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 728575 1100 ) N ;
   - gpio8_1_dm[0] + NET gpio8_1_dm[0]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 510015 1100 ) N ;
   - gpio8_1_hld_ovr + NET gpio8_1_hld_ovr
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 533270 1100 ) N ;
   - gpio8_1_out + NET gpio8_1_out
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 537515 1100 ) N ;
   - gpio8_1_enable_vswitch_h + NET gpio8_1_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 543560 1100 ) N ;
   - gpio8_1_enable_vdda_h + NET gpio8_1_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 547115 1100 ) N ;
   - gpio8_1_vtrip_sel + NET gpio8_1_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 553355 1100 ) N ;
   - gpio8_1_ib_mode_sel + NET gpio8_1_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 554955 1100 ) N ;
   - gpio8_1_oe_n + NET gpio8_1_oe_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 556525 1100 ) N ;
   - gpio8_1_in_h + NET gpio8_1_in_h
     + PORT
        + LAYER met2 ( -310 -1900 ) ( 310 1900 )        + PLACED ( 559295 1100 ) N ;
   - gpio8_3_analog_pol + NET gpio8_3_analog_pol
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 743145 1100 ) N ;
   - gpio8_3_inp_dis + NET gpio8_3_inp_dis
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 744625 1100 ) N ;
   - gpio8_2_tie_lo_esd + NET gpio8_2_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 592415 1100 ) N ;
   - gpio8_2_in + NET gpio8_2_in
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 593915 1100 ) N ;
   - gpio8_2_tie_hi_esd + NET gpio8_2_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 595425 1100 ) N ;
   - gpio8_2_enable_vddio + NET gpio8_2_enable_vddio
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 596915 1100 ) N ;
   - gpio8_2_slow + NET gpio8_2_slow
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 598415 1100 ) N ;
   - gpio8_2_pad_a_esd_0_h + NET gpio8_2_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -1900 ) ( 320 1900 )        + PLACED ( 600105 1100 ) N ;
   - gpio8_2_pad_a_esd_1_h + NET gpio8_2_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -1900 ) ( 325 1900 )        + PLACED ( 606400 1100 ) N ;
   - gpio8_2_pad_a_noesd_h + NET gpio8_2_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -1900 ) ( 535 1900 )        + PLACED ( 611650 1100 ) N ;
   - gpio8_2_analog_en + NET gpio8_2_analog_en
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 613575 1100 ) N ;
   - gpio8_2_analog_pol + NET gpio8_2_analog_pol
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 628145 1100 ) N ;
   - gpio8_2_inp_dis + NET gpio8_2_inp_dis
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 629625 1100 ) N ;
   - gpio8_2_enable_inp_h + NET gpio8_2_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -1900 ) ( 140 1900 )        + PLACED ( 636490 1100 ) N ;
   - gpio8_2_enable_h + NET gpio8_2_enable_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 639410 1100 ) N ;
   - gpio8_2_hld_h_n + NET gpio8_2_hld_h_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 643055 1100 ) N ;
   - gpio8_2_analog_sel + NET gpio8_2_analog_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 644625 1100 ) N ;
   - gpio8_2_dm[2] + NET gpio8_2_dm[2]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 646380 1100 ) N ;
   - xi1_core + NET xi1_core
     + PORT
        + LAYER met2 ( -4490 -1710 ) ( 4490 1710 )        + PLACED ( 1296680 1290 ) N ;
   - xo1_core + NET xo1_core
     + PORT
        + LAYER met2 ( -4490 -1710 ) ( 4490 1710 )        + PLACED ( 1406680 1290 ) N ;
   - xi0_core + NET xi0_core
     + PORT
        + LAYER met2 ( -4490 -1710 ) ( 4490 1710 )        + PLACED ( 1076680 1290 ) N ;
   - xo0_core + NET xo0_core
     + PORT
        + LAYER met2 ( -4490 -1710 ) ( 4490 1710 )        + PLACED ( 1186680 1290 ) N ;
   - gpio8_4_in_h + NET gpio8_4_in_h
     + PORT
        + LAYER met2 ( -310 -1900 ) ( 310 1900 )        + PLACED ( 1804295 1100 ) N ;
   - gpio8_4_zero + NET gpio8_4_zero
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1717595 1100 ) N ;
   - gpio8_4_one + NET gpio8_4_one
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1715785 1100 ) N ;
   - gpio8_5_tie_lo_esd + NET gpio8_5_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1837415 1100 ) N ;
   - gpio8_5_in + NET gpio8_5_in
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1838915 1100 ) N ;
   - gpio8_5_tie_hi_esd + NET gpio8_5_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1840425 1100 ) N ;
   - gpio8_5_enable_vddio + NET gpio8_5_enable_vddio
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1841915 1100 ) N ;
   - gpio8_5_slow + NET gpio8_5_slow
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1843415 1100 ) N ;
   - gpio8_5_pad_a_esd_0_h + NET gpio8_5_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -1900 ) ( 320 1900 )        + PLACED ( 1845105 1100 ) N ;
   - gpio8_5_pad_a_esd_1_h + NET gpio8_5_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -1900 ) ( 325 1900 )        + PLACED ( 1851400 1100 ) N ;
   - gpio8_5_pad_a_noesd_h + NET gpio8_5_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -1900 ) ( 535 1900 )        + PLACED ( 1856650 1100 ) N ;
   - gpio8_5_analog_en + NET gpio8_5_analog_en
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1858575 1100 ) N ;
   - gpio8_5_analog_pol + NET gpio8_5_analog_pol
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1873145 1100 ) N ;
   - gpio8_5_inp_dis + NET gpio8_5_inp_dis
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1874625 1100 ) N ;
   - gpio8_5_enable_inp_h + NET gpio8_5_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -1900 ) ( 140 1900 )        + PLACED ( 1881490 1100 ) N ;
   - gpio8_5_enable_h + NET gpio8_5_enable_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1884410 1100 ) N ;
   - gpio8_5_hld_h_n + NET gpio8_5_hld_h_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1888055 1100 ) N ;
   - gpio8_5_analog_sel + NET gpio8_5_analog_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1889625 1100 ) N ;
   - gpio8_5_dm[2] + NET gpio8_5_dm[2]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1891380 1100 ) N ;
   - gpio8_5_dm[1] + NET gpio8_5_dm[1]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1853035 1100 ) N ;
   - gpio8_5_dm[0] + NET gpio8_5_dm[0]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1870015 1100 ) N ;
   - gpio8_5_hld_ovr + NET gpio8_5_hld_ovr
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1893270 1100 ) N ;
   - gpio8_5_out + NET gpio8_5_out
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1897515 1100 ) N ;
   - gpio8_5_enable_vswitch_h + NET gpio8_5_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1903560 1100 ) N ;
   - gpio8_5_enable_vdda_h + NET gpio8_5_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1907115 1100 ) N ;
   - gpio8_5_vtrip_sel + NET gpio8_5_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1913355 1100 ) N ;
   - gpio8_5_ib_mode_sel + NET gpio8_5_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1914955 1100 ) N ;
   - gpio8_5_oe_n + NET gpio8_5_oe_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1916525 1100 ) N ;
   - gpio8_5_in_h + NET gpio8_5_in_h
     + PORT
        + LAYER met2 ( -310 -1900 ) ( 310 1900 )        + PLACED ( 1919295 1100 ) N ;
   - gpio8_6_tie_lo_esd + NET gpio8_6_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1952415 1100 ) N ;
   - gpio8_6_in + NET gpio8_6_in
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1953915 1100 ) N ;
   - gpio8_6_tie_hi_esd + NET gpio8_6_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1955425 1100 ) N ;
   - gpio8_6_enable_vddio + NET gpio8_6_enable_vddio
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1956915 1100 ) N ;
   - gpio8_6_slow + NET gpio8_6_slow
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1958415 1100 ) N ;
   - gpio8_6_pad_a_esd_0_h + NET gpio8_6_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -1900 ) ( 320 1900 )        + PLACED ( 1960105 1100 ) N ;
   - gpio8_6_zero + NET gpio8_6_zero
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1947595 1100 ) N ;
   - gpio8_6_one + NET gpio8_6_one
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1945785 1100 ) N ;
   - gpio8_4_tie_lo_esd + NET gpio8_4_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1722415 1100 ) N ;
   - gpio8_4_in + NET gpio8_4_in
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1723915 1100 ) N ;
   - gpio8_4_tie_hi_esd + NET gpio8_4_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1725425 1100 ) N ;
   - gpio8_4_enable_vddio + NET gpio8_4_enable_vddio
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1726915 1100 ) N ;
   - gpio8_4_slow + NET gpio8_4_slow
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1728415 1100 ) N ;
   - gpio8_4_pad_a_esd_0_h + NET gpio8_4_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -1900 ) ( 320 1900 )        + PLACED ( 1730105 1100 ) N ;
   - gpio8_4_pad_a_esd_1_h + NET gpio8_4_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -1900 ) ( 325 1900 )        + PLACED ( 1736400 1100 ) N ;
   - gpio8_4_pad_a_noesd_h + NET gpio8_4_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -1900 ) ( 535 1900 )        + PLACED ( 1741650 1100 ) N ;
   - gpio8_4_analog_en + NET gpio8_4_analog_en
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1743575 1100 ) N ;
   - gpio8_4_analog_pol + NET gpio8_4_analog_pol
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1758145 1100 ) N ;
   - gpio8_4_inp_dis + NET gpio8_4_inp_dis
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1759625 1100 ) N ;
   - gpio8_4_enable_inp_h + NET gpio8_4_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -1900 ) ( 140 1900 )        + PLACED ( 1766490 1100 ) N ;
   - gpio8_4_enable_h + NET gpio8_4_enable_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1769410 1100 ) N ;
   - gpio8_4_hld_h_n + NET gpio8_4_hld_h_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1773055 1100 ) N ;
   - gpio8_4_analog_sel + NET gpio8_4_analog_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1774625 1100 ) N ;
   - gpio8_4_dm[2] + NET gpio8_4_dm[2]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1776380 1100 ) N ;
   - gpio8_4_dm[1] + NET gpio8_4_dm[1]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1738035 1100 ) N ;
   - gpio8_4_dm[0] + NET gpio8_4_dm[0]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1755015 1100 ) N ;
   - gpio8_5_zero + NET gpio8_5_zero
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1832595 1100 ) N ;
   - gpio8_5_one + NET gpio8_5_one
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1830785 1100 ) N ;
   - gpio8_4_hld_ovr + NET gpio8_4_hld_ovr
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1778270 1100 ) N ;
   - gpio8_4_out + NET gpio8_4_out
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1782515 1100 ) N ;
   - gpio8_4_enable_vswitch_h + NET gpio8_4_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1788560 1100 ) N ;
   - gpio8_4_enable_vdda_h + NET gpio8_4_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1792115 1100 ) N ;
   - gpio8_4_vtrip_sel + NET gpio8_4_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1798355 1100 ) N ;
   - gpio8_4_ib_mode_sel + NET gpio8_4_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1799955 1100 ) N ;
   - gpio8_4_oe_n + NET gpio8_4_oe_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1801525 1100 ) N ;
   - gpio8_7_pad_a_noesd_h + NET gpio8_7_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -1900 ) ( 535 1900 )        + PLACED ( 2086650 1100 ) N ;
   - gpio8_7_analog_en + NET gpio8_7_analog_en
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2088575 1100 ) N ;
   - gpio8_7_analog_pol + NET gpio8_7_analog_pol
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2103145 1100 ) N ;
   - gpio8_7_inp_dis + NET gpio8_7_inp_dis
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2104625 1100 ) N ;
   - gpio8_7_enable_inp_h + NET gpio8_7_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -1900 ) ( 140 1900 )        + PLACED ( 2111490 1100 ) N ;
   - gpio8_7_enable_h + NET gpio8_7_enable_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2114410 1100 ) N ;
   - gpio8_7_hld_h_n + NET gpio8_7_hld_h_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2118055 1100 ) N ;
   - gpio8_7_analog_sel + NET gpio8_7_analog_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2119625 1100 ) N ;
   - gpio8_7_dm[2] + NET gpio8_7_dm[2]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2121380 1100 ) N ;
   - gpio8_7_dm[1] + NET gpio8_7_dm[1]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2083035 1100 ) N ;
   - gpio8_7_dm[0] + NET gpio8_7_dm[0]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2100015 1100 ) N ;
   - gpio8_7_hld_ovr + NET gpio8_7_hld_ovr
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2123270 1100 ) N ;
   - gpio8_7_out + NET gpio8_7_out
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2127515 1100 ) N ;
   - gpio8_7_enable_vswitch_h + NET gpio8_7_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2133560 1100 ) N ;
   - gpio8_7_enable_vdda_h + NET gpio8_7_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2137115 1100 ) N ;
   - gpio8_7_vtrip_sel + NET gpio8_7_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2143355 1100 ) N ;
   - gpio8_7_ib_mode_sel + NET gpio8_7_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2144955 1100 ) N ;
   - gpio8_7_oe_n + NET gpio8_7_oe_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2146525 1100 ) N ;
   - gpio8_7_in_h + NET gpio8_7_in_h
     + PORT
        + LAYER met2 ( -310 -1900 ) ( 310 1900 )        + PLACED ( 2149295 1100 ) N ;
   - gpio8_7_zero + NET gpio8_7_zero
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2062595 1100 ) N ;
   - gpio8_7_one + NET gpio8_7_one
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2060785 1100 ) N ;
   - gpio8_6_analog_en + NET gpio8_6_analog_en
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1973575 1100 ) N ;
   - gpio8_6_analog_pol + NET gpio8_6_analog_pol
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1988145 1100 ) N ;
   - gpio8_6_inp_dis + NET gpio8_6_inp_dis
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1989625 1100 ) N ;
   - gpio8_6_enable_inp_h + NET gpio8_6_enable_inp_h
     + PORT
        + LAYER met2 ( -140 -1900 ) ( 140 1900 )        + PLACED ( 1996490 1100 ) N ;
   - gpio8_6_enable_h + NET gpio8_6_enable_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1999410 1100 ) N ;
   - gpio8_6_hld_h_n + NET gpio8_6_hld_h_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2003055 1100 ) N ;
   - gpio8_6_analog_sel + NET gpio8_6_analog_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2004625 1100 ) N ;
   - gpio8_6_dm[2] + NET gpio8_6_dm[2]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2006380 1100 ) N ;
   - gpio8_6_dm[1] + NET gpio8_6_dm[1]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1968035 1100 ) N ;
   - gpio8_6_dm[0] + NET gpio8_6_dm[0]
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 1985015 1100 ) N ;
   - gpio8_6_hld_ovr + NET gpio8_6_hld_ovr
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2008270 1100 ) N ;
   - gpio8_6_out + NET gpio8_6_out
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2012515 1100 ) N ;
   - gpio8_6_enable_vswitch_h + NET gpio8_6_enable_vswitch_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2018560 1100 ) N ;
   - gpio8_6_enable_vdda_h + NET gpio8_6_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2022115 1100 ) N ;
   - gpio8_6_vtrip_sel + NET gpio8_6_vtrip_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2028355 1100 ) N ;
   - gpio8_6_ib_mode_sel + NET gpio8_6_ib_mode_sel
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2029955 1100 ) N ;
   - gpio8_6_oe_n + NET gpio8_6_oe_n
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2031525 1100 ) N ;
   - gpio8_6_in_h + NET gpio8_6_in_h
     + PORT
        + LAYER met2 ( -310 -1900 ) ( 310 1900 )        + PLACED ( 2034295 1100 ) N ;
   - gpio8_6_pad_a_esd_1_h + NET gpio8_6_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -1900 ) ( 325 1900 )        + PLACED ( 1966400 1100 ) N ;
   - gpio8_6_pad_a_noesd_h + NET gpio8_6_pad_a_noesd_h
     + PORT
        + LAYER met2 ( -535 -1900 ) ( 535 1900 )        + PLACED ( 1971650 1100 ) N ;
   - gpio8_7_tie_lo_esd + NET gpio8_7_tie_lo_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2067415 1100 ) N ;
   - gpio8_7_in + NET gpio8_7_in
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2068915 1100 ) N ;
   - gpio8_7_tie_hi_esd + NET gpio8_7_tie_hi_esd
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2070425 1100 ) N ;
   - gpio8_7_enable_vddio + NET gpio8_7_enable_vddio
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2071915 1100 ) N ;
   - gpio8_7_slow + NET gpio8_7_slow
     + PORT
        + LAYER met2 ( -130 -1900 ) ( 130 1900 )        + PLACED ( 2073415 1100 ) N ;
   - gpio8_7_pad_a_esd_0_h + NET gpio8_7_pad_a_esd_0_h
     + PORT
        + LAYER met2 ( -320 -1900 ) ( 320 1900 )        + PLACED ( 2075105 1100 ) N ;
   - gpio8_7_pad_a_esd_1_h + NET gpio8_7_pad_a_esd_1_h
     + PORT
        + LAYER met2 ( -325 -1900 ) ( 325 1900 )        + PLACED ( 2081400 1100 ) N ;
   - sio_inp_dis[0] + NET sio_inp_dis[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 3038160 53060 ) N ;
   - sio_pad_a_noesd_h[0] + NET sio_pad_a_noesd_h[0]
     + PORT
        + LAYER met2 ( -425 -1645 ) ( 425 1645 )        + PLACED ( 3058330 53060 ) N ;
   - sio_pad_a_esd_0_h[0] + NET sio_pad_a_esd_0_h[0]
     + PORT
        + LAYER met2 ( -420 -1645 ) ( 420 1645 )        + PLACED ( 3059320 53060 ) N ;
   - sio_vinref_dft + NET sio_vinref_dft
     + PORT
        + LAYER met2 ( -320 -1645 ) ( 320 1645 )        + PLACED ( 2678650 53060 ) N ;
   - sio_voutref_dft + NET sio_voutref_dft
     + PORT
        + LAYER met2 ( -320 -1645 ) ( 320 1645 )        + PLACED ( 2680150 53060 ) N ;
   - sio_vref_sel[1] + NET sio_vref_sel[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2690965 53060 ) N ;
   - sio_vref_sel[0] + NET sio_vref_sel[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2691715 53060 ) N ;
   - sio_enable_vdda_h + NET sio_enable_vdda_h
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2692465 53060 ) N ;
   - sio_dft_refgen + NET sio_dft_refgen
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2693215 53060 ) N ;
   - sio_voh_sel[2] + NET sio_voh_sel[2]
     + PORT
        + LAYER met2 ( -105 -1645 ) ( 105 1645 )        + PLACED ( 2693965 53060 ) N ;
   - sio_voh_sel[1] + NET sio_voh_sel[1]
     + PORT
        + LAYER met2 ( -90 -1645 ) ( 90 1645 )        + PLACED ( 2694720 53060 ) N ;
   - sio_voh_sel[0] + NET sio_voh_sel[0]
     + PORT
        + LAYER met2 ( -110 -1645 ) ( 110 1645 )        + PLACED ( 2695475 53060 ) N ;
   - sio_amuxbus_b + NET sio_amuxbus_b
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2696215 53060 ) N ;
   - sio_amuxbus_a + NET sio_amuxbus_a
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2696965 53060 ) N ;
   - sio_vreg_en_refgen + NET sio_vreg_en_refgen
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2700030 53060 ) N ;
   - sio_ibuf_sel_refgen + NET sio_ibuf_sel_refgen
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2722180 53060 ) N ;
   - sio_vohref + NET sio_vohref
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2725425 53060 ) N ;
   - sio_hld_h_n_refgen + NET sio_hld_h_n_refgen
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2739875 53060 ) N ;
   - sio_vtrip_sel_refgen + NET sio_vtrip_sel_refgen
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2742030 53060 ) N ;
   - sio_pad_a_esd_0_h[1] + NET sio_pad_a_esd_0_h[1]
     + PORT
        + LAYER met2 ( -425 -1645 ) ( 425 1645 )        + PLACED ( 2840675 53060 ) N ;
   - sio_pad_a_noesd_h[1] + NET sio_pad_a_noesd_h[1]
     + PORT
        + LAYER met2 ( -425 -1645 ) ( 425 1645 )        + PLACED ( 2841670 53060 ) N ;
   - sio_inp_dis[1] + NET sio_inp_dis[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2861835 53060 ) N ;
   - sio_tie_lo_esd[1] + NET sio_tie_lo_esd[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2865215 53060 ) N ;
   - sio_out[1] + NET sio_out[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2876580 53060 ) N ;
   - sio_vtrip_sel[1] + NET sio_vtrip_sel[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2883250 53060 ) N ;
   - sio_ibuf_sel[1] + NET sio_ibuf_sel[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2890300 53060 ) N ;
   - sio_hld_h_n[1] + NET sio_hld_h_n[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2890700 53060 ) N ;
   - sio_hld_ovr[1] + NET sio_hld_ovr[1]
     + PORT
        + LAYER met2 ( -175 -1645 ) ( 175 1645 )        + PLACED ( 2896370 53060 ) N ;
   - sio_in[1] + NET sio_in[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2897130 53060 ) N ;
   - sio_in_h[1] + NET sio_in_h[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2897530 53060 ) N ;
   - sio_oe_n[1] + NET sio_oe_n[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2902340 53060 ) N ;
   - sio_slow[1] + NET sio_slow[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2902740 53060 ) N ;
   - sio_vreg_en[1] + NET sio_vreg_en[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2904930 53060 ) N ;
   - sio_enable_h + NET sio_enable_h
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2908535 53060 ) N ;
   - sio_dm1[2] + NET sio_dm1[2]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2908935 53060 ) N ;
   - sio_dm1[1] + NET sio_dm1[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2911105 53060 ) N ;
   - sio_dm1[0] + NET sio_dm1[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2911505 53060 ) N ;
   - sio_pad_a_esd_1_h[1] + NET sio_pad_a_esd_1_h[1]
     + PORT
        + LAYER met2 ( -1000 -1645 ) ( 1000 1645 )        + PLACED ( 2932985 53060 ) N ;
   - sio_pad_a_esd_1_h[0] + NET sio_pad_a_esd_1_h[0]
     + PORT
        + LAYER met2 ( -1000 -1645 ) ( 1000 1645 )        + PLACED ( 2967010 53060 ) N ;
   - sio_dm0[0] + NET sio_dm0[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2988490 53060 ) N ;
   - sio_dm0[1] + NET sio_dm0[1]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2988890 53060 ) N ;
   - sio_dm0[2] + NET sio_dm0[2]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2991060 53060 ) N ;
   - sio_vreg_en[0] + NET sio_vreg_en[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2995065 53060 ) N ;
   - sio_slow[0] + NET sio_slow[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2997255 53060 ) N ;
   - sio_oe_n[0] + NET sio_oe_n[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 2997655 53060 ) N ;
   - sio_in_h[0] + NET sio_in_h[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 3002465 53060 ) N ;
   - sio_in[0] + NET sio_in[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 3002865 53060 ) N ;
   - sio_hld_ovr[0] + NET sio_hld_ovr[0]
     + PORT
        + LAYER met2 ( -175 -1645 ) ( 175 1645 )        + PLACED ( 3003630 53060 ) N ;
   - sio_hld_h_n[0] + NET sio_hld_h_n[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 3009295 53060 ) N ;
   - sio_ibuf_sel[0] + NET sio_ibuf_sel[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 3009695 53060 ) N ;
   - sio_vtrip_sel[0] + NET sio_vtrip_sel[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 3016745 53060 ) N ;
   - sio_out[0] + NET sio_out[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 3023415 53060 ) N ;
   - sio_tie_lo_esd[0] + NET sio_tie_lo_esd[0]
     + PORT
        + LAYER met2 ( -130 -1645 ) ( 130 1645 )        + PLACED ( 3034780 53060 ) N ;
   - pwrdet_in1_vddio_hv + NET pwrdet_in1_vddio_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2376850 400 ) N ;
   - pwrdet_tie_lo_esd + NET pwrdet_tie_lo_esd
     + PORT
        + LAYER met2 ( -195 -2600 ) ( 195 2600 )        + PLACED ( 2413290 400 ) N ;
   - pwrdet_out1_vddio_hv + NET pwrdet_out1_vddio_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2381180 400 ) N ;
   - pwrdet_in3_vddd_hv + NET pwrdet_in3_vddd_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2414955 400 ) N ;
   - pwrdet_out1_vddd_hv + NET pwrdet_out1_vddd_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2375615 400 ) N ;
   - pwrdet_vddd_present_vddio_hv + NET pwrdet_vddd_present_vddio_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2416225 400 ) N ;
   - pwrdet_out2_vddd_hv + NET pwrdet_out2_vddd_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2382265 400 ) N ;
   - pwrdet_in2_vddio_hv + NET pwrdet_in2_vddio_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2417510 400 ) N ;
   - pwrdet_in2_vddd_hv + NET pwrdet_in2_vddd_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2377910 400 ) N ;
   - pwrdet_in3_vddio_hv + NET pwrdet_in3_vddio_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2418695 400 ) N ;
   - pwrdet_out3_vddd_hv + NET pwrdet_out3_vddd_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2383425 400 ) N ;
   - pwrdet_rst_por_hv_n + NET pwrdet_rst_por_hv_n
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2424360 400 ) N ;
   - pwrdet_out2_vddio_hv + NET pwrdet_out2_vddio_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2374455 400 ) N ;
   - pwrdet_vddio_present_vddd_hv + NET pwrdet_vddio_present_vddd_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2384890 400 ) N ;
   - pwrdet_in1_vddd_hv + NET pwrdet_in1_vddd_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2379610 400 ) N ;
   - pwrdet_out3_vddio_hv + NET pwrdet_out3_vddio_hv
     + PORT
        + LAYER met2 ( -130 -2600 ) ( 130 2600 )        + PLACED ( 2391555 400 ) N ;
   - vssd1 + NET vssd1
     + USE GROUND
     + PORT
        + LAYER met3 ( -11950 -3280 ) ( 11950 3280 )        + PLACED ( 3151700 4776445 ) N 
     + PORT
        + LAYER met3 ( -12000 -3280 ) ( 12000 3280 )        + PLACED ( 3101500 4776445 ) N 
     + PORT
        + LAYER met3 ( -20220 -11655 ) ( 20220 11655 )        + PLACED ( 3160780 4568395 ) N 
     + PORT
        + LAYER met3 ( -11600 -3280 ) ( 11600 3280 )        + PLACED ( 2416600 4776445 ) N 
     + PORT
        + LAYER met3 ( -16720 -11950 ) ( 16720 11950 )        + PLACED ( 3164160 3503260 ) N 
     + PORT
        + LAYER met3 ( -16720 -12000 ) ( 16720 12000 )        + PLACED ( 3164160 3553500 ) N 
     + PORT
        + LAYER met3 ( -16720 -11600 ) ( 16720 11600 )        + PLACED ( 3164160 2225300 ) N 
     + PORT
        + LAYER met3 ( -16720 -11950 ) ( 16720 11950 )        + PLACED ( 3164280 600270 ) N 
     + PORT
        + LAYER met3 ( -16720 -12000 ) ( 16720 12000 )        + PLACED ( 3164280 650510 ) N ;
   - vccd1 + NET vccd1
     + USE POWER
     + PORT
        + LAYER met3 ( -11600 -3280 ) ( 11600 3280 )        + PLACED ( 3126600 4776445 ) N 
     + PORT
        + LAYER met3 ( -16720 -12005 ) ( 16720 12005 )        + PLACED ( 3164280 4593505 ) N 
     + PORT
        + LAYER met3 ( -16720 -11950 ) ( 16720 11950 )        + PLACED ( 3164280 4543270 ) N 
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 2391390 4776445 ) N 
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 2441760 4776445 ) N 
     + PORT
        + LAYER met3 ( -16720 -11600 ) ( 16720 11600 )        + PLACED ( 3164160 3528300 ) N 
     + PORT
        + LAYER met3 ( -16720 -12000 ) ( 16720 12000 )        + PLACED ( 3164160 2250510 ) N 
     + PORT
        + LAYER met3 ( -16720 -11950 ) ( 16720 11950 )        + PLACED ( 3164160 2200270 ) N 
     + PORT
        + LAYER met3 ( -16720 -11600 ) ( 16720 11600 )        + PLACED ( 3164280 625300 ) N ;
   - muxsplit_ne_hld_vdda_h_n + NET muxsplit_ne_hld_vdda_h_n
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 4743080 ) N ;
   - muxsplit_ne_enable_vdda_h + NET muxsplit_ne_enable_vdda_h
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 4747480 ) N ;
   - muxsplit_ne_switch_aa_sl + NET muxsplit_ne_switch_aa_sl
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 4765590 ) N ;
   - muxsplit_ne_switch_aa_s0 + NET muxsplit_ne_switch_aa_s0
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 4766850 ) N ;
   - muxsplit_ne_switch_bb_s0 + NET muxsplit_ne_switch_bb_s0
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 4768110 ) N ;
   - muxsplit_ne_switch_bb_sl + NET muxsplit_ne_switch_bb_sl
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 4769370 ) N ;
   - muxsplit_ne_switch_bb_sr + NET muxsplit_ne_switch_bb_sr
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 4770630 ) N ;
   - muxsplit_ne_switch_aa_sr + NET muxsplit_ne_switch_aa_sr
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 4772310 ) N ;
   - gpio2_7_hld_ovr + NET gpio2_7_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4480975 ) N ;
   - gpio2_7_out + NET gpio2_7_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4484835 ) N ;
   - gpio2_7_enable_vswitch_h + NET gpio2_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4490835 ) N ;
   - gpio2_7_enable_vdda_h + NET gpio2_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4494435 ) N ;
   - gpio2_7_vtrip_sel + NET gpio2_7_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4498745 ) N ;
   - gpio2_7_ib_mode_sel + NET gpio2_7_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4500465 ) N ;
   - gpio2_7_oe_n + NET gpio2_7_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4502515 ) N ;
   - gpio2_7_in_h + NET gpio2_7_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 4505290 ) N ;
   - gpio2_7_in + NET gpio2_7_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4425705 ) N ;
   - gpio2_7_tie_hi_esd + NET gpio2_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4424305 ) N ;
   - gpio2_5_in + NET gpio2_5_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4215705 ) N ;
   - gpio2_5_tie_hi_esd + NET gpio2_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4214305 ) N ;
   - gpio2_6_in + NET gpio2_6_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4320705 ) N ;
   - gpio2_6_tie_hi_esd + NET gpio2_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4319305 ) N ;
   - gpio2_6_enable_vddio + NET gpio2_6_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4322265 ) N ;
   - gpio2_6_slow + NET gpio2_6_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4323635 ) N ;
   - gpio2_6_pad_a_esd_0_h + NET gpio2_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 4325230 ) N ;
   - gpio2_6_pad_a_esd_1_h + NET gpio2_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 4332385 ) N ;
   - gpio2_6_pad_a_noesd_h + NET gpio2_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 4337645 ) N ;
   - gpio2_6_analog_en + NET gpio2_6_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4341165 ) N ;
   - gpio2_6_analog_pol + NET gpio2_6_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4354965 ) N ;
   - gpio2_6_inp_dis + NET gpio2_6_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4357865 ) N ;
   - gpio2_6_enable_inp_h + NET gpio2_6_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4363695 ) N ;
   - gpio2_6_enable_h + NET gpio2_6_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4365975 ) N ;
   - gpio2_6_hld_h_n + NET gpio2_6_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4368245 ) N ;
   - gpio2_6_analog_sel + NET gpio2_6_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4371335 ) N ;
   - gpio2_6_dm[2] + NET gpio2_6_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4373555 ) N ;
   - gpio2_6_dm[1] + NET gpio2_6_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4335185 ) N ;
   - gpio2_6_dm[0] + NET gpio2_6_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4352225 ) N ;
   - gpio2_6_hld_ovr + NET gpio2_6_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4375975 ) N ;
   - gpio2_6_out + NET gpio2_6_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4379835 ) N ;
   - gpio2_6_enable_vswitch_h + NET gpio2_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4385835 ) N ;
   - gpio2_6_enable_vdda_h + NET gpio2_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4389435 ) N ;
   - gpio2_6_vtrip_sel + NET gpio2_6_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4393745 ) N ;
   - gpio2_6_ib_mode_sel + NET gpio2_6_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4395465 ) N ;
   - gpio2_6_oe_n + NET gpio2_6_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4397515 ) N ;
   - gpio2_6_in_h + NET gpio2_6_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 4400290 ) N ;
   - gpio2_6_zero + NET gpio2_6_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4311815 ) N ;
   - gpio2_6_one + NET gpio2_6_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4309565 ) N ;
   - gpio2_7_tie_lo_esd + NET gpio2_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4422815 ) N ;
   - gpio2_7_enable_vddio + NET gpio2_7_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4427265 ) N ;
   - gpio2_7_slow + NET gpio2_7_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4428635 ) N ;
   - gpio2_7_pad_a_esd_0_h + NET gpio2_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 4430230 ) N ;
   - gpio2_7_pad_a_esd_1_h + NET gpio2_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 4437385 ) N ;
   - gpio2_7_pad_a_noesd_h + NET gpio2_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 4442645 ) N ;
   - gpio2_7_analog_en + NET gpio2_7_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4446165 ) N ;
   - gpio2_7_analog_pol + NET gpio2_7_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4459965 ) N ;
   - gpio2_7_inp_dis + NET gpio2_7_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4462865 ) N ;
   - gpio2_7_enable_inp_h + NET gpio2_7_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4468695 ) N ;
   - gpio2_7_enable_h + NET gpio2_7_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4470975 ) N ;
   - gpio2_7_hld_h_n + NET gpio2_7_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4473245 ) N ;
   - gpio2_7_analog_sel + NET gpio2_7_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4476335 ) N ;
   - gpio2_7_dm[2] + NET gpio2_7_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4478555 ) N ;
   - gpio2_7_dm[1] + NET gpio2_7_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4440185 ) N ;
   - gpio2_4_vtrip_sel + NET gpio2_4_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4183745 ) N ;
   - gpio2_7_dm[0] + NET gpio2_7_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4457225 ) N ;
   - gpio2_5_vtrip_sel + NET gpio2_5_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4288745 ) N ;
   - gpio2_4_ib_mode_sel + NET gpio2_4_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4185465 ) N ;
   - gpio2_5_ib_mode_sel + NET gpio2_5_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4290465 ) N ;
   - gpio2_5_oe_n + NET gpio2_5_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4292515 ) N ;
   - gpio2_4_oe_n + NET gpio2_4_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4187515 ) N ;
   - gpio2_5_in_h + NET gpio2_5_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 4295290 ) N ;
   - gpio2_4_in_h + NET gpio2_4_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 4190290 ) N ;
   - gpio2_5_zero + NET gpio2_5_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4206815 ) N ;
   - gpio2_5_one + NET gpio2_5_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4204565 ) N ;
   - gpio2_6_tie_lo_esd + NET gpio2_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4317815 ) N ;
   - gpio2_5_tie_lo_esd + NET gpio2_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4212815 ) N ;
   - gpio2_7_zero + NET gpio2_7_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4416815 ) N ;
   - gpio2_7_one + NET gpio2_7_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4414565 ) N ;
   - gpio2_5_enable_vddio + NET gpio2_5_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4217265 ) N ;
   - gpio2_5_slow + NET gpio2_5_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4218635 ) N ;
   - gpio2_5_pad_a_esd_0_h + NET gpio2_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 4220230 ) N ;
   - gpio2_5_pad_a_esd_1_h + NET gpio2_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 4227385 ) N ;
   - gpio2_5_pad_a_noesd_h + NET gpio2_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 4232645 ) N ;
   - gpio2_5_analog_en + NET gpio2_5_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4236165 ) N ;
   - gpio2_5_analog_pol + NET gpio2_5_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4249965 ) N ;
   - gpio2_5_inp_dis + NET gpio2_5_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4252865 ) N ;
   - gpio2_5_enable_inp_h + NET gpio2_5_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4258695 ) N ;
   - gpio2_5_enable_h + NET gpio2_5_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4260975 ) N ;
   - gpio2_5_hld_h_n + NET gpio2_5_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4263245 ) N ;
   - gpio2_5_analog_sel + NET gpio2_5_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4266335 ) N ;
   - gpio2_5_dm[2] + NET gpio2_5_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4268555 ) N ;
   - gpio2_5_dm[1] + NET gpio2_5_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4230185 ) N ;
   - gpio2_5_dm[0] + NET gpio2_5_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4247225 ) N ;
   - gpio2_5_hld_ovr + NET gpio2_5_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4270975 ) N ;
   - gpio2_5_out + NET gpio2_5_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4274835 ) N ;
   - gpio2_5_enable_vswitch_h + NET gpio2_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4280835 ) N ;
   - gpio2_5_enable_vdda_h + NET gpio2_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4284435 ) N ;
   - vssio + NET vssio
     + USE GROUND
     + PORT
        + LAYER met3 ( -11950 -2500 ) ( 11950 2500 )        + PLACED ( 2506445 4777535 ) N ;
   - gpio2_3_in + NET gpio2_3_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3905705 ) N ;
   - gpio2_3_tie_hi_esd + NET gpio2_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3904305 ) N ;
   - gpio2_4_in + NET gpio2_4_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4110705 ) N ;
   - gpio2_4_tie_hi_esd + NET gpio2_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4109305 ) N ;
   - gpio2_4_enable_h + NET gpio2_4_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4155975 ) N ;
   - gpio2_4_analog_pol + NET gpio2_4_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4144965 ) N ;
   - gpio2_4_enable_vdda_h + NET gpio2_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4179435 ) N ;
   - gpio2_4_hld_h_n + NET gpio2_4_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4158245 ) N ;
   - gpio2_4_dm[0] + NET gpio2_4_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4142225 ) N ;
   - gpio2_4_analog_sel + NET gpio2_4_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4161335 ) N ;
   - gpio2_4_hld_ovr + NET gpio2_4_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4165975 ) N ;
   - gpio2_4_inp_dis + NET gpio2_4_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4147865 ) N ;
   - gpio2_4_enable_inp_h + NET gpio2_4_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4153695 ) N ;
   - gpio2_4_out + NET gpio2_4_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4169835 ) N ;
   - gpio2_4_dm[2] + NET gpio2_4_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4163555 ) N ;
   - gpio2_4_enable_vswitch_h + NET gpio2_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4175835 ) N ;
   - gpio2_3_hld_h_n + NET gpio2_3_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3953245 ) N ;
   - gpio2_4_analog_en + NET gpio2_4_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4131165 ) N ;
   - gpio2_3_enable_vdda_h + NET gpio2_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3974435 ) N ;
   - gpio2_3_pad_a_esd_1_h + NET gpio2_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 3917385 ) N ;
   - gpio2_3_vtrip_sel + NET gpio2_3_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3978745 ) N ;
   - gpio2_3_analog_sel + NET gpio2_3_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3956335 ) N ;
   - gpio2_3_ib_mode_sel + NET gpio2_3_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3980465 ) N ;
   - gpio2_3_inp_dis + NET gpio2_3_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3942865 ) N ;
   - gpio2_3_oe_n + NET gpio2_3_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3982515 ) N ;
   - gpio2_3_dm[2] + NET gpio2_3_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3958555 ) N ;
   - gpio2_3_in_h + NET gpio2_3_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 3985290 ) N ;
   - gpio2_3_analog_en + NET gpio2_3_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3926165 ) N ;
   - gpio2_4_zero + NET gpio2_4_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4101815 ) N ;
   - gpio2_4_one + NET gpio2_4_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4099565 ) N ;
   - gpio2_3_zero + NET gpio2_3_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3896815 ) N ;
   - gpio2_3_dm[1] + NET gpio2_3_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3920185 ) N ;
   - gpio2_3_one + NET gpio2_3_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3894565 ) N ;
   - gpio2_3_enable_inp_h + NET gpio2_3_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3948695 ) N ;
   - gpio2_4_tie_lo_esd + NET gpio2_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4107815 ) N ;
   - gpio2_3_dm[0] + NET gpio2_3_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3937225 ) N ;
   - gpio2_4_dm[1] + NET gpio2_4_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4125185 ) N ;
   - gpio2_3_pad_a_noesd_h + NET gpio2_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 3922645 ) N ;
   - gpio2_3_hld_ovr + NET gpio2_3_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3960975 ) N ;
   - gpio2_4_enable_vddio + NET gpio2_4_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4112265 ) N ;
   - gpio2_3_enable_h + NET gpio2_3_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3950975 ) N ;
   - gpio2_4_slow + NET gpio2_4_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 4113635 ) N ;
   - gpio2_3_out + NET gpio2_3_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3964835 ) N ;
   - gpio2_3_tie_lo_esd + NET gpio2_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3902815 ) N ;
   - gpio2_4_pad_a_esd_0_h + NET gpio2_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 4115230 ) N ;
   - gpio2_3_analog_pol + NET gpio2_3_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3939965 ) N ;
   - gpio2_3_enable_vddio + NET gpio2_3_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3907265 ) N ;
   - gpio2_4_pad_a_esd_1_h + NET gpio2_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 4122385 ) N ;
   - gpio2_3_slow + NET gpio2_3_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3908635 ) N ;
   - gpio2_3_enable_vswitch_h + NET gpio2_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3970835 ) N ;
   - gpio2_3_pad_a_esd_0_h + NET gpio2_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 3910230 ) N ;
   - gpio2_4_pad_a_noesd_h + NET gpio2_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 4127645 ) N ;
   - gpio2_0_in + NET gpio2_0_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3590705 ) N ;
   - gpio2_0_tie_hi_esd + NET gpio2_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3589305 ) N ;
   - gpio2_1_in + NET gpio2_1_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3695705 ) N ;
   - gpio2_1_tie_hi_esd + NET gpio2_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3694305 ) N ;
   - gpio2_2_in + NET gpio2_2_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3800705 ) N ;
   - gpio2_2_tie_hi_esd + NET gpio2_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3799305 ) N ;
   - gpio2_2_dm[2] + NET gpio2_2_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3853555 ) N ;
   - gpio2_2_enable_vswitch_h + NET gpio2_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3865835 ) N ;
   - gpio2_2_hld_h_n + NET gpio2_2_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3848245 ) N ;
   - gpio2_2_enable_vdda_h + NET gpio2_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3869435 ) N ;
   - gpio2_2_enable_h + NET gpio2_2_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3845975 ) N ;
   - gpio2_2_vtrip_sel + NET gpio2_2_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3873745 ) N ;
   - gpio2_2_ib_mode_sel + NET gpio2_2_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3875465 ) N ;
   - gpio2_2_analog_sel + NET gpio2_2_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3851335 ) N ;
   - gpio2_2_oe_n + NET gpio2_2_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3877515 ) N ;
   - gpio2_2_hld_ovr + NET gpio2_2_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3855975 ) N ;
   - gpio2_2_in_h + NET gpio2_2_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 3880290 ) N ;
   - gpio2_2_out + NET gpio2_2_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3859835 ) N ;
   - gpio2_2_dm[1] + NET gpio2_2_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3815185 ) N ;
   - gpio2_2_pad_a_esd_1_h + NET gpio2_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 3812385 ) N ;
   - gpio2_2_dm[0] + NET gpio2_2_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3832225 ) N ;
   - gpio2_1_in_h + NET gpio2_1_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 3775290 ) N ;
   - gpio2_2_zero + NET gpio2_2_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3791815 ) N ;
   - gpio2_2_enable_vddio + NET gpio2_2_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3802265 ) N ;
   - gpio2_2_one + NET gpio2_2_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3789565 ) N ;
   - gpio2_2_analog_pol + NET gpio2_2_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3834965 ) N ;
   - gpio2_1_one + NET gpio2_1_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3684565 ) N ;
   - gpio2_2_pad_a_esd_0_h + NET gpio2_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 3805230 ) N ;
   - gpio2_1_oe_n + NET gpio2_1_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3772515 ) N ;
   - gpio2_2_inp_dis + NET gpio2_2_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3837865 ) N ;
   - gpio2_2_slow + NET gpio2_2_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3803635 ) N ;
   - gpio2_2_analog_en + NET gpio2_2_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3821165 ) N ;
   - gpio2_1_zero + NET gpio2_1_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3686815 ) N ;
   - gpio2_2_tie_lo_esd + NET gpio2_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3797815 ) N ;
   - gpio2_2_enable_inp_h + NET gpio2_2_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3843695 ) N ;
   - gpio2_2_pad_a_noesd_h + NET gpio2_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 3817645 ) N ;
   - gpio2_0_tie_lo_esd + NET gpio2_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3587815 ) N ;
   - gpio2_0_enable_vddio + NET gpio2_0_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3592265 ) N ;
   - gpio2_0_slow + NET gpio2_0_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3593635 ) N ;
   - gpio2_0_pad_a_esd_0_h + NET gpio2_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 3595230 ) N ;
   - gpio2_0_pad_a_esd_1_h + NET gpio2_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 3602385 ) N ;
   - gpio2_0_pad_a_noesd_h + NET gpio2_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 3607645 ) N ;
   - gpio2_0_analog_en + NET gpio2_0_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3611165 ) N ;
   - gpio2_0_analog_pol + NET gpio2_0_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3624965 ) N ;
   - gpio2_0_inp_dis + NET gpio2_0_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3627865 ) N ;
   - gpio2_0_enable_inp_h + NET gpio2_0_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3633695 ) N ;
   - gpio2_0_enable_h + NET gpio2_0_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3635975 ) N ;
   - gpio2_0_hld_h_n + NET gpio2_0_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3638245 ) N ;
   - gpio2_0_analog_sel + NET gpio2_0_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3641335 ) N ;
   - gpio2_0_dm[2] + NET gpio2_0_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3643555 ) N ;
   - gpio2_0_dm[1] + NET gpio2_0_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3605185 ) N ;
   - gpio2_0_dm[0] + NET gpio2_0_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3622225 ) N ;
   - gpio2_0_hld_ovr + NET gpio2_0_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3645975 ) N ;
   - gpio2_0_out + NET gpio2_0_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3649835 ) N ;
   - gpio2_0_enable_vswitch_h + NET gpio2_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3655835 ) N ;
   - gpio2_0_enable_vdda_h + NET gpio2_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3659435 ) N ;
   - gpio2_0_vtrip_sel + NET gpio2_0_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3663745 ) N ;
   - gpio2_0_ib_mode_sel + NET gpio2_0_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3665465 ) N ;
   - gpio2_0_oe_n + NET gpio2_0_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3667515 ) N ;
   - gpio2_0_in_h + NET gpio2_0_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 3670290 ) N ;
   - gpio2_1_tie_lo_esd + NET gpio2_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3692815 ) N ;
   - gpio2_1_enable_vddio + NET gpio2_1_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3697265 ) N ;
   - gpio2_1_slow + NET gpio2_1_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3698635 ) N ;
   - gpio2_1_pad_a_esd_0_h + NET gpio2_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 3700230 ) N ;
   - gpio2_1_pad_a_esd_1_h + NET gpio2_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 3707385 ) N ;
   - gpio2_1_pad_a_noesd_h + NET gpio2_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 3712645 ) N ;
   - gpio2_1_analog_en + NET gpio2_1_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3716165 ) N ;
   - gpio2_1_analog_pol + NET gpio2_1_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3729965 ) N ;
   - gpio2_1_inp_dis + NET gpio2_1_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3732865 ) N ;
   - gpio2_1_enable_inp_h + NET gpio2_1_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3738695 ) N ;
   - gpio2_1_enable_h + NET gpio2_1_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3740975 ) N ;
   - gpio2_1_hld_h_n + NET gpio2_1_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3743245 ) N ;
   - gpio2_1_analog_sel + NET gpio2_1_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3746335 ) N ;
   - gpio2_1_dm[2] + NET gpio2_1_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3748555 ) N ;
   - gpio2_1_dm[1] + NET gpio2_1_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3710185 ) N ;
   - gpio2_1_dm[0] + NET gpio2_1_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3727225 ) N ;
   - gpio2_1_hld_ovr + NET gpio2_1_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3750975 ) N ;
   - gpio2_1_out + NET gpio2_1_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3754835 ) N ;
   - gpio2_1_enable_vswitch_h + NET gpio2_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3760835 ) N ;
   - gpio2_1_enable_vdda_h + NET gpio2_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3764435 ) N ;
   - gpio2_1_vtrip_sel + NET gpio2_1_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3768745 ) N ;
   - gpio2_1_ib_mode_sel + NET gpio2_1_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3770465 ) N ;
   - vdda0 + NET vdda0
     + USE POWER
     + PORT
        + LAYER met3 ( -11950 -2500 ) ( 11950 2500 )        + PLACED ( 1681445 4777535 ) N ;
   - vddio + NET vddio
     + USE POWER
     + PORT
        + LAYER met3 ( -11950 -2500 ) ( 11950 2500 )        + PLACED ( 1796445 4777535 ) N ;
   - vssa1 + NET vssa1
     + USE GROUND
     + PORT
        + LAYER met3 ( -2765 -11950 ) ( 2765 11950 )        + PLACED ( 3177765 3403660 ) N 
     + PORT
        + LAYER met3 ( -3280 -12005 ) ( 3280 12005 )        + PLACED ( 3178740 1490495 ) N ;
   - vdda1 + NET vdda1
     + USE POWER
     + PORT
        + LAYER met3 ( -2765 -11950 ) ( 2765 11950 )        + PLACED ( 3177765 3283660 ) N 
     + PORT
        + LAYER met3 ( -3280 -12005 ) ( 3280 12005 )        + PLACED ( 3178740 1370495 ) N ;
   - gpio1_7_tie_hi_esd + NET gpio1_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3015860 ) N ;
   - gpio1_7_dm[2] + NET gpio1_7_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3037440 ) N ;
   - gpio1_7_dm[1] + NET gpio1_7_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3017560 ) N ;
   - gpio1_7_dm[0] + NET gpio1_7_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3016710 ) N ;
   - gpio1_7_slow + NET gpio1_7_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3020695 ) N ;
   - gpio1_7_oe_n + NET gpio1_7_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3021390 ) N ;
   - gpio1_7_tie_lo_esd + NET gpio1_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 3030410 ) N ;
   - gpio1_7_inp_dis + NET gpio1_7_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3038290 ) N ;
   - gpio1_7_enable_vddio + NET gpio1_7_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 3177600 3049970 ) N ;
   - gpio1_7_vtrip_sel + NET gpio1_7_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3058170 ) N ;
   - gpio1_7_ib_mode_sel[1] + NET gpio1_7_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3078900 ) N ;
   - gpio1_7_ib_mode_sel[0] + NET gpio1_7_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3059020 ) N ;
   - gpio1_7_out + NET gpio1_7_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3071710 ) N ;
   - gpio1_7_slew_ctl[1] + NET gpio1_7_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3099630 ) N ;
   - gpio1_7_slew_ctl[0] + NET gpio1_7_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3079750 ) N ;
   - gpio1_7_analog_pol + NET gpio1_7_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3080600 ) N ;
   - gpio1_7_analog_sel + NET gpio1_7_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3094180 ) N ;
   - gpio1_7_hys_trim + NET gpio1_7_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3100480 ) N ;
   - gpio1_7_vinref + NET gpio1_7_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3101800 ) N ;
   - gpio1_7_hld_ovr + NET gpio1_7_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3118480 ) N ;
   - gpio1_7_in_h + NET gpio1_7_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3121455 ) N ;
   - gpio1_7_enable_h + NET gpio1_7_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3123700 ) N ;
   - gpio1_7_in + NET gpio1_7_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3125455 ) N ;
   - gpio1_7_hld_h_n + NET gpio1_7_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3126200 ) N ;
   - gpio1_7_enable_vdda_h + NET gpio1_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3137065 ) N ;
   - gpio1_7_analog_en + NET gpio1_7_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3137720 ) N ;
   - gpio1_7_enable_inp_h + NET gpio1_7_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 3138725 ) N ;
   - gpio1_7_enable_vswitch_h + NET gpio1_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 3139935 ) N ;
   - gpio1_7_pad_a_noesd_h + NET gpio1_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 3142815 ) N ;
   - gpio1_7_pad_a_esd_0_h + NET gpio1_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 3144100 ) N ;
   - gpio1_7_pad_a_esd_1_h + NET gpio1_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 3145370 ) N ;
   - gpio1_7_zero + NET gpio1_7_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 2996815 ) N ;
   - gpio1_7_one + NET gpio1_7_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 2994565 ) N ;
   - gpio2_0_zero + NET gpio2_0_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3581815 ) N ;
   - gpio2_0_one + NET gpio2_0_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 3579565 ) N ;
   - gpio1_5_dm[2] + NET gpio1_5_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2707440 ) N ;
   - gpio1_5_dm[1] + NET gpio1_5_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2687560 ) N ;
   - gpio1_5_slow + NET gpio1_5_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2690695 ) N ;
   - gpio1_5_oe_n + NET gpio1_5_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2691390 ) N ;
   - gpio1_5_tie_lo_esd + NET gpio1_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2700410 ) N ;
   - gpio1_5_inp_dis + NET gpio1_5_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2708290 ) N ;
   - gpio1_5_enable_vddio + NET gpio1_5_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 3177600 2719970 ) N ;
   - gpio1_5_vtrip_sel + NET gpio1_5_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2728170 ) N ;
   - gpio1_5_ib_mode_sel[1] + NET gpio1_5_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2748900 ) N ;
   - gpio1_5_ib_mode_sel[0] + NET gpio1_5_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2729020 ) N ;
   - gpio1_5_out + NET gpio1_5_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2741710 ) N ;
   - gpio1_5_slew_ctl[1] + NET gpio1_5_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2769630 ) N ;
   - gpio1_5_slew_ctl[0] + NET gpio1_5_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2749750 ) N ;
   - gpio1_5_analog_pol + NET gpio1_5_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2750600 ) N ;
   - gpio1_5_analog_sel + NET gpio1_5_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2764180 ) N ;
   - gpio1_6_pad_a_noesd_h + NET gpio1_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2977815 ) N ;
   - gpio1_6_pad_a_esd_0_h + NET gpio1_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2979100 ) N ;
   - gpio1_6_analog_sel + NET gpio1_6_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2929180 ) N ;
   - gpio1_6_pad_a_esd_1_h + NET gpio1_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2980370 ) N ;
   - gpio1_6_hys_trim + NET gpio1_6_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2935480 ) N ;
   - gpio1_6_vinref + NET gpio1_6_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2936800 ) N ;
   - gpio1_6_hld_ovr + NET gpio1_6_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2953480 ) N ;
   - gpio1_6_in_h + NET gpio1_6_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2956455 ) N ;
   - gpio1_6_enable_h + NET gpio1_6_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2958700 ) N ;
   - gpio1_6_in + NET gpio1_6_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2960455 ) N ;
   - gpio1_6_hld_h_n + NET gpio1_6_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2961200 ) N ;
   - gpio1_6_enable_vdda_h + NET gpio1_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2972065 ) N ;
   - gpio1_6_analog_en + NET gpio1_6_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2972720 ) N ;
   - gpio1_6_enable_inp_h + NET gpio1_6_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2973725 ) N ;
   - gpio1_6_enable_vswitch_h + NET gpio1_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2974935 ) N ;
   - gpio1_6_zero + NET gpio1_6_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 2831815 ) N ;
   - gpio1_6_one + NET gpio1_6_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 2829565 ) N ;
   - gpio1_5_hys_trim + NET gpio1_5_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2770480 ) N ;
   - gpio1_5_vinref + NET gpio1_5_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2771800 ) N ;
   - gpio1_5_hld_ovr + NET gpio1_5_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2788480 ) N ;
   - gpio1_5_in_h + NET gpio1_5_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2791455 ) N ;
   - gpio1_5_enable_h + NET gpio1_5_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2793700 ) N ;
   - gpio1_5_in + NET gpio1_5_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2795455 ) N ;
   - gpio1_5_hld_h_n + NET gpio1_5_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2796200 ) N ;
   - gpio1_5_enable_vdda_h + NET gpio1_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2807065 ) N ;
   - gpio1_5_analog_en + NET gpio1_5_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2807720 ) N ;
   - gpio1_5_enable_inp_h + NET gpio1_5_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2808725 ) N ;
   - gpio1_5_enable_vswitch_h + NET gpio1_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2809935 ) N ;
   - gpio1_5_pad_a_noesd_h + NET gpio1_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2812815 ) N ;
   - gpio1_5_pad_a_esd_0_h + NET gpio1_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2814100 ) N ;
   - gpio1_5_pad_a_esd_1_h + NET gpio1_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2815370 ) N ;
   - gpio1_6_tie_hi_esd + NET gpio1_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2850860 ) N ;
   - gpio1_6_dm[2] + NET gpio1_6_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2872440 ) N ;
   - gpio1_6_dm[1] + NET gpio1_6_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2852560 ) N ;
   - gpio1_6_dm[0] + NET gpio1_6_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2851710 ) N ;
   - gpio1_6_slow + NET gpio1_6_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2855695 ) N ;
   - gpio1_6_oe_n + NET gpio1_6_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2856390 ) N ;
   - gpio1_6_tie_lo_esd + NET gpio1_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2865410 ) N ;
   - gpio1_6_inp_dis + NET gpio1_6_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2873290 ) N ;
   - gpio1_6_enable_vddio + NET gpio1_6_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 3177600 2884970 ) N ;
   - gpio1_6_vtrip_sel + NET gpio1_6_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2893170 ) N ;
   - gpio1_6_ib_mode_sel[1] + NET gpio1_6_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2913900 ) N ;
   - gpio1_6_ib_mode_sel[0] + NET gpio1_6_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2894020 ) N ;
   - gpio1_6_out + NET gpio1_6_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2906710 ) N ;
   - gpio1_6_slew_ctl[1] + NET gpio1_6_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2934630 ) N ;
   - gpio1_6_slew_ctl[0] + NET gpio1_6_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2914750 ) N ;
   - gpio1_6_analog_pol + NET gpio1_6_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2915600 ) N ;
   - gpio1_4_pad_a_esd_1_h + NET gpio1_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2650370 ) N ;
   - gpio1_5_tie_hi_esd + NET gpio1_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2685860 ) N ;
   - gpio1_4_slow + NET gpio1_4_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2525695 ) N ;
   - gpio1_4_dm[1] + NET gpio1_4_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2522560 ) N ;
   - gpio1_4_tie_lo_esd + NET gpio1_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2535410 ) N ;
   - gpio1_4_dm[0] + NET gpio1_4_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2521710 ) N ;
   - gpio1_4_inp_dis + NET gpio1_4_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2543290 ) N ;
   - gpio1_4_enable_vddio + NET gpio1_4_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 3177600 2554970 ) N ;
   - gpio1_4_vtrip_sel + NET gpio1_4_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2563170 ) N ;
   - gpio1_4_ib_mode_sel[1] + NET gpio1_4_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2583900 ) N ;
   - gpio1_5_dm[0] + NET gpio1_5_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2686710 ) N ;
   - gpio1_4_oe_n + NET gpio1_4_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2526390 ) N ;
   - gpio1_4_ib_mode_sel[0] + NET gpio1_4_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2564020 ) N ;
   - gpio1_4_zero + NET gpio1_4_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 2501815 ) N ;
   - gpio1_4_one + NET gpio1_4_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 2499565 ) N ;
   - gpio1_4_out + NET gpio1_4_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2576710 ) N ;
   - gpio1_4_slew_ctl[1] + NET gpio1_4_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2604630 ) N ;
   - gpio1_5_zero + NET gpio1_5_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 2666815 ) N ;
   - gpio1_5_one + NET gpio1_5_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 2664565 ) N ;
   - gpio1_4_slew_ctl[0] + NET gpio1_4_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2584750 ) N ;
   - gpio1_4_analog_pol + NET gpio1_4_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2585600 ) N ;
   - gpio1_4_analog_sel + NET gpio1_4_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2599180 ) N ;
   - gpio1_4_hys_trim + NET gpio1_4_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2605480 ) N ;
   - gpio1_4_tie_hi_esd + NET gpio1_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2520860 ) N ;
   - gpio1_4_vinref + NET gpio1_4_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2606800 ) N ;
   - gpio1_4_dm[2] + NET gpio1_4_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2542440 ) N ;
   - gpio1_4_hld_ovr + NET gpio1_4_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2623480 ) N ;
   - gpio1_4_in_h + NET gpio1_4_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2626455 ) N ;
   - gpio1_4_enable_h + NET gpio1_4_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2628700 ) N ;
   - gpio1_4_in + NET gpio1_4_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2630455 ) N ;
   - gpio1_4_hld_h_n + NET gpio1_4_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2631200 ) N ;
   - gpio1_4_enable_vdda_h + NET gpio1_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2642065 ) N ;
   - gpio1_4_analog_en + NET gpio1_4_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2642720 ) N ;
   - gpio1_4_enable_inp_h + NET gpio1_4_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2643725 ) N ;
   - gpio1_4_enable_vswitch_h + NET gpio1_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2644935 ) N ;
   - gpio1_4_pad_a_noesd_h + NET gpio1_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2647815 ) N ;
   - gpio1_4_pad_a_esd_0_h + NET gpio1_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2649100 ) N ;
   - vssa0 + NET vssa0
     + USE GROUND
     + PORT
        + LAYER met3 ( -11950 -2500 ) ( 11950 2500 )        + PLACED ( 1336445 4777035 ) N ;
   - vccd2 + NET vccd2
     + USE POWER
     + PORT
        + LAYER met3 ( -11600 -3280 ) ( 11600 3280 )        + PLACED ( 766600 4776445 ) N 
     + PORT
        + LAYER met3 ( -11950 -3280 ) ( 11950 3280 )        + PLACED ( 81700 4776445 ) N 
     + PORT
        + LAYER met3 ( -12000 -3280 ) ( 12000 3280 )        + PLACED ( 31500 4776445 ) N 
     + PORT
        + LAYER met3 ( -16720 -11625 ) ( 16720 11625 )        + PLACED ( 13720 4577625 ) N 
     + PORT
        + LAYER met3 ( -16720 -12000 ) ( 16720 12000 )        + PLACED ( 12130 3512500 ) N 
     + PORT
        + LAYER met3 ( -16720 -11950 ) ( 16720 11950 )        + PLACED ( 12130 3562700 ) N 
     + PORT
        + LAYER met3 ( -16720 -11625 ) ( 16720 11625 )        + PLACED ( 12130 2239625 ) N 
     + PORT
        + LAYER met3 ( -16720 -11950 ) ( 16720 11950 )        + PLACED ( 13720 654700 ) N 
     + PORT
        + LAYER met3 ( -16720 -12000 ) ( 16720 12000 )        + PLACED ( 13720 604500 ) N ;
   - vssd2 + NET vssd2
     + USE GROUND
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 791760 4776445 ) N 
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 741490 4776445 ) N 
     + PORT
        + LAYER met3 ( -11655 -3280 ) ( 11655 3280 )        + PLACED ( 56605 4776445 ) N 
     + PORT
        + LAYER met3 ( -16720 -11950 ) ( 16720 11950 )        + PLACED ( 13720 4602700 ) N 
     + PORT
        + LAYER met3 ( -16720 -12000 ) ( 16720 12000 )        + PLACED ( 13720 4552500 ) N 
     + PORT
        + LAYER met3 ( -16720 -11625 ) ( 16720 11625 )        + PLACED ( 12130 3537625 ) N 
     + PORT
        + LAYER met3 ( -16720 -11950 ) ( 16720 11950 )        + PLACED ( 12130 2264720 ) N 
     + PORT
        + LAYER met3 ( -16720 -12000 ) ( 16720 12000 )        + PLACED ( 12130 2214500 ) N 
     + PORT
        + LAYER met3 ( -16720 -11625 ) ( 16720 11625 )        + PLACED ( 13720 629625 ) N ;
   - gpio5_0_one + NET gpio5_0_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4526435 ) N ;
   - gpio5_0_zero + NET gpio5_0_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4524185 ) N ;
   - gpio5_0_dm[0] + NET gpio5_0_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4483775 ) N ;
   - gpio5_0_dm[1] + NET gpio5_0_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4500815 ) N ;
   - gpio5_0_analog_pol + NET gpio5_0_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4481035 ) N ;
   - gpio5_0_analog_en + NET gpio5_0_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4494835 ) N ;
   - gpio5_0_pad_a_noesd_h + NET gpio5_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 4498355 ) N ;
   - gpio5_0_pad_a_esd_1_h + NET gpio5_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 4503615 ) N ;
   - gpio5_0_pad_a_esd_0_h + NET gpio5_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 4510770 ) N ;
   - gpio5_0_slow + NET gpio5_0_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4512365 ) N ;
   - gpio5_0_enable_vddio + NET gpio5_0_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4513735 ) N ;
   - gpio5_0_tie_hi_esd + NET gpio5_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4516695 ) N ;
   - gpio5_0_in + NET gpio5_0_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4515295 ) N ;
   - gpio5_0_tie_lo_esd + NET gpio5_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4518185 ) N ;
   - muxsplit_nw_hld_vdda_h_n + NET muxsplit_nw_hld_vdda_h_n
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 4770920 ) N ;
   - muxsplit_nw_enable_vdda_h + NET muxsplit_nw_enable_vdda_h
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 4766520 ) N ;
   - muxsplit_nw_switch_aa_sl + NET muxsplit_nw_switch_aa_sl
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 4748410 ) N ;
   - muxsplit_nw_switch_aa_s0 + NET muxsplit_nw_switch_aa_s0
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 4747150 ) N ;
   - muxsplit_nw_switch_bb_s0 + NET muxsplit_nw_switch_bb_s0
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 4745890 ) N ;
   - muxsplit_nw_switch_bb_sl + NET muxsplit_nw_switch_bb_sl
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 4744630 ) N ;
   - muxsplit_nw_switch_bb_sr + NET muxsplit_nw_switch_bb_sr
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 4743370 ) N ;
   - muxsplit_nw_switch_aa_sr + NET muxsplit_nw_switch_aa_sr
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 4741690 ) N ;
   - gpio5_2_tie_hi_esd + NET gpio5_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4306695 ) N ;
   - gpio5_2_in + NET gpio5_2_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4305295 ) N ;
   - gpio5_2_tie_lo_esd + NET gpio5_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4308185 ) N ;
   - gpio5_1_one + NET gpio5_1_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4421435 ) N ;
   - gpio5_1_zero + NET gpio5_1_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4419185 ) N ;
   - gpio5_1_in_h + NET gpio5_1_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 4330710 ) N ;
   - gpio5_1_oe_n + NET gpio5_1_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4333485 ) N ;
   - gpio5_1_ib_mode_sel + NET gpio5_1_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4335535 ) N ;
   - gpio5_1_vtrip_sel + NET gpio5_1_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4337255 ) N ;
   - gpio5_1_enable_vdda_h + NET gpio5_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4341565 ) N ;
   - gpio5_1_enable_vswitch_h + NET gpio5_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4345165 ) N ;
   - gpio5_1_out + NET gpio5_1_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4351165 ) N ;
   - gpio5_1_hld_ovr + NET gpio5_1_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4355025 ) N ;
   - gpio5_1_dm[0] + NET gpio5_1_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4378775 ) N ;
   - gpio5_1_dm[1] + NET gpio5_1_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4395815 ) N ;
   - gpio5_1_dm[2] + NET gpio5_1_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4357445 ) N ;
   - gpio5_1_analog_sel + NET gpio5_1_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4359665 ) N ;
   - gpio5_1_hld_h_n + NET gpio5_1_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4362755 ) N ;
   - gpio5_1_enable_h + NET gpio5_1_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4365025 ) N ;
   - gpio5_1_enable_inp_h + NET gpio5_1_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4367305 ) N ;
   - gpio5_1_inp_dis + NET gpio5_1_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4373135 ) N ;
   - gpio5_1_analog_pol + NET gpio5_1_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4376035 ) N ;
   - gpio5_1_analog_en + NET gpio5_1_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4389835 ) N ;
   - gpio5_1_pad_a_noesd_h + NET gpio5_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 4393355 ) N ;
   - gpio5_1_pad_a_esd_1_h + NET gpio5_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 4398615 ) N ;
   - gpio5_1_pad_a_esd_0_h + NET gpio5_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 4405770 ) N ;
   - gpio5_1_slow + NET gpio5_1_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4407365 ) N ;
   - gpio5_1_enable_vddio + NET gpio5_1_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4408735 ) N ;
   - gpio5_1_tie_hi_esd + NET gpio5_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4411695 ) N ;
   - gpio5_1_in + NET gpio5_1_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4410295 ) N ;
   - gpio5_1_tie_lo_esd + NET gpio5_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4413185 ) N ;
   - gpio5_3_pad_a_noesd_h + NET gpio5_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 4183355 ) N ;
   - gpio5_3_pad_a_esd_1_h + NET gpio5_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 4188615 ) N ;
   - gpio5_3_pad_a_esd_0_h + NET gpio5_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 4195770 ) N ;
   - gpio5_3_slow + NET gpio5_3_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4197365 ) N ;
   - gpio5_3_enable_vddio + NET gpio5_3_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4198735 ) N ;
   - gpio5_3_one + NET gpio5_3_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4211435 ) N ;
   - gpio5_3_zero + NET gpio5_3_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4209185 ) N ;
   - gpio5_3_dm[1] + NET gpio5_3_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4185815 ) N ;
   - gpio5_3_tie_hi_esd + NET gpio5_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4201695 ) N ;
   - gpio5_3_in + NET gpio5_3_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4200295 ) N ;
   - gpio5_0_in_h + NET gpio5_0_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 4435710 ) N ;
   - gpio5_0_oe_n + NET gpio5_0_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4438485 ) N ;
   - gpio5_0_ib_mode_sel + NET gpio5_0_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4440535 ) N ;
   - gpio5_0_vtrip_sel + NET gpio5_0_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4442255 ) N ;
   - gpio5_0_enable_vdda_h + NET gpio5_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4446565 ) N ;
   - gpio5_0_enable_vswitch_h + NET gpio5_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4450165 ) N ;
   - gpio5_0_out + NET gpio5_0_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4456165 ) N ;
   - gpio5_0_hld_ovr + NET gpio5_0_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4460025 ) N ;
   - gpio5_3_tie_lo_esd + NET gpio5_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4203185 ) N ;
   - gpio5_2_one + NET gpio5_2_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4316435 ) N ;
   - gpio5_0_dm[2] + NET gpio5_0_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4462445 ) N ;
   - gpio5_0_analog_sel + NET gpio5_0_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4464665 ) N ;
   - gpio5_0_hld_h_n + NET gpio5_0_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4467755 ) N ;
   - gpio5_0_enable_h + NET gpio5_0_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4470025 ) N ;
   - gpio5_0_enable_inp_h + NET gpio5_0_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4472305 ) N ;
   - gpio5_0_inp_dis + NET gpio5_0_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4478135 ) N ;
   - gpio5_2_zero + NET gpio5_2_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4314185 ) N ;
   - gpio5_2_in_h + NET gpio5_2_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 4225710 ) N ;
   - gpio5_2_oe_n + NET gpio5_2_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4228485 ) N ;
   - gpio5_2_ib_mode_sel + NET gpio5_2_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4230535 ) N ;
   - gpio5_2_vtrip_sel + NET gpio5_2_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4232255 ) N ;
   - gpio5_2_enable_vdda_h + NET gpio5_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4236565 ) N ;
   - gpio5_2_enable_vswitch_h + NET gpio5_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4240165 ) N ;
   - gpio5_2_out + NET gpio5_2_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4246165 ) N ;
   - gpio5_2_hld_ovr + NET gpio5_2_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4250025 ) N ;
   - gpio5_2_dm[0] + NET gpio5_2_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4273775 ) N ;
   - gpio5_2_dm[1] + NET gpio5_2_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4290815 ) N ;
   - gpio5_2_dm[2] + NET gpio5_2_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4252445 ) N ;
   - gpio5_2_analog_sel + NET gpio5_2_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4254665 ) N ;
   - gpio5_2_hld_h_n + NET gpio5_2_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4257755 ) N ;
   - gpio5_2_enable_h + NET gpio5_2_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4260025 ) N ;
   - gpio5_2_enable_inp_h + NET gpio5_2_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4262305 ) N ;
   - gpio5_2_inp_dis + NET gpio5_2_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4268135 ) N ;
   - gpio5_2_analog_pol + NET gpio5_2_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4271035 ) N ;
   - gpio5_2_analog_en + NET gpio5_2_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4284835 ) N ;
   - gpio5_2_pad_a_noesd_h + NET gpio5_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 4288355 ) N ;
   - gpio5_2_pad_a_esd_1_h + NET gpio5_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 4293615 ) N ;
   - gpio5_2_pad_a_esd_0_h + NET gpio5_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 4300770 ) N ;
   - gpio5_2_slow + NET gpio5_2_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4302365 ) N ;
   - gpio5_2_enable_vddio + NET gpio5_2_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4303735 ) N ;
   - gpio5_4_slow + NET gpio5_4_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3992365 ) N ;
   - gpio5_4_pad_a_esd_0_h + NET gpio5_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 3990770 ) N ;
   - gpio5_3_in_h + NET gpio5_3_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 4120710 ) N ;
   - gpio5_3_oe_n + NET gpio5_3_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4123485 ) N ;
   - gpio5_3_ib_mode_sel + NET gpio5_3_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4125535 ) N ;
   - gpio5_3_vtrip_sel + NET gpio5_3_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4127255 ) N ;
   - gpio5_4_pad_a_esd_1_h + NET gpio5_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 3983615 ) N ;
   - gpio5_4_pad_a_noesd_h + NET gpio5_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 3978355 ) N ;
   - gpio5_4_analog_en + NET gpio5_4_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3974835 ) N ;
   - gpio5_4_analog_pol + NET gpio5_4_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3961035 ) N ;
   - gpio5_4_inp_dis + NET gpio5_4_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3958135 ) N ;
   - gpio5_4_enable_inp_h + NET gpio5_4_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3952305 ) N ;
   - gpio5_4_enable_h + NET gpio5_4_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3950025 ) N ;
   - gpio5_4_hld_h_n + NET gpio5_4_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3947755 ) N ;
   - gpio5_4_analog_sel + NET gpio5_4_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3944665 ) N ;
   - gpio5_4_dm[2] + NET gpio5_4_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3942445 ) N ;
   - gpio5_4_dm[1] + NET gpio5_4_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3980815 ) N ;
   - gpio5_4_dm[0] + NET gpio5_4_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3963775 ) N ;
   - gpio5_4_hld_ovr + NET gpio5_4_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3940025 ) N ;
   - gpio5_4_out + NET gpio5_4_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3936165 ) N ;
   - gpio5_4_enable_vswitch_h + NET gpio5_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3930165 ) N ;
   - gpio5_4_enable_vdda_h + NET gpio5_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3926565 ) N ;
   - gpio5_4_vtrip_sel + NET gpio5_4_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3922255 ) N ;
   - gpio5_4_ib_mode_sel + NET gpio5_4_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3920535 ) N ;
   - gpio5_4_oe_n + NET gpio5_4_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3918485 ) N ;
   - gpio5_4_in_h + NET gpio5_4_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 3915710 ) N ;
   - gpio5_4_zero + NET gpio5_4_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4004185 ) N ;
   - gpio5_4_one + NET gpio5_4_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4006435 ) N ;
   - gpio5_5_tie_lo_esd + NET gpio5_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3893185 ) N ;
   - gpio5_5_in + NET gpio5_5_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3890295 ) N ;
   - gpio5_5_tie_hi_esd + NET gpio5_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3891695 ) N ;
   - gpio5_5_enable_vddio + NET gpio5_5_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3888735 ) N ;
   - gpio5_5_slow + NET gpio5_5_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3887365 ) N ;
   - gpio5_5_pad_a_esd_0_h + NET gpio5_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 3885770 ) N ;
   - gpio5_5_zero + NET gpio5_5_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3899185 ) N ;
   - gpio5_5_one + NET gpio5_5_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3901435 ) N ;
   - gpio5_3_enable_inp_h + NET gpio5_3_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4157305 ) N ;
   - gpio5_3_inp_dis + NET gpio5_3_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4163135 ) N ;
   - gpio5_3_analog_pol + NET gpio5_3_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4166035 ) N ;
   - gpio5_3_analog_en + NET gpio5_3_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4179835 ) N ;
   - gpio5_3_out + NET gpio5_3_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4141165 ) N ;
   - gpio5_3_hld_ovr + NET gpio5_3_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4145025 ) N ;
   - gpio5_3_dm[0] + NET gpio5_3_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4168775 ) N ;
   - gpio5_3_dm[2] + NET gpio5_3_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4147445 ) N ;
   - gpio5_3_analog_sel + NET gpio5_3_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4149665 ) N ;
   - gpio5_3_hld_h_n + NET gpio5_3_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4152755 ) N ;
   - gpio5_3_enable_h + NET gpio5_3_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4155025 ) N ;
   - gpio5_3_enable_vdda_h + NET gpio5_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4131565 ) N ;
   - gpio5_3_enable_vswitch_h + NET gpio5_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 4135165 ) N ;
   - gpio5_4_tie_lo_esd + NET gpio5_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3998185 ) N ;
   - gpio5_4_in + NET gpio5_4_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3995295 ) N ;
   - gpio5_4_tie_hi_esd + NET gpio5_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3996695 ) N ;
   - gpio5_4_enable_vddio + NET gpio5_4_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3993735 ) N ;
   - gpio5_7_zero + NET gpio5_7_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3689185 ) N ;
   - gpio5_7_one + NET gpio5_7_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3691435 ) N ;
   - gpio5_6_in_h + NET gpio5_6_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 3705710 ) N ;
   - gpio5_6_zero + NET gpio5_6_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3794185 ) N ;
   - gpio5_6_one + NET gpio5_6_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3796435 ) N ;
   - gpio5_7_tie_lo_esd + NET gpio5_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3683185 ) N ;
   - gpio5_7_in + NET gpio5_7_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3680295 ) N ;
   - gpio5_7_tie_hi_esd + NET gpio5_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3681695 ) N ;
   - gpio5_7_enable_vddio + NET gpio5_7_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3678735 ) N ;
   - gpio5_7_slow + NET gpio5_7_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3677365 ) N ;
   - gpio5_7_pad_a_esd_0_h + NET gpio5_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 3675770 ) N ;
   - gpio5_5_analog_en + NET gpio5_5_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3869835 ) N ;
   - gpio5_5_analog_pol + NET gpio5_5_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3856035 ) N ;
   - gpio5_5_inp_dis + NET gpio5_5_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3853135 ) N ;
   - gpio5_5_dm[1] + NET gpio5_5_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3875815 ) N ;
   - gpio5_7_pad_a_esd_1_h + NET gpio5_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 3668615 ) N ;
   - gpio5_7_pad_a_noesd_h + NET gpio5_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 3663355 ) N ;
   - gpio5_7_analog_en + NET gpio5_7_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3659835 ) N ;
   - gpio5_7_analog_pol + NET gpio5_7_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3646035 ) N ;
   - gpio5_7_inp_dis + NET gpio5_7_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3643135 ) N ;
   - gpio5_5_enable_inp_h + NET gpio5_5_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3847305 ) N ;
   - gpio5_5_enable_h + NET gpio5_5_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3845025 ) N ;
   - gpio5_5_dm[0] + NET gpio5_5_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3858775 ) N ;
   - gpio5_5_pad_a_esd_1_h + NET gpio5_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 3878615 ) N ;
   - gpio5_5_pad_a_noesd_h + NET gpio5_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 3873355 ) N ;
   - gpio5_5_hld_h_n + NET gpio5_5_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3842755 ) N ;
   - gpio5_7_dm[2] + NET gpio5_7_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3627445 ) N ;
   - gpio5_7_dm[1] + NET gpio5_7_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3665815 ) N ;
   - gpio5_7_dm[0] + NET gpio5_7_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3648775 ) N ;
   - gpio5_7_hld_ovr + NET gpio5_7_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3625025 ) N ;
   - gpio5_5_analog_sel + NET gpio5_5_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3839665 ) N ;
   - gpio5_5_dm[2] + NET gpio5_5_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3837445 ) N ;
   - gpio5_7_enable_inp_h + NET gpio5_7_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3637305 ) N ;
   - gpio5_7_enable_h + NET gpio5_7_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3635025 ) N ;
   - gpio5_5_hld_ovr + NET gpio5_5_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3835025 ) N ;
   - gpio5_5_out + NET gpio5_5_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3831165 ) N ;
   - gpio5_5_enable_vswitch_h + NET gpio5_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3825165 ) N ;
   - gpio5_5_enable_vdda_h + NET gpio5_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3821565 ) N ;
   - gpio5_5_vtrip_sel + NET gpio5_5_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3817255 ) N ;
   - gpio5_5_ib_mode_sel + NET gpio5_5_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3815535 ) N ;
   - gpio5_5_oe_n + NET gpio5_5_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3813485 ) N ;
   - gpio5_5_in_h + NET gpio5_5_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 3810710 ) N ;
   - gpio5_7_hld_h_n + NET gpio5_7_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3632755 ) N ;
   - gpio5_7_analog_sel + NET gpio5_7_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3629665 ) N ;
   - gpio5_6_tie_lo_esd + NET gpio5_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3788185 ) N ;
   - gpio5_6_in + NET gpio5_6_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3785295 ) N ;
   - gpio5_6_tie_hi_esd + NET gpio5_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3786695 ) N ;
   - gpio5_6_enable_vddio + NET gpio5_6_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3783735 ) N ;
   - gpio5_6_slow + NET gpio5_6_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3782365 ) N ;
   - gpio5_6_pad_a_esd_0_h + NET gpio5_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 3780770 ) N ;
   - gpio5_6_pad_a_esd_1_h + NET gpio5_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 3773615 ) N ;
   - gpio5_6_pad_a_noesd_h + NET gpio5_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 3768355 ) N ;
   - gpio5_6_analog_en + NET gpio5_6_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3764835 ) N ;
   - gpio5_6_analog_pol + NET gpio5_6_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3751035 ) N ;
   - gpio5_6_inp_dis + NET gpio5_6_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3748135 ) N ;
   - gpio5_6_enable_inp_h + NET gpio5_6_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3742305 ) N ;
   - gpio5_6_enable_h + NET gpio5_6_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3740025 ) N ;
   - gpio5_6_hld_h_n + NET gpio5_6_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3737755 ) N ;
   - gpio5_7_out + NET gpio5_7_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3621165 ) N ;
   - gpio5_7_enable_vswitch_h + NET gpio5_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3615165 ) N ;
   - gpio5_6_analog_sel + NET gpio5_6_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3734665 ) N ;
   - gpio5_6_dm[2] + NET gpio5_6_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3732445 ) N ;
   - gpio5_7_enable_vdda_h + NET gpio5_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3611565 ) N ;
   - gpio5_7_vtrip_sel + NET gpio5_7_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3607255 ) N ;
   - gpio5_6_dm[1] + NET gpio5_6_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3770815 ) N ;
   - gpio5_6_dm[0] + NET gpio5_6_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3753775 ) N ;
   - gpio5_6_hld_ovr + NET gpio5_6_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3730025 ) N ;
   - gpio5_6_out + NET gpio5_6_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3726165 ) N ;
   - gpio5_6_enable_vswitch_h + NET gpio5_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3720165 ) N ;
   - gpio5_6_enable_vdda_h + NET gpio5_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3716565 ) N ;
   - gpio5_6_vtrip_sel + NET gpio5_6_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3712255 ) N ;
   - gpio5_6_ib_mode_sel + NET gpio5_6_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3710535 ) N ;
   - gpio5_6_oe_n + NET gpio5_6_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3708485 ) N ;
   - gpio5_7_ib_mode_sel + NET gpio5_7_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3605535 ) N ;
   - gpio5_7_oe_n + NET gpio5_7_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 3603485 ) N ;
   - gpio5_7_in_h + NET gpio5_7_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 3600710 ) N ;
   - vssa2 + NET vssa2
     + USE GROUND
     + PORT
        + LAYER met3 ( -2515 -11950 ) ( 2515 11950 )        + PLACED ( 485 3412445 ) N ;
   - gpio6_0_enable_vddio + NET gpio6_0_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 400 3116030 ) N ;
   - gpio6_0_vtrip_sel + NET gpio6_0_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3107830 ) N ;
   - gpio6_0_ib_mode_sel[1] + NET gpio6_0_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3087100 ) N ;
   - gpio6_0_ib_mode_sel[0] + NET gpio6_0_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3106980 ) N ;
   - gpio6_0_out + NET gpio6_0_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3094290 ) N ;
   - vdda2 + NET vdda2
     + USE POWER
     + PORT
        + LAYER met3 ( -2515 -11950 ) ( 2515 11950 )        + PLACED ( 485 3297445 ) N ;
   - gpio6_0_slew_ctl[1] + NET gpio6_0_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3066370 ) N ;
   - gpio6_0_slew_ctl[0] + NET gpio6_0_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3086250 ) N ;
   - gpio6_0_analog_pol + NET gpio6_0_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3085400 ) N ;
   - gpio6_0_analog_sel + NET gpio6_0_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3071820 ) N ;
   - gpio6_0_hys_trim + NET gpio6_0_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3065520 ) N ;
   - gpio6_0_vinref + NET gpio6_0_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3064200 ) N ;
   - gpio6_0_hld_ovr + NET gpio6_0_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3047520 ) N ;
   - gpio6_1_zero + NET gpio6_1_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 3004185 ) N ;
   - gpio6_0_in_h + NET gpio6_0_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3044545 ) N ;
   - gpio6_1_one + NET gpio6_1_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 3006435 ) N ;
   - gpio6_0_enable_h + NET gpio6_0_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3042300 ) N ;
   - gpio6_0_in + NET gpio6_0_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3040545 ) N ;
   - gpio6_0_hld_h_n + NET gpio6_0_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3039800 ) N ;
   - gpio6_0_enable_vdda_h + NET gpio6_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3028935 ) N ;
   - gpio6_0_analog_en + NET gpio6_0_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3028280 ) N ;
   - gpio6_0_enable_inp_h + NET gpio6_0_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3027275 ) N ;
   - gpio6_0_enable_vswitch_h + NET gpio6_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 3026065 ) N ;
   - gpio6_0_pad_a_noesd_h + NET gpio6_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 3023185 ) N ;
   - gpio6_0_pad_a_esd_0_h + NET gpio6_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 3021900 ) N ;
   - gpio6_0_pad_a_esd_1_h + NET gpio6_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 3020630 ) N ;
   - gpio6_0_zero + NET gpio6_0_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 3169185 ) N ;
   - gpio6_0_one + NET gpio6_0_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 3171435 ) N ;
   - gpio6_0_tie_hi_esd + NET gpio6_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3150140 ) N ;
   - gpio6_0_dm[2] + NET gpio6_0_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3128560 ) N ;
   - gpio6_0_dm[1] + NET gpio6_0_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3148440 ) N ;
   - gpio6_0_dm[0] + NET gpio6_0_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3149290 ) N ;
   - gpio6_0_slow + NET gpio6_0_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3145305 ) N ;
   - gpio6_0_oe_n + NET gpio6_0_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3144610 ) N ;
   - gpio6_0_tie_lo_esd + NET gpio6_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 3135590 ) N ;
   - gpio6_0_inp_dis + NET gpio6_0_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 3127710 ) N ;
   - gpio6_3_out + NET gpio6_3_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2599290 ) N ;
   - gpio6_1_analog_sel + NET gpio6_1_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2906820 ) N ;
   - gpio6_3_slew_ctl[1] + NET gpio6_3_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2571370 ) N ;
   - gpio6_1_in + NET gpio6_1_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2875545 ) N ;
   - gpio6_3_slew_ctl[0] + NET gpio6_3_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2591250 ) N ;
   - gpio6_1_hys_trim + NET gpio6_1_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2900520 ) N ;
   - gpio6_3_analog_pol + NET gpio6_3_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2590400 ) N ;
   - gpio6_2_oe_n + NET gpio6_2_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2814610 ) N ;
   - gpio6_3_analog_sel + NET gpio6_3_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2576820 ) N ;
   - gpio6_1_vinref + NET gpio6_1_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2899200 ) N ;
   - gpio6_3_hys_trim + NET gpio6_3_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2570520 ) N ;
   - gpio6_1_pad_a_esd_1_h + NET gpio6_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2855630 ) N ;
   - gpio6_3_vinref + NET gpio6_3_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2569200 ) N ;
   - gpio6_1_hld_ovr + NET gpio6_1_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2882520 ) N ;
   - gpio6_3_hld_ovr + NET gpio6_3_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2552520 ) N ;
   - gpio6_1_tie_hi_esd + NET gpio6_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2985140 ) N ;
   - gpio6_1_dm[1] + NET gpio6_1_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2983440 ) N ;
   - gpio6_1_dm[0] + NET gpio6_1_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2984290 ) N ;
   - gpio6_1_slow + NET gpio6_1_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2980305 ) N ;
   - gpio6_2_tie_lo_esd + NET gpio6_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2805590 ) N ;
   - gpio6_1_analog_en + NET gpio6_1_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2863280 ) N ;
   - gpio6_2_inp_dis + NET gpio6_2_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2797710 ) N ;
   - gpio6_1_enable_h + NET gpio6_1_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2877300 ) N ;
   - gpio6_2_enable_vddio + NET gpio6_2_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 400 2786030 ) N ;
   - gpio6_1_enable_inp_h + NET gpio6_1_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2862275 ) N ;
   - gpio6_2_vtrip_sel + NET gpio6_2_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2777830 ) N ;
   - gpio6_1_hld_h_n + NET gpio6_1_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2874800 ) N ;
   - gpio6_2_ib_mode_sel[1] + NET gpio6_2_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2757100 ) N ;
   - gpio6_3_in + NET gpio6_3_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2545545 ) N ;
   - gpio6_2_ib_mode_sel[0] + NET gpio6_2_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2776980 ) N ;
   - gpio6_1_enable_vswitch_h + NET gpio6_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2861065 ) N ;
   - gpio6_2_out + NET gpio6_2_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2764290 ) N ;
   - gpio6_3_pad_a_esd_1_h + NET gpio6_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2525630 ) N ;
   - gpio6_2_slew_ctl[1] + NET gpio6_2_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2736370 ) N ;
   - gpio6_2_tie_hi_esd + NET gpio6_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2820140 ) N ;
   - gpio6_2_slew_ctl[0] + NET gpio6_2_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2756250 ) N ;
   - gpio6_3_analog_en + NET gpio6_3_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2533280 ) N ;
   - gpio6_2_analog_pol + NET gpio6_2_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2755400 ) N ;
   - gpio6_1_dm[2] + NET gpio6_1_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2963560 ) N ;
   - gpio6_2_analog_sel + NET gpio6_2_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2741820 ) N ;
   - gpio6_3_zero + NET gpio6_3_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 2674185 ) N ;
   - gpio6_2_hys_trim + NET gpio6_2_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2735520 ) N ;
   - gpio6_1_in_h + NET gpio6_1_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2879545 ) N ;
   - gpio6_2_vinref + NET gpio6_2_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2734200 ) N ;
   - gpio6_3_enable_h + NET gpio6_3_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2547300 ) N ;
   - gpio6_2_hld_ovr + NET gpio6_2_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2717520 ) N ;
   - gpio6_2_dm[2] + NET gpio6_2_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2798560 ) N ;
   - gpio6_2_in_h + NET gpio6_2_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2714545 ) N ;
   - gpio6_3_one + NET gpio6_3_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 2676435 ) N ;
   - gpio6_2_enable_h + NET gpio6_2_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2712300 ) N ;
   - gpio6_1_pad_a_noesd_h + NET gpio6_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2858185 ) N ;
   - gpio6_2_in + NET gpio6_2_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2710545 ) N ;
   - gpio6_3_enable_inp_h + NET gpio6_3_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2532275 ) N ;
   - gpio6_2_hld_h_n + NET gpio6_2_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2709800 ) N ;
   - gpio6_1_oe_n + NET gpio6_1_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2979610 ) N ;
   - gpio6_2_enable_vdda_h + NET gpio6_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2698935 ) N ;
   - gpio6_3_hld_h_n + NET gpio6_3_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2544800 ) N ;
   - gpio6_2_analog_en + NET gpio6_2_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2698280 ) N ;
   - gpio6_1_tie_lo_esd + NET gpio6_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2970590 ) N ;
   - gpio6_2_enable_inp_h + NET gpio6_2_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2697275 ) N ;
   - gpio6_3_enable_vswitch_h + NET gpio6_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2531065 ) N ;
   - gpio6_2_enable_vswitch_h + NET gpio6_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2696065 ) N ;
   - gpio6_1_inp_dis + NET gpio6_1_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2962710 ) N ;
   - gpio6_2_pad_a_noesd_h + NET gpio6_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2693185 ) N ;
   - gpio6_3_in_h + NET gpio6_3_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2549545 ) N ;
   - gpio6_2_pad_a_esd_0_h + NET gpio6_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2691900 ) N ;
   - gpio6_1_enable_vddio + NET gpio6_1_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 400 2951030 ) N ;
   - gpio6_2_pad_a_esd_1_h + NET gpio6_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2690630 ) N ;
   - gpio6_3_pad_a_noesd_h + NET gpio6_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2528185 ) N ;
   - gpio6_2_zero + NET gpio6_2_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 2839185 ) N ;
   - gpio6_1_vtrip_sel + NET gpio6_1_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2942830 ) N ;
   - gpio6_2_one + NET gpio6_2_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 2841435 ) N ;
   - gpio6_3_enable_vdda_h + NET gpio6_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2533935 ) N ;
   - gpio6_3_tie_hi_esd + NET gpio6_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2655140 ) N ;
   - gpio6_1_ib_mode_sel[1] + NET gpio6_1_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2922100 ) N ;
   - gpio6_3_dm[2] + NET gpio6_3_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2633560 ) N ;
   - gpio6_3_pad_a_esd_0_h + NET gpio6_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2526900 ) N ;
   - gpio6_3_dm[1] + NET gpio6_3_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2653440 ) N ;
   - gpio6_1_ib_mode_sel[0] + NET gpio6_1_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2941980 ) N ;
   - gpio6_3_dm[0] + NET gpio6_3_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2654290 ) N ;
   - gpio6_2_dm[1] + NET gpio6_2_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2818440 ) N ;
   - gpio6_3_slow + NET gpio6_3_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2650305 ) N ;
   - gpio6_1_out + NET gpio6_1_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2929290 ) N ;
   - gpio6_3_oe_n + NET gpio6_3_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2649610 ) N ;
   - gpio6_1_enable_vdda_h + NET gpio6_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2863935 ) N ;
   - gpio6_3_tie_lo_esd + NET gpio6_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2640590 ) N ;
   - gpio6_1_slew_ctl[1] + NET gpio6_1_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2901370 ) N ;
   - gpio6_3_inp_dis + NET gpio6_3_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2632710 ) N ;
   - gpio6_2_dm[0] + NET gpio6_2_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2819290 ) N ;
   - gpio6_3_enable_vddio + NET gpio6_3_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 400 2621030 ) N ;
   - gpio6_1_slew_ctl[0] + NET gpio6_1_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2921250 ) N ;
   - gpio6_3_vtrip_sel + NET gpio6_3_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2612830 ) N ;
   - gpio6_1_pad_a_esd_0_h + NET gpio6_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2856900 ) N ;
   - gpio6_3_ib_mode_sel[1] + NET gpio6_3_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2592100 ) N ;
   - gpio6_1_analog_pol + NET gpio6_1_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2920400 ) N ;
   - gpio6_3_ib_mode_sel[0] + NET gpio6_3_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2611980 ) N ;
   - gpio6_2_slow + NET gpio6_2_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2815305 ) N ;
   - vcap_w_cpos + NET vcap_w_cpos
     + PORT
        + LAYER met3 ( -2600 -1000 ) ( 2600 1000 )        + PLACED ( 400 2390475 ) N ;
   - vref_w_hld_h_n + NET vref_w_hld_h_n
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 175 2333865 ) N ;
   - vref_w_vrefgen_en + NET vref_w_vrefgen_en
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 175 2332425 ) N ;
   - vref_w_ref_sel[4] + NET vref_w_ref_sel[4]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 175 2308285 ) N ;
   - vref_w_ref_sel[3] + NET vref_w_ref_sel[3]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 175 2307025 ) N ;
   - vref_w_ref_sel[1] + NET vref_w_ref_sel[1]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 175 2367530 ) N ;
   - vref_w_ref_sel[0] + NET vref_w_ref_sel[0]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 175 2362625 ) N ;
   - vref_w_vinref + NET vref_w_vinref
     + PORT
        + LAYER met3 ( -750 -320 ) ( 750 320 )        + PLACED ( 175 2339805 ) N ;
   - vref_w_ref_sel[2] + NET vref_w_ref_sel[2]
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 175 2335855 ) N ;
   - vref_w_enable_h + NET vref_w_enable_h
     + PORT
        + LAYER met3 ( -750 -150 ) ( 750 150 )        + PLACED ( 175 2334865 ) N ;
   - gpio6_5_dm[0] + NET gpio6_5_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2001290 ) N ;
   - gpio6_4_inp_dis + NET gpio6_4_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2144710 ) N ;
   - gpio6_5_slow + NET gpio6_5_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1997305 ) N ;
   - gpio6_5_oe_n + NET gpio6_5_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1996610 ) N ;
   - gpio6_5_tie_lo_esd + NET gpio6_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1987590 ) N ;
   - gpio6_4_enable_vddio + NET gpio6_4_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 400 2133030 ) N ;
   - gpio6_5_inp_dis + NET gpio6_5_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1979710 ) N ;
   - gpio6_5_enable_vddio + NET gpio6_5_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 400 1968030 ) N ;
   - gpio6_5_vtrip_sel + NET gpio6_5_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1959830 ) N ;
   - gpio6_4_vtrip_sel + NET gpio6_4_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2124830 ) N ;
   - gpio6_5_ib_mode_sel[1] + NET gpio6_5_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1939100 ) N ;
   - gpio6_5_ib_mode_sel[0] + NET gpio6_5_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1958980 ) N ;
   - gpio6_5_out + NET gpio6_5_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1946290 ) N ;
   - gpio6_4_ib_mode_sel[1] + NET gpio6_4_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2104100 ) N ;
   - gpio6_5_slew_ctl[1] + NET gpio6_5_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1918370 ) N ;
   - gpio6_5_slew_ctl[0] + NET gpio6_5_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1938250 ) N ;
   - gpio6_5_analog_pol + NET gpio6_5_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1937400 ) N ;
   - gpio6_4_ib_mode_sel[0] + NET gpio6_4_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2123980 ) N ;
   - gpio6_5_analog_sel + NET gpio6_5_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1923820 ) N ;
   - gpio6_5_hys_trim + NET gpio6_5_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1917520 ) N ;
   - gpio6_5_vinref + NET gpio6_5_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1916200 ) N ;
   - gpio6_4_out + NET gpio6_4_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2111290 ) N ;
   - gpio6_5_hld_ovr + NET gpio6_5_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1899520 ) N ;
   - gpio6_5_in_h + NET gpio6_5_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1896545 ) N ;
   - gpio6_5_enable_h + NET gpio6_5_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1894300 ) N ;
   - gpio6_4_slew_ctl[1] + NET gpio6_4_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2083370 ) N ;
   - gpio6_5_in + NET gpio6_5_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1892545 ) N ;
   - gpio6_5_hld_h_n + NET gpio6_5_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1891800 ) N ;
   - gpio6_5_enable_vdda_h + NET gpio6_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1880935 ) N ;
   - gpio6_4_slew_ctl[0] + NET gpio6_4_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2103250 ) N ;
   - gpio6_5_analog_en + NET gpio6_5_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1880280 ) N ;
   - gpio6_5_enable_inp_h + NET gpio6_5_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1879275 ) N ;
   - gpio6_5_enable_vswitch_h + NET gpio6_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1878065 ) N ;
   - gpio6_4_analog_pol + NET gpio6_4_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2102400 ) N ;
   - gpio6_5_pad_a_noesd_h + NET gpio6_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1875185 ) N ;
   - gpio6_5_pad_a_esd_0_h + NET gpio6_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1873900 ) N ;
   - gpio6_4_tie_hi_esd + NET gpio6_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2167140 ) N ;
   - gpio6_5_pad_a_esd_1_h + NET gpio6_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1872630 ) N ;
   - gpio6_4_analog_sel + NET gpio6_4_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2088820 ) N ;
   - gpio6_5_zero + NET gpio6_5_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 2021185 ) N ;
   - gpio6_5_one + NET gpio6_5_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 2023435 ) N ;
   - gpio6_6_tie_hi_esd + NET gpio6_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1837140 ) N ;
   - gpio6_4_hys_trim + NET gpio6_4_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2082520 ) N ;
   - gpio6_6_dm[1] + NET gpio6_6_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1835440 ) N ;
   - gpio6_6_dm[0] + NET gpio6_6_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1836290 ) N ;
   - gpio6_4_vinref + NET gpio6_4_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2081200 ) N ;
   - gpio6_6_slow + NET gpio6_6_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1832305 ) N ;
   - gpio6_6_oe_n + NET gpio6_6_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1831610 ) N ;
   - gpio6_4_dm[2] + NET gpio6_4_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2145560 ) N ;
   - gpio6_6_tie_lo_esd + NET gpio6_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1822590 ) N ;
   - gpio6_4_hld_ovr + NET gpio6_4_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2064520 ) N ;
   - gpio6_4_in_h + NET gpio6_4_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2061545 ) N ;
   - gpio6_4_enable_h + NET gpio6_4_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2059300 ) N ;
   - gpio6_4_dm[1] + NET gpio6_4_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2165440 ) N ;
   - gpio6_4_in + NET gpio6_4_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2057545 ) N ;
   - gpio6_4_hld_h_n + NET gpio6_4_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2056800 ) N ;
   - gpio6_4_enable_vdda_h + NET gpio6_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2045935 ) N ;
   - gpio6_4_dm[0] + NET gpio6_4_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2166290 ) N ;
   - gpio6_4_analog_en + NET gpio6_4_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2045280 ) N ;
   - gpio6_4_enable_inp_h + NET gpio6_4_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2044275 ) N ;
   - gpio6_4_enable_vswitch_h + NET gpio6_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2043065 ) N ;
   - gpio6_6_zero + NET gpio6_6_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 1856185 ) N ;
   - gpio6_6_one + NET gpio6_6_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 1858435 ) N ;
   - gpio6_4_slow + NET gpio6_4_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2162305 ) N ;
   - gpio6_4_pad_a_noesd_h + NET gpio6_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2040185 ) N ;
   - gpio6_4_pad_a_esd_0_h + NET gpio6_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2038900 ) N ;
   - gpio6_4_pad_a_esd_1_h + NET gpio6_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2037630 ) N ;
   - gpio6_4_oe_n + NET gpio6_4_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2161610 ) N ;
   - gpio6_4_zero + NET gpio6_4_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 2186185 ) N ;
   - gpio6_4_one + NET gpio6_4_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 2188435 ) N ;
   - gpio6_5_tie_hi_esd + NET gpio6_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2002140 ) N ;
   - gpio6_4_tie_lo_esd + NET gpio6_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 2152590 ) N ;
   - gpio6_5_dm[2] + NET gpio6_5_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1980560 ) N ;
   - gpio6_5_dm[1] + NET gpio6_5_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 2000440 ) N ;
   - gpio6_6_dm[2] + NET gpio6_6_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1815560 ) N ;
   - gpio6_6_inp_dis + NET gpio6_6_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1814710 ) N ;
   - gpio6_6_enable_vddio + NET gpio6_6_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 400 1803030 ) N ;
   - gpio6_6_ib_mode_sel[0] + NET gpio6_6_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1793980 ) N ;
   - gpio6_6_vtrip_sel + NET gpio6_6_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1794830 ) N ;
   - gpio7_0_in + NET gpio7_0_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1202295 ) N ;
   - gpio7_0_tie_hi_esd + NET gpio7_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1203695 ) N ;
   - gpio7_0_enable_vddio + NET gpio7_0_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1200735 ) N ;
   - gpio7_0_slow + NET gpio7_0_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1199365 ) N ;
   - gpio7_0_zero + NET gpio7_0_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1211185 ) N ;
   - gpio7_0_one + NET gpio7_0_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1213435 ) N ;
   - gpio6_6_ib_mode_sel[1] + NET gpio6_6_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1774100 ) N ;
   - gpio6_7_ib_mode_sel[1] + NET gpio6_7_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1609100 ) N ;
   - gpio6_7_ib_mode_sel[0] + NET gpio6_7_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1628980 ) N ;
   - gpio6_7_out + NET gpio6_7_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1616290 ) N ;
   - gpio6_7_vtrip_sel + NET gpio6_7_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1629830 ) N ;
   - gpio6_7_slew_ctl[1] + NET gpio6_7_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1588370 ) N ;
   - gpio6_7_slew_ctl[0] + NET gpio6_7_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1608250 ) N ;
   - gpio6_7_analog_pol + NET gpio6_7_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1607400 ) N ;
   - gpio6_6_out + NET gpio6_6_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1781290 ) N ;
   - gpio6_7_analog_sel + NET gpio6_7_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1593820 ) N ;
   - gpio6_7_hys_trim + NET gpio6_7_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1587520 ) N ;
   - gpio6_7_zero + NET gpio6_7_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 1691185 ) N ;
   - gpio6_7_vinref + NET gpio6_7_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1586200 ) N ;
   - gpio6_6_slew_ctl[1] + NET gpio6_6_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1753370 ) N ;
   - gpio6_7_one + NET gpio6_7_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 400 1693435 ) N ;
   - gpio6_6_analog_pol + NET gpio6_6_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1772400 ) N ;
   - gpio6_7_enable_h + NET gpio6_7_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1564300 ) N ;
   - gpio6_6_analog_sel + NET gpio6_6_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1758820 ) N ;
   - gpio6_6_hys_trim + NET gpio6_6_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1752520 ) N ;
   - gpio6_6_vinref + NET gpio6_6_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1751200 ) N ;
   - gpio6_7_hld_ovr + NET gpio6_7_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1569520 ) N ;
   - gpio6_6_hld_ovr + NET gpio6_6_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1734520 ) N ;
   - gpio6_6_in_h + NET gpio6_6_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1731545 ) N ;
   - gpio6_6_enable_h + NET gpio6_6_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1729300 ) N ;
   - gpio6_7_analog_en + NET gpio6_7_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1550280 ) N ;
   - gpio6_6_in + NET gpio6_6_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1727545 ) N ;
   - gpio6_6_hld_h_n + NET gpio6_6_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1726800 ) N ;
   - gpio6_7_enable_inp_h + NET gpio6_7_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1549275 ) N ;
   - gpio6_6_enable_vdda_h + NET gpio6_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1715935 ) N ;
   - gpio6_7_enable_vswitch_h + NET gpio6_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1548065 ) N ;
   - gpio6_6_analog_en + NET gpio6_6_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1715280 ) N ;
   - gpio6_6_enable_inp_h + NET gpio6_6_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1714275 ) N ;
   - gpio6_6_enable_vswitch_h + NET gpio6_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1713065 ) N ;
   - gpio6_7_in + NET gpio6_7_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1562545 ) N ;
   - gpio6_6_pad_a_noesd_h + NET gpio6_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1710185 ) N ;
   - gpio6_6_pad_a_esd_0_h + NET gpio6_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1708900 ) N ;
   - gpio6_6_pad_a_esd_1_h + NET gpio6_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1707630 ) N ;
   - gpio6_7_pad_a_noesd_h + NET gpio6_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1545185 ) N ;
   - gpio6_7_pad_a_esd_0_h + NET gpio6_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1543900 ) N ;
   - gpio6_7_hld_h_n + NET gpio6_7_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1561800 ) N ;
   - gpio6_7_pad_a_esd_1_h + NET gpio6_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1542630 ) N ;
   - gpio6_7_tie_hi_esd + NET gpio6_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1672140 ) N ;
   - gpio6_6_slew_ctl[0] + NET gpio6_6_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1773250 ) N ;
   - gpio6_7_dm[2] + NET gpio6_7_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1650560 ) N ;
   - gpio6_7_dm[1] + NET gpio6_7_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1670440 ) N ;
   - gpio6_7_dm[0] + NET gpio6_7_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1671290 ) N ;
   - gpio6_7_in_h + NET gpio6_7_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1566545 ) N ;
   - gpio6_7_slow + NET gpio6_7_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1667305 ) N ;
   - gpio6_7_oe_n + NET gpio6_7_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1666610 ) N ;
   - gpio6_7_tie_lo_esd + NET gpio6_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 400 1657590 ) N ;
   - gpio7_0_tie_lo_esd + NET gpio7_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1205185 ) N ;
   - gpio6_7_inp_dis + NET gpio6_7_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1649710 ) N ;
   - gpio6_7_enable_vddio + NET gpio6_7_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 400 1638030 ) N ;
   - gpio6_7_enable_vdda_h + NET gpio6_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 400 1550935 ) N ;
   - gpio7_0_pad_a_esd_0_h + NET gpio7_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 1197770 ) N ;
   - gpio7_1_hld_ovr + NET gpio7_1_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1042025 ) N ;
   - gpio7_1_out + NET gpio7_1_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1038165 ) N ;
   - gpio7_0_hld_h_n + NET gpio7_0_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1154755 ) N ;
   - gpio7_1_enable_vswitch_h + NET gpio7_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1032165 ) N ;
   - gpio7_1_enable_vdda_h + NET gpio7_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1028565 ) N ;
   - gpio7_1_vtrip_sel + NET gpio7_1_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1024255 ) N ;
   - gpio7_1_enable_h + NET gpio7_1_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1052025 ) N ;
   - gpio7_0_analog_sel + NET gpio7_0_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1151665 ) N ;
   - gpio7_1_ib_mode_sel + NET gpio7_1_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1022535 ) N ;
   - gpio7_1_oe_n + NET gpio7_1_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1020485 ) N ;
   - gpio7_1_in_h + NET gpio7_1_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 1017710 ) N ;
   - gpio7_0_dm[2] + NET gpio7_0_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1149445 ) N ;
   - gpio7_1_zero + NET gpio7_1_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1106185 ) N ;
   - gpio7_1_one + NET gpio7_1_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1108435 ) N ;
   - gpio7_2_tie_lo_esd + NET gpio7_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 995185 ) N ;
   - gpio7_0_dm[1] + NET gpio7_0_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1187815 ) N ;
   - gpio7_2_in + NET gpio7_2_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 992295 ) N ;
   - gpio7_1_hld_h_n + NET gpio7_1_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1049755 ) N ;
   - gpio7_2_tie_hi_esd + NET gpio7_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 993695 ) N ;
   - gpio7_0_dm[0] + NET gpio7_0_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1170775 ) N ;
   - gpio7_2_enable_vddio + NET gpio7_2_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 990735 ) N ;
   - gpio7_2_slow + NET gpio7_2_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 989365 ) N ;
   - gpio7_0_hld_ovr + NET gpio7_0_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1147025 ) N ;
   - gpio7_2_pad_a_esd_0_h + NET gpio7_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 987770 ) N ;
   - gpio7_2_pad_a_esd_1_h + NET gpio7_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 980615 ) N ;
   - gpio7_0_out + NET gpio7_0_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1143165 ) N ;
   - gpio7_2_pad_a_noesd_h + NET gpio7_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 975355 ) N ;
   - gpio7_0_enable_inp_h + NET gpio7_0_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1159305 ) N ;
   - gpio7_2_analog_en + NET gpio7_2_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 971835 ) N ;
   - gpio7_0_enable_vswitch_h + NET gpio7_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1137165 ) N ;
   - gpio7_2_analog_pol + NET gpio7_2_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 958035 ) N ;
   - gpio7_0_enable_vdda_h + NET gpio7_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1133565 ) N ;
   - gpio7_2_inp_dis + NET gpio7_2_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 955135 ) N ;
   - gpio7_0_vtrip_sel + NET gpio7_0_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1129255 ) N ;
   - gpio7_0_ib_mode_sel + NET gpio7_0_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1127535 ) N ;
   - gpio7_1_analog_sel + NET gpio7_1_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1046665 ) N ;
   - gpio7_0_oe_n + NET gpio7_0_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1125485 ) N ;
   - gpio7_2_dm[1] + NET gpio7_2_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 977815 ) N ;
   - gpio7_2_dm[0] + NET gpio7_2_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 960775 ) N ;
   - gpio7_0_in_h + NET gpio7_0_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 1122710 ) N ;
   - gpio7_1_dm[2] + NET gpio7_1_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1044445 ) N ;
   - gpio7_1_dm[1] + NET gpio7_1_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1082815 ) N ;
   - gpio7_0_enable_h + NET gpio7_0_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1157025 ) N ;
   - gpio7_1_dm[0] + NET gpio7_1_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1065775 ) N ;
   - gpio7_1_tie_lo_esd + NET gpio7_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1100185 ) N ;
   - gpio7_2_zero + NET gpio7_2_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1001185 ) N ;
   - gpio7_0_pad_a_esd_1_h + NET gpio7_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 1190615 ) N ;
   - gpio7_2_one + NET gpio7_2_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1003435 ) N ;
   - gpio7_1_in + NET gpio7_1_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1097295 ) N ;
   - gpio7_1_tie_hi_esd + NET gpio7_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1098695 ) N ;
   - gpio7_1_enable_vddio + NET gpio7_1_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1095735 ) N ;
   - gpio7_0_pad_a_noesd_h + NET gpio7_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 1185355 ) N ;
   - gpio7_1_slow + NET gpio7_1_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1094365 ) N ;
   - gpio7_0_analog_en + NET gpio7_0_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1181835 ) N ;
   - gpio7_1_pad_a_esd_0_h + NET gpio7_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 1092770 ) N ;
   - gpio7_1_pad_a_esd_1_h + NET gpio7_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 1085615 ) N ;
   - gpio7_1_pad_a_noesd_h + NET gpio7_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 1080355 ) N ;
   - gpio7_0_analog_pol + NET gpio7_0_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1168035 ) N ;
   - gpio7_1_analog_en + NET gpio7_1_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1076835 ) N ;
   - gpio7_1_analog_pol + NET gpio7_1_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1063035 ) N ;
   - gpio7_1_inp_dis + NET gpio7_1_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1060135 ) N ;
   - gpio7_0_inp_dis + NET gpio7_0_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1165135 ) N ;
   - gpio7_1_enable_inp_h + NET gpio7_1_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 1054305 ) N ;
   - gpio7_2_out + NET gpio7_2_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 933165 ) N ;
   - gpio7_2_dm[2] + NET gpio7_2_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 939445 ) N ;
   - gpio7_2_enable_vswitch_h + NET gpio7_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 927165 ) N ;
   - gpio7_2_enable_vdda_h + NET gpio7_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 923565 ) N ;
   - gpio7_2_enable_h + NET gpio7_2_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 947025 ) N ;
   - gpio7_2_vtrip_sel + NET gpio7_2_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 919255 ) N ;
   - gpio7_2_hld_h_n + NET gpio7_2_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 944755 ) N ;
   - gpio7_2_ib_mode_sel + NET gpio7_2_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 917535 ) N ;
   - gpio7_2_oe_n + NET gpio7_2_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 915485 ) N ;
   - gpio7_2_in_h + NET gpio7_2_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 912710 ) N ;
   - gpio7_2_analog_sel + NET gpio7_2_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 941665 ) N ;
   - gpio7_2_hld_ovr + NET gpio7_2_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 937025 ) N ;
   - gpio7_2_enable_inp_h + NET gpio7_2_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 949305 ) N ;
   - gpio7_3_one + NET gpio7_3_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 898435 ) N ;
   - gpio7_3_zero + NET gpio7_3_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 896185 ) N ;
   - gpio7_3_pad_a_noesd_h + NET gpio7_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 870355 ) N ;
   - gpio7_3_analog_en + NET gpio7_3_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 866835 ) N ;
   - gpio7_3_analog_pol + NET gpio7_3_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 853035 ) N ;
   - gpio7_3_in + NET gpio7_3_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 887295 ) N ;
   - gpio7_3_tie_hi_esd + NET gpio7_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 888695 ) N ;
   - gpio7_3_inp_dis + NET gpio7_3_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 850135 ) N ;
   - gpio7_3_enable_inp_h + NET gpio7_3_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 844305 ) N ;
   - gpio7_3_enable_vddio + NET gpio7_3_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 885735 ) N ;
   - gpio7_3_enable_h + NET gpio7_3_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 842025 ) N ;
   - gpio7_3_hld_h_n + NET gpio7_3_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 839755 ) N ;
   - gpio7_3_analog_sel + NET gpio7_3_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 836665 ) N ;
   - gpio7_3_dm[2] + NET gpio7_3_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 834445 ) N ;
   - gpio7_3_slow + NET gpio7_3_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 884365 ) N ;
   - gpio7_3_dm[1] + NET gpio7_3_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 872815 ) N ;
   - gpio7_3_dm[0] + NET gpio7_3_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 855775 ) N ;
   - gpio7_3_pad_a_esd_0_h + NET gpio7_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 882770 ) N ;
   - gpio7_3_hld_ovr + NET gpio7_3_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 832025 ) N ;
   - gpio7_3_out + NET gpio7_3_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 828165 ) N ;
   - gpio7_3_enable_vswitch_h + NET gpio7_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 822165 ) N ;
   - gpio7_3_pad_a_esd_1_h + NET gpio7_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 875615 ) N ;
   - gpio7_3_enable_vdda_h + NET gpio7_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 818565 ) N ;
   - gpio7_3_vtrip_sel + NET gpio7_3_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 814255 ) N ;
   - gpio7_3_tie_lo_esd + NET gpio7_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 890185 ) N ;
   - gpio7_3_ib_mode_sel + NET gpio7_3_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 812535 ) N ;
   - gpio7_3_oe_n + NET gpio7_3_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 810485 ) N ;
   - gpio7_3_in_h + NET gpio7_3_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 807710 ) N ;
   - gpio7_5_analog_sel + NET gpio7_5_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 411665 ) N ;
   - gpio7_4_zero + NET gpio7_4_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 576185 ) N ;
   - gpio7_4_analog_sel + NET gpio7_4_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 516665 ) N ;
   - gpio7_4_enable_vdda_h + NET gpio7_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 498565 ) N ;
   - gpio7_4_in + NET gpio7_4_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 567295 ) N ;
   - gpio7_5_dm[2] + NET gpio7_5_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 409445 ) N ;
   - gpio7_5_enable_vswitch_h + NET gpio7_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 397165 ) N ;
   - gpio7_4_dm[0] + NET gpio7_4_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 535775 ) N ;
   - gpio7_4_tie_lo_esd + NET gpio7_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 570185 ) N ;
   - gpio7_5_in + NET gpio7_5_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 462295 ) N ;
   - gpio7_5_dm[1] + NET gpio7_5_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 447815 ) N ;
   - gpio7_5_pad_a_noesd_h + NET gpio7_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 445355 ) N ;
   - gpio7_5_vtrip_sel + NET gpio7_5_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 389255 ) N ;
   - gpio7_5_ib_mode_sel + NET gpio7_5_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 387535 ) N ;
   - gpio7_4_slow + NET gpio7_4_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 564365 ) N ;
   - gpio7_5_dm[0] + NET gpio7_5_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 430775 ) N ;
   - gpio7_5_enable_vddio + NET gpio7_5_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 460735 ) N ;
   - gpio7_4_analog_pol + NET gpio7_4_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 533035 ) N ;
   - gpio7_4_one + NET gpio7_4_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 578435 ) N ;
   - gpio7_5_hld_ovr + NET gpio7_5_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 407025 ) N ;
   - gpio7_4_hld_ovr + NET gpio7_4_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 512025 ) N ;
   - gpio7_4_enable_vddio + NET gpio7_4_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 565735 ) N ;
   - gpio7_5_analog_en + NET gpio7_5_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 441835 ) N ;
   - gpio7_5_out + NET gpio7_5_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 403165 ) N ;
   - gpio7_4_pad_a_esd_0_h + NET gpio7_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 562770 ) N ;
   - gpio7_6_hld_h_n + NET gpio7_6_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 309755 ) N ;
   - gpio7_6_tie_hi_esd + NET gpio7_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 358695 ) N ;
   - gpio7_6_analog_pol + NET gpio7_6_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 323035 ) N ;
   - gpio7_6_analog_sel + NET gpio7_6_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 306665 ) N ;
   - gpio7_6_enable_inp_h + NET gpio7_6_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 314305 ) N ;
   - gpio7_6_dm[2] + NET gpio7_6_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 304445 ) N ;
   - gpio7_6_zero + NET gpio7_6_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 366185 ) N ;
   - gpio7_6_pad_a_noesd_h + NET gpio7_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 340355 ) N ;
   - gpio7_6_slow + NET gpio7_6_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 354365 ) N ;
   - gpio7_6_dm[1] + NET gpio7_6_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 342815 ) N ;
   - gpio7_6_in + NET gpio7_6_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 357295 ) N ;
   - gpio7_6_pad_a_esd_0_h + NET gpio7_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 352770 ) N ;
   - gpio7_6_tie_lo_esd + NET gpio7_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 360185 ) N ;
   - gpio7_6_inp_dis + NET gpio7_6_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 320135 ) N ;
   - gpio7_6_dm[0] + NET gpio7_6_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 325775 ) N ;
   - gpio7_6_enable_h + NET gpio7_6_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 312025 ) N ;
   - gpio7_6_analog_en + NET gpio7_6_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 336835 ) N ;
   - gpio7_6_enable_vddio + NET gpio7_6_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 355735 ) N ;
   - gpio7_6_one + NET gpio7_6_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 368435 ) N ;
   - gpio7_6_pad_a_esd_1_h + NET gpio7_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 345615 ) N ;
   - gpio7_5_tie_hi_esd + NET gpio7_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 463695 ) N ;
   - gpio7_4_out + NET gpio7_4_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 508165 ) N ;
   - gpio7_5_pad_a_esd_0_h + NET gpio7_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 457770 ) N ;
   - gpio7_5_tie_lo_esd + NET gpio7_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 465185 ) N ;
   - gpio7_5_enable_h + NET gpio7_5_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 417025 ) N ;
   - gpio7_4_enable_inp_h + NET gpio7_4_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 524305 ) N ;
   - gpio7_4_dm[1] + NET gpio7_4_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 552815 ) N ;
   - gpio7_5_hld_h_n + NET gpio7_5_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 414755 ) N ;
   - gpio7_4_inp_dis + NET gpio7_4_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 530135 ) N ;
   - gpio7_4_pad_a_esd_1_h + NET gpio7_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 555615 ) N ;
   - gpio7_4_analog_en + NET gpio7_4_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 546835 ) N ;
   - gpio7_5_one + NET gpio7_5_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 473435 ) N ;
   - gpio7_5_pad_a_esd_1_h + NET gpio7_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 450615 ) N ;
   - gpio7_4_oe_n + NET gpio7_4_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 490485 ) N ;
   - gpio7_4_hld_h_n + NET gpio7_4_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 519755 ) N ;
   - gpio7_4_enable_h + NET gpio7_4_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 522025 ) N ;
   - gpio7_5_in_h + NET gpio7_5_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 382710 ) N ;
   - gpio7_5_analog_pol + NET gpio7_5_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 428035 ) N ;
   - gpio7_4_vtrip_sel + NET gpio7_4_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 494255 ) N ;
   - gpio7_5_zero + NET gpio7_5_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 471185 ) N ;
   - gpio7_4_dm[2] + NET gpio7_4_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 514445 ) N ;
   - gpio7_5_slow + NET gpio7_5_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 459365 ) N ;
   - gpio7_5_oe_n + NET gpio7_5_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 385485 ) N ;
   - gpio7_5_inp_dis + NET gpio7_5_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 425135 ) N ;
   - gpio7_5_enable_vdda_h + NET gpio7_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 393565 ) N ;
   - gpio7_4_pad_a_noesd_h + NET gpio7_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 550355 ) N ;
   - gpio7_4_tie_hi_esd + NET gpio7_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 568695 ) N ;
   - gpio7_4_ib_mode_sel + NET gpio7_4_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 492535 ) N ;
   - gpio7_4_enable_vswitch_h + NET gpio7_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 502165 ) N ;
   - gpio7_5_enable_inp_h + NET gpio7_5_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 419305 ) N ;
   - gpio7_4_in_h + NET gpio7_4_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 487710 ) N ;
   - gpio7_6_hld_ovr + NET gpio7_6_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 302025 ) N ;
   - vccd0 + NET vccd0
     + USE POWER
     + PORT
        + LAYER met3 ( -11950 -3280 ) ( 11950 3280 )        + PLACED ( 42270 -55 ) N 
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 92505 -55 ) N 
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 1677490 -55 ) N 
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 1627240 -55 ) N ;
   - muxsplit_sw_switch_aa_sl + NET muxsplit_sw_switch_aa_sl
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 12410 ) N ;
   - muxsplit_sw_enable_vdda_h + NET muxsplit_sw_enable_vdda_h
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 30520 ) N ;
   - muxsplit_sw_hld_vdda_h_n + NET muxsplit_sw_hld_vdda_h_n
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 34920 ) N ;
   - muxsplit_sw_switch_aa_sr + NET muxsplit_sw_switch_aa_sr
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 5690 ) N ;
   - muxsplit_sw_switch_bb_sr + NET muxsplit_sw_switch_bb_sr
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 7370 ) N ;
   - muxsplit_sw_switch_bb_sl + NET muxsplit_sw_switch_bb_sl
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 8630 ) N ;
   - muxsplit_sw_switch_bb_s0 + NET muxsplit_sw_switch_bb_s0
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 9890 ) N ;
   - muxsplit_sw_switch_aa_s0 + NET muxsplit_sw_switch_aa_s0
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 1400 11150 ) N ;
   - gpio7_7_pad_a_esd_0_h + NET gpio7_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 1000 247770 ) N ;
   - gpio7_7_in_h + NET gpio7_7_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 172710 ) N ;
   - gpio7_7_analog_pol + NET gpio7_7_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 218035 ) N ;
   - gpio7_7_tie_hi_esd + NET gpio7_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 253695 ) N ;
   - gpio7_6_in_h + NET gpio7_6_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 1000 277710 ) N ;
   - gpio7_7_slow + NET gpio7_7_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 249365 ) N ;
   - gpio7_7_enable_h + NET gpio7_7_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 207025 ) N ;
   - gpio7_7_enable_vswitch_h + NET gpio7_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 187165 ) N ;
   - gpio7_7_pad_a_noesd_h + NET gpio7_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 1000 235355 ) N ;
   - gpio7_6_enable_vswitch_h + NET gpio7_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 292165 ) N ;
   - gpio7_7_zero + NET gpio7_7_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 261185 ) N ;
   - gpio7_7_inp_dis + NET gpio7_7_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 215135 ) N ;
   - gpio7_7_hld_h_n + NET gpio7_7_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 204755 ) N ;
   - gpio7_7_enable_vdda_h + NET gpio7_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 183565 ) N ;
   - gpio7_6_ib_mode_sel + NET gpio7_6_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 282535 ) N ;
   - gpio7_6_vtrip_sel + NET gpio7_6_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 284255 ) N ;
   - gpio7_7_in + NET gpio7_7_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 252295 ) N ;
   - gpio7_6_out + NET gpio7_6_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 298165 ) N ;
   - gpio7_7_one + NET gpio7_7_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 263435 ) N ;
   - gpio7_7_analog_sel + NET gpio7_7_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 201665 ) N ;
   - gpio7_7_oe_n + NET gpio7_7_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 175485 ) N ;
   - gpio7_7_hld_ovr + NET gpio7_7_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 197025 ) N ;
   - gpio7_7_out + NET gpio7_7_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 193165 ) N ;
   - gpio7_7_enable_inp_h + NET gpio7_7_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 209305 ) N ;
   - gpio7_7_pad_a_esd_1_h + NET gpio7_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 1000 240615 ) N ;
   - gpio7_7_analog_en + NET gpio7_7_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 231835 ) N ;
   - gpio7_7_vtrip_sel + NET gpio7_7_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 179255 ) N ;
   - gpio7_7_dm[2] + NET gpio7_7_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 199445 ) N ;
   - gpio7_6_enable_vdda_h + NET gpio7_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 288565 ) N ;
   - gpio7_7_dm[0] + NET gpio7_7_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 220775 ) N ;
   - gpio7_6_oe_n + NET gpio7_6_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 280485 ) N ;
   - gpio7_7_tie_lo_esd + NET gpio7_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 255185 ) N ;
   - gpio7_7_enable_vddio + NET gpio7_7_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 250735 ) N ;
   - gpio7_7_dm[1] + NET gpio7_7_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 237815 ) N ;
   - gpio7_7_ib_mode_sel + NET gpio7_7_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 1000 177535 ) N ;
   - vssd0 + NET vssd0
     + USE GROUND
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 997490 -55 ) N 
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 947240 -55 ) N 
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 2567240 -55 ) N 
     + PORT
        + LAYER met3 ( -12005 -3280 ) ( 12005 3280 )        + PLACED ( 2617490 -55 ) N ;
   - vref_e_ref_sel[3] + NET vref_e_ref_sel[3]
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 2362975 ) N ;
   - vref_e_ref_sel[1] + NET vref_e_ref_sel[1]
     + PORT
        + LAYER met3 ( -3900 -150 ) ( 3900 150 )        + PLACED ( 3177600 2302470 ) N ;
   - vref_e_ref_sel[0] + NET vref_e_ref_sel[0]
     + PORT
        + LAYER met3 ( -3900 -150 ) ( 3900 150 )        + PLACED ( 3177600 2307375 ) N ;
   - vref_e_vinref + NET vref_e_vinref
     + PORT
        + LAYER met3 ( -2600 -320 ) ( 2600 320 )        + PLACED ( 3177600 2330195 ) N ;
   - vref_e_ref_sel[2] + NET vref_e_ref_sel[2]
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 2334145 ) N ;
   - vref_e_enable_h + NET vref_e_enable_h
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 2335135 ) N ;
   - vref_e_hld_h_n + NET vref_e_hld_h_n
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 2336135 ) N ;
   - vref_e_vrefgen_en + NET vref_e_vrefgen_en
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 2337575 ) N ;
   - vref_e_ref_sel[4] + NET vref_e_ref_sel[4]
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 2361715 ) N ;
   - gpio1_3_analog_sel + NET gpio1_3_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2111180 ) N ;
   - gpio1_2_one + NET gpio1_2_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 1846565 ) N ;
   - gpio1_2_slew_ctl[1] + NET gpio1_2_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1951630 ) N ;
   - gpio1_3_hys_trim + NET gpio1_3_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2117480 ) N ;
   - gpio1_2_enable_h + NET gpio1_2_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1975700 ) N ;
   - gpio1_3_tie_hi_esd + NET gpio1_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2032860 ) N ;
   - gpio1_3_vinref + NET gpio1_3_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2118800 ) N ;
   - gpio1_2_enable_vddio + NET gpio1_2_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 3177600 1901970 ) N ;
   - gpio1_3_hld_ovr + NET gpio1_3_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2135480 ) N ;
   - gpio1_3_dm[2] + NET gpio1_3_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2054440 ) N ;
   - gpio1_2_in + NET gpio1_2_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1977455 ) N ;
   - gpio1_3_in_h + NET gpio1_3_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2138455 ) N ;
   - gpio1_2_slew_ctl[0] + NET gpio1_2_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1931750 ) N ;
   - gpio1_3_dm[1] + NET gpio1_3_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2034560 ) N ;
   - gpio1_3_enable_h + NET gpio1_3_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2140700 ) N ;
   - gpio1_2_oe_n + NET gpio1_2_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1873390 ) N ;
   - gpio1_2_hld_h_n + NET gpio1_2_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1978200 ) N ;
   - gpio1_3_in + NET gpio1_3_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2142455 ) N ;
   - gpio1_3_dm[0] + NET gpio1_3_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2033710 ) N ;
   - gpio1_2_vtrip_sel + NET gpio1_2_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1910170 ) N ;
   - gpio1_3_hld_h_n + NET gpio1_3_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2143200 ) N ;
   - gpio1_2_analog_pol + NET gpio1_2_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1932600 ) N ;
   - gpio1_3_slow + NET gpio1_3_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2037695 ) N ;
   - gpio1_3_enable_vdda_h + NET gpio1_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2154065 ) N ;
   - gpio1_2_enable_vdda_h + NET gpio1_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1989065 ) N ;
   - gpio1_2_dm[2] + NET gpio1_2_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1889440 ) N ;
   - gpio1_3_analog_en + NET gpio1_3_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2154720 ) N ;
   - gpio1_3_oe_n + NET gpio1_3_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2038390 ) N ;
   - gpio1_2_dm[0] + NET gpio1_2_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1868710 ) N ;
   - gpio1_3_enable_inp_h + NET gpio1_3_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2155725 ) N ;
   - gpio1_2_analog_en + NET gpio1_2_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1989720 ) N ;
   - gpio1_3_tie_lo_esd + NET gpio1_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2047410 ) N ;
   - gpio1_3_enable_vswitch_h + NET gpio1_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2156935 ) N ;
   - gpio1_2_analog_sel + NET gpio1_2_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1946180 ) N ;
   - gpio1_2_ib_mode_sel[1] + NET gpio1_2_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1930900 ) N ;
   - gpio1_3_pad_a_noesd_h + NET gpio1_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2159815 ) N ;
   - gpio1_3_inp_dis + NET gpio1_3_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2055290 ) N ;
   - gpio1_2_enable_inp_h + NET gpio1_2_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1990725 ) N ;
   - gpio1_3_pad_a_esd_0_h + NET gpio1_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2161100 ) N ;
   - gpio1_2_tie_lo_esd + NET gpio1_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1882410 ) N ;
   - gpio1_3_enable_vddio + NET gpio1_3_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 3177600 2066970 ) N ;
   - gpio1_3_pad_a_esd_1_h + NET gpio1_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 2162370 ) N ;
   - gpio1_2_hys_trim + NET gpio1_2_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1952480 ) N ;
   - gpio1_2_enable_vswitch_h + NET gpio1_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1991935 ) N ;
   - gpio1_3_zero + NET gpio1_3_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 2013815 ) N ;
   - gpio1_3_vtrip_sel + NET gpio1_3_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2075170 ) N ;
   - gpio1_2_tie_hi_esd + NET gpio1_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1867860 ) N ;
   - gpio1_3_one + NET gpio1_3_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 2011565 ) N ;
   - gpio1_2_ib_mode_sel[0] + NET gpio1_2_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1911020 ) N ;
   - gpio1_3_ib_mode_sel[1] + NET gpio1_3_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2095900 ) N ;
   - gpio1_2_pad_a_noesd_h + NET gpio1_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1994815 ) N ;
   - gpio1_2_vinref + NET gpio1_2_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1953800 ) N ;
   - vcap_e_cpos + NET vcap_e_cpos
     + PORT
        + LAYER met3 ( -2600 -1000 ) ( 2600 1000 )        + PLACED ( 3177600 2376805 ) N ;
   - gpio1_3_ib_mode_sel[0] + NET gpio1_3_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2076020 ) N ;
   - gpio1_2_pad_a_esd_0_h + NET gpio1_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1996100 ) N ;
   - gpio1_3_out + NET gpio1_3_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2088710 ) N ;
   - gpio1_2_inp_dis + NET gpio1_2_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1890290 ) N ;
   - gpio1_2_hld_ovr + NET gpio1_2_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1970480 ) N ;
   - gpio1_3_slew_ctl[1] + NET gpio1_3_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2116630 ) N ;
   - gpio1_2_pad_a_esd_1_h + NET gpio1_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1997370 ) N ;
   - gpio1_1_enable_vdda_h + NET gpio1_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1824065 ) N ;
   - gpio1_2_out + NET gpio1_2_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1923710 ) N ;
   - gpio1_1_analog_en + NET gpio1_1_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1824720 ) N ;
   - gpio1_3_slew_ctl[0] + NET gpio1_3_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2096750 ) N ;
   - gpio1_1_enable_inp_h + NET gpio1_1_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1825725 ) N ;
   - gpio1_2_slow + NET gpio1_2_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1872695 ) N ;
   - gpio1_2_zero + NET gpio1_2_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 1848815 ) N ;
   - gpio1_1_enable_vswitch_h + NET gpio1_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1826935 ) N ;
   - gpio1_3_analog_pol + NET gpio1_3_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 2097600 ) N ;
   - gpio1_1_pad_a_noesd_h + NET gpio1_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1829815 ) N ;
   - gpio1_2_in_h + NET gpio1_2_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1973455 ) N ;
   - gpio1_1_pad_a_esd_0_h + NET gpio1_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1831100 ) N ;
   - gpio1_2_dm[1] + NET gpio1_2_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1869560 ) N ;
   - gpio1_1_pad_a_esd_1_h + NET gpio1_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1832370 ) N ;
   - gpio1_1_hld_ovr + NET gpio1_1_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1805480 ) N ;
   - gpio1_1_in_h + NET gpio1_1_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1808455 ) N ;
   - gpio1_1_enable_h + NET gpio1_1_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1810700 ) N ;
   - gpio1_1_in + NET gpio1_1_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1812455 ) N ;
   - gpio1_1_hld_h_n + NET gpio1_1_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1813200 ) N ;
   - gpio1_0_pad_a_esd_1_h + NET gpio1_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1667370 ) N ;
   - gpio1_1_ib_mode_sel[0] + NET gpio1_1_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1746020 ) N ;
   - gpio1_1_one + NET gpio1_1_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 1681565 ) N ;
   - gpio1_1_out + NET gpio1_1_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1758710 ) N ;
   - gpio1_0_zero + NET gpio1_0_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 1518815 ) N ;
   - gpio1_0_analog_sel + NET gpio1_0_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1616180 ) N ;
   - gpio1_1_slew_ctl[1] + NET gpio1_1_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1786630 ) N ;
   - gpio1_0_hys_trim + NET gpio1_0_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1622480 ) N ;
   - gpio1_0_one + NET gpio1_0_one
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 1516565 ) N ;
   - gpio1_1_slew_ctl[0] + NET gpio1_1_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1766750 ) N ;
   - gpio1_0_inp_dis + NET gpio1_0_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1560290 ) N ;
   - gpio1_0_vinref + NET gpio1_0_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1623800 ) N ;
   - gpio1_1_analog_pol + NET gpio1_1_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1767600 ) N ;
   - gpio1_1_tie_hi_esd + NET gpio1_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1702860 ) N ;
   - gpio1_1_analog_sel + NET gpio1_1_analog_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1781180 ) N ;
   - gpio1_0_hld_ovr + NET gpio1_0_hld_ovr
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1640480 ) N ;
   - gpio1_1_hys_trim + NET gpio1_1_hys_trim
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1787480 ) N ;
   - gpio1_1_dm[2] + NET gpio1_1_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1724440 ) N ;
   - gpio1_1_vinref + NET gpio1_1_vinref
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1788800 ) N ;
   - gpio1_1_zero + NET gpio1_1_zero
     + PORT
        + LAYER met3 ( -2600 -175 ) ( 2600 175 )        + PLACED ( 3177600 1683815 ) N ;
   - gpio1_0_ib_mode_sel[0] + NET gpio1_0_ib_mode_sel[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1581020 ) N ;
   - gpio1_0_pad_a_noesd_h + NET gpio1_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1664815 ) N ;
   - gpio1_0_in_h + NET gpio1_0_in_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1643455 ) N ;
   - gpio1_1_dm[1] + NET gpio1_1_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1704560 ) N ;
   - gpio1_1_vtrip_sel + NET gpio1_1_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1745170 ) N ;
   - gpio1_0_vtrip_sel + NET gpio1_0_vtrip_sel
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1580170 ) N ;
   - gpio1_0_enable_h + NET gpio1_0_enable_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1645700 ) N ;
   - gpio1_0_analog_pol + NET gpio1_0_analog_pol
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1602600 ) N ;
   - gpio1_1_dm[0] + NET gpio1_1_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1703710 ) N ;
   - gpio1_1_ib_mode_sel[1] + NET gpio1_1_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1765900 ) N ;
   - gpio1_0_tie_hi_esd + NET gpio1_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1537860 ) N ;
   - gpio1_0_out + NET gpio1_0_out
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1593710 ) N ;
   - gpio1_0_pad_a_esd_0_h + NET gpio1_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1666100 ) N ;
   - gpio1_0_dm[2] + NET gpio1_0_dm[2]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1559440 ) N ;
   - gpio1_0_in + NET gpio1_0_in
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1647455 ) N ;
   - gpio1_1_slow + NET gpio1_1_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1707695 ) N ;
   - gpio1_0_dm[1] + NET gpio1_0_dm[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1539560 ) N ;
   - gpio1_0_hld_h_n + NET gpio1_0_hld_h_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1648200 ) N ;
   - gpio1_0_slew_ctl[1] + NET gpio1_0_slew_ctl[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1621630 ) N ;
   - gpio1_0_dm[0] + NET gpio1_0_dm[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1538710 ) N ;
   - gpio1_1_oe_n + NET gpio1_1_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1708390 ) N ;
   - gpio1_0_enable_vdda_h + NET gpio1_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1659065 ) N ;
   - gpio1_0_enable_vddio + NET gpio1_0_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 3177600 1571970 ) N ;
   - gpio1_1_tie_lo_esd + NET gpio1_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1717410 ) N ;
   - gpio1_0_slow + NET gpio1_0_slow
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1542695 ) N ;
   - gpio1_0_analog_en + NET gpio1_0_analog_en
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1659720 ) N ;
   - gpio1_0_slew_ctl[0] + NET gpio1_0_slew_ctl[0]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1601750 ) N ;
   - gpio1_1_inp_dis + NET gpio1_1_inp_dis
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1725290 ) N ;
   - gpio1_0_oe_n + NET gpio1_0_oe_n
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1543390 ) N ;
   - gpio1_0_enable_inp_h + NET gpio1_0_enable_inp_h
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1660725 ) N ;
   - gpio1_0_enable_vswitch_h + NET gpio1_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1661935 ) N ;
   - gpio1_1_enable_vddio + NET gpio1_1_enable_vddio
     + PORT
        + LAYER met3 ( -2600 -185 ) ( 2600 185 )        + PLACED ( 3177600 1736970 ) N ;
   - gpio1_0_ib_mode_sel[1] + NET gpio1_0_ib_mode_sel[1]
     + PORT
        + LAYER met3 ( -2600 -165 ) ( 2600 165 )        + PLACED ( 3177600 1600900 ) N ;
   - gpio1_0_tie_lo_esd + NET gpio1_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -2600 -300 ) ( 2600 300 )        + PLACED ( 3177600 1552410 ) N ;
   - vssa3 + NET vssa3
     + USE GROUND
     + PORT
        + LAYER met3 ( -11950 -2465 ) ( 11950 2465 )        + PLACED ( 2307660 535 ) N ;
   - gpio0_6_in + NET gpio0_6_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 997705 ) N ;
   - gpio0_6_tie_hi_esd + NET gpio0_6_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 996305 ) N ;
   - gpio0_7_in + NET gpio0_7_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1102705 ) N ;
   - gpio0_7_tie_hi_esd + NET gpio0_7_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1101305 ) N ;
   - gpio0_6_enable_inp_h + NET gpio0_6_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1040695 ) N ;
   - gpio0_6_enable_h + NET gpio0_6_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1042975 ) N ;
   - gpio0_6_hld_h_n + NET gpio0_6_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1045245 ) N ;
   - gpio0_6_analog_sel + NET gpio0_6_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1048335 ) N ;
   - gpio0_6_dm[2] + NET gpio0_6_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1050555 ) N ;
   - gpio0_6_dm[1] + NET gpio0_6_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1012185 ) N ;
   - gpio0_6_dm[0] + NET gpio0_6_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1029225 ) N ;
   - gpio0_6_hld_ovr + NET gpio0_6_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1052975 ) N ;
   - gpio0_6_out + NET gpio0_6_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1056835 ) N ;
   - gpio0_6_enable_vswitch_h + NET gpio0_6_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1062835 ) N ;
   - gpio0_6_enable_vdda_h + NET gpio0_6_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1066435 ) N ;
   - gpio0_6_vtrip_sel + NET gpio0_6_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1070745 ) N ;
   - gpio0_6_ib_mode_sel + NET gpio0_6_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1072465 ) N ;
   - gpio0_6_oe_n + NET gpio0_6_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1074515 ) N ;
   - gpio0_6_in_h + NET gpio0_6_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 1077290 ) N ;
   - gpio0_6_zero + NET gpio0_6_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 988815 ) N ;
   - gpio0_6_one + NET gpio0_6_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 986565 ) N ;
   - gpio0_7_tie_lo_esd + NET gpio0_7_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1099815 ) N ;
   - gpio0_7_enable_vddio + NET gpio0_7_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1104265 ) N ;
   - gpio0_7_slow + NET gpio0_7_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1105635 ) N ;
   - gpio0_7_pad_a_esd_0_h + NET gpio0_7_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 1107230 ) N ;
   - gpio0_7_pad_a_esd_1_h + NET gpio0_7_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 1114385 ) N ;
   - gpio0_7_pad_a_noesd_h + NET gpio0_7_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 1119645 ) N ;
   - gpio0_7_analog_en + NET gpio0_7_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1123165 ) N ;
   - gpio0_7_analog_pol + NET gpio0_7_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1136965 ) N ;
   - gpio0_7_inp_dis + NET gpio0_7_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1139865 ) N ;
   - gpio0_7_enable_inp_h + NET gpio0_7_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1145695 ) N ;
   - gpio0_7_enable_h + NET gpio0_7_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1147975 ) N ;
   - gpio0_7_hld_h_n + NET gpio0_7_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1150245 ) N ;
   - gpio0_7_analog_sel + NET gpio0_7_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1153335 ) N ;
   - gpio0_7_dm[2] + NET gpio0_7_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1155555 ) N ;
   - gpio0_7_dm[1] + NET gpio0_7_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1117185 ) N ;
   - gpio0_7_dm[0] + NET gpio0_7_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1134225 ) N ;
   - gpio0_7_hld_ovr + NET gpio0_7_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1157975 ) N ;
   - gpio0_7_out + NET gpio0_7_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1161835 ) N ;
   - gpio0_7_enable_vswitch_h + NET gpio0_7_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1167835 ) N ;
   - gpio0_7_enable_vdda_h + NET gpio0_7_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1171435 ) N ;
   - gpio0_7_vtrip_sel + NET gpio0_7_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1175745 ) N ;
   - gpio0_7_ib_mode_sel + NET gpio0_7_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1177465 ) N ;
   - gpio0_7_oe_n + NET gpio0_7_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1179515 ) N ;
   - gpio0_7_in_h + NET gpio0_7_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 1182290 ) N ;
   - gpio0_7_zero + NET gpio0_7_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1093815 ) N ;
   - gpio0_7_one + NET gpio0_7_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1091565 ) N ;
   - gpio0_5_out + NET gpio0_5_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 951835 ) N ;
   - gpio0_5_enable_vswitch_h + NET gpio0_5_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 957835 ) N ;
   - gpio0_5_enable_vdda_h + NET gpio0_5_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 961435 ) N ;
   - gpio0_5_vtrip_sel + NET gpio0_5_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 965745 ) N ;
   - gpio0_5_ib_mode_sel + NET gpio0_5_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 967465 ) N ;
   - gpio0_5_oe_n + NET gpio0_5_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 969515 ) N ;
   - gpio0_5_in_h + NET gpio0_5_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 972290 ) N ;
   - gpio0_6_tie_lo_esd + NET gpio0_6_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 994815 ) N ;
   - gpio0_6_enable_vddio + NET gpio0_6_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 999265 ) N ;
   - gpio0_6_slow + NET gpio0_6_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1000635 ) N ;
   - gpio0_6_pad_a_esd_0_h + NET gpio0_6_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 1002230 ) N ;
   - gpio0_6_pad_a_esd_1_h + NET gpio0_6_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 1009385 ) N ;
   - gpio0_6_pad_a_noesd_h + NET gpio0_6_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 1014645 ) N ;
   - gpio0_6_analog_en + NET gpio0_6_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1018165 ) N ;
   - gpio0_6_analog_pol + NET gpio0_6_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1031965 ) N ;
   - gpio0_6_inp_dis + NET gpio0_6_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 1034865 ) N ;
   - gpio0_5_analog_sel + NET gpio0_5_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 943335 ) N ;
   - gpio0_5_pad_a_noesd_h + NET gpio0_5_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 909645 ) N ;
   - gpio0_5_dm[2] + NET gpio0_5_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 945555 ) N ;
   - gpio0_5_analog_en + NET gpio0_5_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 913165 ) N ;
   - gpio0_5_dm[1] + NET gpio0_5_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 907185 ) N ;
   - gpio0_5_analog_pol + NET gpio0_5_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 926965 ) N ;
   - gpio0_5_dm[0] + NET gpio0_5_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 924225 ) N ;
   - gpio0_5_hld_ovr + NET gpio0_5_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 947975 ) N ;
   - gpio0_5_inp_dis + NET gpio0_5_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 929865 ) N ;
   - gpio0_5_enable_inp_h + NET gpio0_5_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 935695 ) N ;
   - gpio0_5_enable_h + NET gpio0_5_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 937975 ) N ;
   - gpio0_5_hld_h_n + NET gpio0_5_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 940245 ) N ;
   - gpio0_5_pad_a_esd_1_h + NET gpio0_5_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 904385 ) N ;
   - gpio0_5_pad_a_esd_0_h + NET gpio0_5_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 897230 ) N ;
   - gpio0_4_tie_hi_esd + NET gpio0_4_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 786305 ) N ;
   - gpio0_5_in + NET gpio0_5_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 892705 ) N ;
   - gpio0_5_tie_hi_esd + NET gpio0_5_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 891305 ) N ;
   - gpio0_4_in + NET gpio0_4_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 787705 ) N ;
   - gpio0_4_slow + NET gpio0_4_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 790635 ) N ;
   - gpio0_4_in_h + NET gpio0_4_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 867290 ) N ;
   - gpio0_4_pad_a_esd_0_h + NET gpio0_4_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 792230 ) N ;
   - gpio0_4_enable_vdda_h + NET gpio0_4_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 856435 ) N ;
   - gpio0_4_vtrip_sel + NET gpio0_4_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 860745 ) N ;
   - gpio0_4_pad_a_esd_1_h + NET gpio0_4_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 799385 ) N ;
   - gpio0_4_pad_a_noesd_h + NET gpio0_4_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 804645 ) N ;
   - gpio0_4_ib_mode_sel + NET gpio0_4_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 862465 ) N ;
   - gpio0_5_enable_vddio + NET gpio0_5_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 894265 ) N ;
   - gpio0_4_analog_en + NET gpio0_4_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 808165 ) N ;
   - gpio0_4_enable_vddio + NET gpio0_4_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 789265 ) N ;
   - gpio0_4_analog_pol + NET gpio0_4_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 821965 ) N ;
   - gpio0_5_zero + NET gpio0_5_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 883815 ) N ;
   - gpio0_5_one + NET gpio0_5_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 881565 ) N ;
   - gpio0_4_inp_dis + NET gpio0_4_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 824865 ) N ;
   - gpio0_4_zero + NET gpio0_4_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 778815 ) N ;
   - gpio0_4_enable_inp_h + NET gpio0_4_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 830695 ) N ;
   - gpio0_5_slow + NET gpio0_5_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 895635 ) N ;
   - gpio0_4_enable_vswitch_h + NET gpio0_4_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 852835 ) N ;
   - gpio0_4_enable_h + NET gpio0_4_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 832975 ) N ;
   - gpio0_5_tie_lo_esd + NET gpio0_5_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 889815 ) N ;
   - gpio0_4_hld_h_n + NET gpio0_4_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 835245 ) N ;
   - gpio0_4_oe_n + NET gpio0_4_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 864515 ) N ;
   - gpio0_4_analog_sel + NET gpio0_4_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 838335 ) N ;
   - gpio0_4_one + NET gpio0_4_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 776565 ) N ;
   - gpio0_4_dm[2] + NET gpio0_4_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 840555 ) N ;
   - gpio0_4_dm[1] + NET gpio0_4_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 802185 ) N ;
   - gpio0_4_dm[0] + NET gpio0_4_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 819225 ) N ;
   - gpio0_4_tie_lo_esd + NET gpio0_4_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 784815 ) N ;
   - gpio0_4_hld_ovr + NET gpio0_4_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 842975 ) N ;
   - gpio0_4_out + NET gpio0_4_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 846835 ) N ;
   - vdda3 + NET vdda3
     + USE POWER
     + PORT
        + LAYER met3 ( -11950 -2465 ) ( 11950 2465 )        + PLACED ( 2437660 535 ) N ;
   - gpio0_3_in + NET gpio0_3_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 482705 ) N ;
   - gpio0_3_tie_hi_esd + NET gpio0_3_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 481305 ) N ;
   - gpio0_2_in + NET gpio0_2_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 377705 ) N ;
   - gpio0_2_tie_hi_esd + NET gpio0_2_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 376305 ) N ;
   - gpio0_3_vtrip_sel + NET gpio0_3_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 555745 ) N ;
   - gpio0_2_slow + NET gpio0_2_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 380635 ) N ;
   - gpio0_2_analog_sel + NET gpio0_2_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 428335 ) N ;
   - gpio0_2_enable_vswitch_h + NET gpio0_2_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 442835 ) N ;
   - gpio0_3_pad_a_esd_0_h + NET gpio0_3_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 487230 ) N ;
   - gpio0_3_enable_h + NET gpio0_3_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 527975 ) N ;
   - gpio0_3_hld_ovr + NET gpio0_3_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 537975 ) N ;
   - gpio0_3_pad_a_esd_1_h + NET gpio0_3_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 494385 ) N ;
   - gpio0_2_pad_a_esd_0_h + NET gpio0_2_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 382230 ) N ;
   - gpio0_3_pad_a_noesd_h + NET gpio0_3_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 499645 ) N ;
   - gpio0_3_ib_mode_sel + NET gpio0_3_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 557465 ) N ;
   - gpio0_3_hld_h_n + NET gpio0_3_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 530245 ) N ;
   - gpio0_3_analog_en + NET gpio0_3_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 503165 ) N ;
   - gpio0_2_pad_a_esd_1_h + NET gpio0_2_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 389385 ) N ;
   - gpio0_2_enable_inp_h + NET gpio0_2_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 420695 ) N ;
   - gpio0_2_dm[2] + NET gpio0_2_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 430555 ) N ;
   - gpio0_3_analog_pol + NET gpio0_3_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 516965 ) N ;
   - gpio0_2_enable_vdda_h + NET gpio0_2_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 446435 ) N ;
   - gpio0_3_inp_dis + NET gpio0_3_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 519865 ) N ;
   - gpio0_2_pad_a_noesd_h + NET gpio0_2_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 394645 ) N ;
   - gpio0_1_in_h + NET gpio0_1_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 352290 ) N ;
   - gpio0_1_oe_n + NET gpio0_1_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 349515 ) N ;
   - gpio0_1_enable_h + NET gpio0_1_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 317975 ) N ;
   - gpio0_1_enable_vswitch_h + NET gpio0_1_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 337835 ) N ;
   - gpio0_1_hld_ovr + NET gpio0_1_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 327975 ) N ;
   - gpio0_2_zero + NET gpio0_2_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 368815 ) N ;
   - gpio0_1_dm[0] + NET gpio0_1_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 304225 ) N ;
   - gpio0_1_analog_sel + NET gpio0_1_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 323335 ) N ;
   - gpio0_1_ib_mode_sel + NET gpio0_1_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 347465 ) N ;
   - gpio0_1_enable_inp_h + NET gpio0_1_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 315695 ) N ;
   - gpio0_1_vtrip_sel + NET gpio0_1_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 345745 ) N ;
   - gpio0_2_one + NET gpio0_2_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 366565 ) N ;
   - gpio0_1_hld_h_n + NET gpio0_1_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 320245 ) N ;
   - gpio0_1_analog_pol + NET gpio0_1_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 306965 ) N ;
   - gpio0_1_inp_dis + NET gpio0_1_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 309865 ) N ;
   - gpio0_1_out + NET gpio0_1_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 331835 ) N ;
   - gpio0_1_dm[2] + NET gpio0_1_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 325555 ) N ;
   - gpio0_1_enable_vdda_h + NET gpio0_1_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 341435 ) N ;
   - gpio0_2_hld_ovr + NET gpio0_2_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 432975 ) N ;
   - gpio0_3_tie_lo_esd + NET gpio0_3_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 479815 ) N ;
   - gpio0_2_inp_dis + NET gpio0_2_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 414865 ) N ;
   - gpio0_3_enable_vdda_h + NET gpio0_3_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 551435 ) N ;
   - gpio0_3_analog_sel + NET gpio0_3_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 533335 ) N ;
   - gpio0_3_one + NET gpio0_3_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 471565 ) N ;
   - gpio0_2_hld_h_n + NET gpio0_2_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 425245 ) N ;
   - gpio0_3_dm[0] + NET gpio0_3_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 514225 ) N ;
   - gpio0_2_out + NET gpio0_2_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 436835 ) N ;
   - gpio0_3_dm[2] + NET gpio0_3_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 535555 ) N ;
   - gpio0_3_oe_n + NET gpio0_3_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 559515 ) N ;
   - gpio0_2_vtrip_sel + NET gpio0_2_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 450745 ) N ;
   - gpio0_2_dm[1] + NET gpio0_2_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 392185 ) N ;
   - gpio0_3_out + NET gpio0_3_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 541835 ) N ;
   - gpio0_3_in_h + NET gpio0_3_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 562290 ) N ;
   - gpio0_2_ib_mode_sel + NET gpio0_2_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 452465 ) N ;
   - gpio0_3_enable_inp_h + NET gpio0_3_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 525695 ) N ;
   - gpio0_2_dm[0] + NET gpio0_2_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 409225 ) N ;
   - gpio0_3_enable_vswitch_h + NET gpio0_3_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 547835 ) N ;
   - gpio0_2_oe_n + NET gpio0_2_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 454515 ) N ;
   - gpio0_2_tie_lo_esd + NET gpio0_2_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 374815 ) N ;
   - gpio0_3_dm[1] + NET gpio0_3_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 497185 ) N ;
   - gpio0_2_enable_h + NET gpio0_2_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 422975 ) N ;
   - gpio0_2_in_h + NET gpio0_2_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 457290 ) N ;
   - gpio0_3_zero + NET gpio0_3_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 473815 ) N ;
   - gpio0_2_enable_vddio + NET gpio0_2_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 379265 ) N ;
   - gpio0_3_enable_vddio + NET gpio0_3_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 484265 ) N ;
   - gpio0_2_analog_en + NET gpio0_2_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 398165 ) N ;
   - gpio0_2_analog_pol + NET gpio0_2_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 411965 ) N ;
   - gpio0_3_slow + NET gpio0_3_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 485635 ) N ;
   - gpio0_1_tie_hi_esd + NET gpio0_1_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 271305 ) N ;
   - gpio0_0_tie_hi_esd + NET gpio0_0_tie_hi_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 166305 ) N ;
   - gpio0_1_in + NET gpio0_1_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 272705 ) N ;
   - gpio0_0_in + NET gpio0_0_in
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 167705 ) N ;
   - gpio0_1_tie_lo_esd + NET gpio0_1_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 269815 ) N ;
   - gpio0_1_pad_a_esd_1_h + NET gpio0_1_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 284385 ) N ;
   - gpio0_1_enable_vddio + NET gpio0_1_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 274265 ) N ;
   - gpio0_1_pad_a_esd_0_h + NET gpio0_1_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 277230 ) N ;
   - muxsplit_se_switch_bb_s0 + NET muxsplit_se_switch_bb_s0
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 32110 ) N ;
   - muxsplit_se_switch_bb_sl + NET muxsplit_se_switch_bb_sl
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 33370 ) N ;
   - gpio0_0_enable_h + NET gpio0_0_enable_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 212975 ) N ;
   - gpio0_0_pad_a_esd_1_h + NET gpio0_0_pad_a_esd_1_h
     + PORT
        + LAYER met3 ( -2000 -325 ) ( 2000 325 )        + PLACED ( 3177000 179385 ) N ;
   - muxsplit_se_switch_bb_sr + NET muxsplit_se_switch_bb_sr
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 34630 ) N ;
   - muxsplit_se_switch_aa_sr + NET muxsplit_se_switch_aa_sr
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 36310 ) N ;
   - gpio0_0_hld_h_n + NET gpio0_0_hld_h_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 215245 ) N ;
   - gpio0_1_dm[1] + NET gpio0_1_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 287185 ) N ;
   - muxsplit_se_hld_vdda_h_n + NET muxsplit_se_hld_vdda_h_n
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 7080 ) N ;
   - muxsplit_se_enable_vdda_h + NET muxsplit_se_enable_vdda_h
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 11480 ) N ;
   - muxsplit_se_switch_aa_sl + NET muxsplit_se_switch_aa_sl
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 29590 ) N ;
   - muxsplit_se_switch_aa_s0 + NET muxsplit_se_switch_aa_s0
     + PORT
        + LAYER met3 ( -2900 -195 ) ( 2900 195 )        + PLACED ( 3176600 30850 ) N ;
   - gpio0_0_analog_sel + NET gpio0_0_analog_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 218335 ) N ;
   - gpio0_1_analog_en + NET gpio0_1_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 293165 ) N ;
   - gpio0_0_dm[2] + NET gpio0_0_dm[2]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 220555 ) N ;
   - gpio0_1_zero + NET gpio0_1_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 263815 ) N ;
   - gpio0_0_dm[1] + NET gpio0_0_dm[1]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 182185 ) N ;
   - gpio0_0_pad_a_noesd_h + NET gpio0_0_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 184645 ) N ;
   - gpio0_0_dm[0] + NET gpio0_0_dm[0]
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 199225 ) N ;
   - gpio0_1_one + NET gpio0_1_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 261565 ) N ;
   - gpio0_0_hld_ovr + NET gpio0_0_hld_ovr
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 222975 ) N ;
   - gpio0_0_slow + NET gpio0_0_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 170635 ) N ;
   - gpio0_0_out + NET gpio0_0_out
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 226835 ) N ;
   - gpio0_0_analog_en + NET gpio0_0_analog_en
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 188165 ) N ;
   - gpio0_0_enable_vswitch_h + NET gpio0_0_enable_vswitch_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 232835 ) N ;
   - gpio0_0_enable_vddio + NET gpio0_0_enable_vddio
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 169265 ) N ;
   - gpio0_0_enable_vdda_h + NET gpio0_0_enable_vdda_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 236435 ) N ;
   - gpio0_0_analog_pol + NET gpio0_0_analog_pol
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 201965 ) N ;
   - gpio0_0_vtrip_sel + NET gpio0_0_vtrip_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 240745 ) N ;
   - gpio0_1_slow + NET gpio0_1_slow
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 275635 ) N ;
   - gpio0_0_ib_mode_sel + NET gpio0_0_ib_mode_sel
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 242465 ) N ;
   - gpio0_0_oe_n + NET gpio0_0_oe_n
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 244515 ) N ;
   - gpio0_0_inp_dis + NET gpio0_0_inp_dis
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 204865 ) N ;
   - gpio0_0_in_h + NET gpio0_0_in_h
     + PORT
        + LAYER met3 ( -2000 -310 ) ( 2000 310 )        + PLACED ( 3177000 247290 ) N ;
   - gpio0_0_tie_lo_esd + NET gpio0_0_tie_lo_esd
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 164815 ) N ;
   - gpio0_0_zero + NET gpio0_0_zero
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 158815 ) N ;
   - gpio0_0_pad_a_esd_0_h + NET gpio0_0_pad_a_esd_0_h
     + PORT
        + LAYER met3 ( -2000 -320 ) ( 2000 320 )        + PLACED ( 3177000 172230 ) N ;
   - gpio0_0_one + NET gpio0_0_one
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 156565 ) N ;
   - gpio0_1_pad_a_noesd_h + NET gpio0_1_pad_a_noesd_h
     + PORT
        + LAYER met3 ( -2000 -535 ) ( 2000 535 )        + PLACED ( 3177000 289645 ) N ;
   - gpio0_0_enable_inp_h + NET gpio0_0_enable_inp_h
     + PORT
        + LAYER met3 ( -2000 -175 ) ( 2000 175 )        + PLACED ( 3177000 210695 ) N ;
END PINS

END DESIGN

