<stg><name>operator-<256u>.1</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
:0 %z_words_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_0_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
:1 %z_words_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_1_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
:2 %z_words_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_2_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="32">
<![CDATA[
:3 %z_words_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %x_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:6 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln29 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv:0 %phi_ln29 = phi i2 0, void, i2 %add_ln29, void %_ifconv

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:2 %z_words_0_0_load = load i64 %z_words_0_0

]]></Node>
<StgValue><ssdm name="z_words_0_0_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:3 %z_words_1_0_load = load i64 %z_words_1_0

]]></Node>
<StgValue><ssdm name="z_words_1_0_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:4 %z_words_2_0_load = load i64 %z_words_2_0

]]></Node>
<StgValue><ssdm name="z_words_2_0_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:5 %z_words_3_0_load = load i64 %z_words_3_0

]]></Node>
<StgValue><ssdm name="z_words_3_0_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:6 %icmp_ln29_23 = icmp_eq  i2 %phi_ln29, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29_23"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7 %select_ln29 = select i1 %icmp_ln29_23, i64 %z_words_3_0_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:8 %icmp_ln29_25 = icmp_eq  i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_25"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9 %select_ln29_53 = select i1 %icmp_ln29_25, i64 %z_words_3_0_load, i64 %select_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_53"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:10 %icmp_ln29_26 = icmp_eq  i2 %phi_ln29, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_26"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11 %select_ln29_54 = select i1 %icmp_ln29_26, i64 %z_words_3_0_load, i64 %select_ln29_53

]]></Node>
<StgValue><ssdm name="select_ln29_54"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12 %select_ln29_55 = select i1 %icmp_ln29_23, i64 0, i64 %z_words_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_55"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13 %select_ln29_56 = select i1 %icmp_ln29_25, i64 %z_words_2_0_load, i64 %select_ln29_55

]]></Node>
<StgValue><ssdm name="select_ln29_56"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14 %select_ln29_57 = select i1 %icmp_ln29_26, i64 %z_words_2_0_load, i64 %select_ln29_56

]]></Node>
<StgValue><ssdm name="select_ln29_57"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15 %select_ln29_58 = select i1 %icmp_ln29_25, i64 0, i64 %z_words_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_58"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16 %select_ln29_59 = select i1 %icmp_ln29_26, i64 %z_words_1_0_load, i64 %select_ln29_58

]]></Node>
<StgValue><ssdm name="select_ln29_59"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17 %select_ln29_60 = select i1 %icmp_ln29_26, i64 0, i64 %z_words_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_60"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:18 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:19 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:20 %store_ln29 = store i64 %select_ln29_54, i64 %z_words_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:21 %store_ln29 = store i64 %select_ln29_57, i64 %z_words_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:22 %store_ln29 = store i64 %select_ln29_59, i64 %z_words_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:23 %store_ln29 = store i64 %select_ln29_60, i64 %z_words_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:24 %br_ln29 = br i1 %icmp_ln29, void %_ifconv, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:0 %z_words_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:1 %z_words_3_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_22"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:2 %z_words_3_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_23"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:3 %z_words_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="19">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:4 %trunc_ln50 = trunc i19 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:5 %store_ln237 = store i64 %select_ln29_54, i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:6 %store_ln237 = store i64 %select_ln29_57, i64 %z_words_3_23

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:7 %store_ln237 = store i64 %select_ln29_59, i64 %z_words_3_22

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:8 %store_ln237 = store i64 %select_ln29_60, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:9 %br_ln237 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:0 %i = phi i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader, i3 %i_60, void %.split238

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:1 %i_60 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_60"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:2 %icmp_ln237 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:3 %empty_156 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:4 %br_ln237 = br i1 %icmp_ln237, void %.split2, void %branch0.preheader

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="3">
<![CDATA[
.split2:0 %trunc_ln50_21 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50_21"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split2:1 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_21, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="5">
<![CDATA[
.split2:2 %zext_ln50 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split2:3 %add_ln50 = add i19 %zext_ln50, i19 %x_read

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:4 %lshr_ln238_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln238_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="14">
<![CDATA[
.split2:5 %zext_ln238 = zext i14 %lshr_ln238_1

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:6 %state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln238

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="256" op_0_bw="14">
<![CDATA[
.split2:7 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2:8 %add_ln238 = add i5 %shl_ln, i5 %trunc_ln50

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:0 %s_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:1 %s_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:2 %s_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
branch0.preheader:3 %s_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch0.preheader:4 %br_ln0 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="256" op_0_bw="14">
<![CDATA[
.split2:7 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split2:9 %shl_ln20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln238, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln20"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="256" op_0_bw="8">
<![CDATA[
.split2:10 %zext_ln238_1 = zext i8 %shl_ln20

]]></Node>
<StgValue><ssdm name="zext_ln238_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split2:11 %lshr_ln238 = lshr i256 %state_load, i256 %zext_ln238_1

]]></Node>
<StgValue><ssdm name="lshr_ln238"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="256">
<![CDATA[
.split2:12 %trunc_ln238 = trunc i256 %lshr_ln238

]]></Node>
<StgValue><ssdm name="trunc_ln238"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:13 %z_words_0 = xor i64 %trunc_ln238, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="z_words_0"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split2:14 %switch_ln238 = switch i2 %trunc_ln50_21, void %branch11, i2 0, void %.split2..split238_crit_edge, i2 1, void %branch9, i2 2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln238"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln238 = store i64 %z_words_0, i64 %z_words_3_23

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50_21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln238 = br void %.split238

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch9:0 %store_ln238 = store i64 %z_words_0, i64 %z_words_3_22

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln238 = br void %.split238

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split2..split238_crit_edge:0 %store_ln238 = store i64 %z_words_0, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split2..split238_crit_edge:1 %br_ln238 = br void %.split238

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50_21" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln238 = store i64 %z_words_0, i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln50_21" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln238 = br void %.split238

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.split238:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0 %phi_ln29_9 = phi i2 %add_ln29_14, void %branch0, i2 0, void %branch0.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_9"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1 %add_ln29_14 = add i2 %phi_ln29_9, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_14"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
branch0:2 %s_word_num_bits_3_0_load = load i64 %s_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64">
<![CDATA[
branch0:3 %s_word_num_bits_2_0_load = load i64 %s_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64">
<![CDATA[
branch0:4 %s_word_num_bits_1_0_load = load i64 %s_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
branch0:5 %s_word_num_bits_0_0_load = load i64 %s_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:6 %s_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_9

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:7 %s_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_2_0_load, i64 %s_word_num_bits_2_0_load, i64 0, i64 %s_word_num_bits_2_0_load, i2 %phi_ln29_9

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %s_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_1_0_load, i64 0, i64 %s_word_num_bits_1_0_load, i64 %s_word_num_bits_1_0_load, i2 %phi_ln29_9

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %s_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i2 %phi_ln29_9

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:10 %icmp_ln29_24 = icmp_eq  i2 %phi_ln29_9, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_24"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:11 %empty_157 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:12 %store_ln29 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:13 %store_ln29 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:14 %store_ln29 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:15 %store_ln29 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:16 %br_ln29 = br i1 %icmp_ln29_24, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:0 %s_word_num_bits_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:1 %s_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:2 %s_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:3 %s_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:4 %store_ln173 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:5 %store_ln173 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:6 %store_ln173 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:7 %store_ln173 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader:8 %br_ln173 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %i_61 = phi i3 %i_62, void %.split8, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_61"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %k = phi i1 %k_15, void %.split8, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %i_62 = add i3 %i_61, i3 1

]]></Node>
<StgValue><ssdm name="i_62"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %icmp_ln173 = icmp_eq  i3 %i_61, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %empty_158 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:5 %br_ln173 = br i1 %icmp_ln173, void %.split, void %_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:0 %z_words_3_load = load i64 %z_words_3

]]></Node>
<StgValue><ssdm name="z_words_3_load"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:1 %z_words_3_22_load = load i64 %z_words_3_22

]]></Node>
<StgValue><ssdm name="z_words_3_22_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:2 %z_words_3_23_load = load i64 %z_words_3_23

]]></Node>
<StgValue><ssdm name="z_words_3_23_load"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:3 %z_words_3_2_load = load i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="z_words_3_2_load"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="3">
<![CDATA[
.split:4 %trunc_ln50_22 = trunc i3 %i_61

]]></Node>
<StgValue><ssdm name="trunc_ln50_22"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:5 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_3_load, i64 %z_words_3_22_load, i64 %z_words_3_23_load, i64 %z_words_3_2_load, i2 %trunc_ln50_22

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:6 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_22

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:7 %add_ln175 = add i64 %tmp_s, i64 %tmp

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:8 %k1 = icmp_ult  i64 %add_ln175, i64 %tmp

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="1">
<![CDATA[
.split:9 %zext_ln177 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:10 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:11 %switch_ln177 = switch i2 %trunc_ln50_22, void %branch7, i2 0, void %.split..split8_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln177"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_22" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln177 = br void %.split8

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln177 = br void %.split8

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split..split8_crit_edge:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.split..split8_crit_edge:1 %br_ln177 = br void %.split8

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_22" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln177 = store i64 %add_ln177, i64 %s_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
<literal name="trunc_ln50_22" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln177 = br void %.split8

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:0 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:1 %k_15 = or i1 %icmp_ln178, i1 %k1

]]></Node>
<StgValue><ssdm name="k_15"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.split8:2 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:0 %s_word_num_bits_3_2_load = load i64 %s_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_3_2_load"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:1 %s_word_num_bits_2_2_load = load i64 %s_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:2 %s_word_num_bits_1_2_load = load i64 %s_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:3 %s_word_num_bits_0_2_load = load i64 %s_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="s_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:4 %mrv = insertvalue i256 <undef>, i64 %s_word_num_bits_0_2_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:5 %mrv_1 = insertvalue i256 %mrv, i64 %s_word_num_bits_1_2_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:6 %mrv_2 = insertvalue i256 %mrv_1, i64 %s_word_num_bits_2_2_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:7 %mrv_3 = insertvalue i256 %mrv_2, i64 %s_word_num_bits_3_2_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="256">
<![CDATA[
_ZN4intxplILj256EEENS_4uintIXT_EEERKS2_S4_.83.exit:8 %ret_ln349 = ret i256 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln349"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="159" name="state" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="162" from="StgValue_161" to="z_words_0_0" fromId="161" toId="7">
</dataflow>
<dataflow id="163" from="StgValue_161" to="z_words_1_0" fromId="161" toId="8">
</dataflow>
<dataflow id="164" from="StgValue_161" to="z_words_2_0" fromId="161" toId="9">
</dataflow>
<dataflow id="165" from="StgValue_161" to="z_words_3_0" fromId="161" toId="10">
</dataflow>
<dataflow id="167" from="_ssdm_op_Read.ap_auto.i19" to="x_read" fromId="166" toId="11">
</dataflow>
<dataflow id="168" from="x" to="x_read" fromId="160" toId="11">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="169" toId="12">
</dataflow>
<dataflow id="171" from="state" to="specinterface_ln0" fromId="159" toId="12">
</dataflow>
<dataflow id="173" from="empty_17" to="specinterface_ln0" fromId="172" toId="12">
</dataflow>
<dataflow id="175" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="12">
</dataflow>
<dataflow id="176" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="12">
</dataflow>
<dataflow id="178" from="empty_18" to="specinterface_ln0" fromId="177" toId="12">
</dataflow>
<dataflow id="180" from="StgValue_179" to="specinterface_ln0" fromId="179" toId="12">
</dataflow>
<dataflow id="181" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="12">
</dataflow>
<dataflow id="182" from="empty_18" to="specinterface_ln0" fromId="177" toId="12">
</dataflow>
<dataflow id="183" from="empty_18" to="specinterface_ln0" fromId="177" toId="12">
</dataflow>
<dataflow id="184" from="empty_18" to="specinterface_ln0" fromId="177" toId="12">
</dataflow>
<dataflow id="185" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="12">
</dataflow>
<dataflow id="186" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="12">
</dataflow>
<dataflow id="187" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="12">
</dataflow>
<dataflow id="188" from="StgValue_174" to="specinterface_ln0" fromId="174" toId="12">
</dataflow>
<dataflow id="189" from="empty_18" to="specinterface_ln0" fromId="177" toId="12">
</dataflow>
<dataflow id="190" from="empty_18" to="specinterface_ln0" fromId="177" toId="12">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="191" toId="13">
</dataflow>
<dataflow id="193" from="state" to="specbramwithbyteenable_ln0" fromId="159" toId="13">
</dataflow>
<dataflow id="195" from="StgValue_194" to="phi_ln29" fromId="194" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="br_ln29" to="phi_ln29" fromId="14" toId="15">
</dataflow>
<dataflow id="197" from="add_ln29" to="phi_ln29" fromId="16" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="br_ln29" to="phi_ln29" fromId="39" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="199" from="phi_ln29" to="add_ln29" fromId="15" toId="16">
</dataflow>
<dataflow id="201" from="StgValue_200" to="add_ln29" fromId="200" toId="16">
</dataflow>
<dataflow id="202" from="z_words_0_0" to="z_words_0_0_load" fromId="7" toId="17">
</dataflow>
<dataflow id="203" from="z_words_1_0" to="z_words_1_0_load" fromId="8" toId="18">
</dataflow>
<dataflow id="204" from="z_words_2_0" to="z_words_2_0_load" fromId="9" toId="19">
</dataflow>
<dataflow id="205" from="z_words_3_0" to="z_words_3_0_load" fromId="10" toId="20">
</dataflow>
<dataflow id="206" from="phi_ln29" to="icmp_ln29_23" fromId="15" toId="21">
</dataflow>
<dataflow id="208" from="StgValue_207" to="icmp_ln29_23" fromId="207" toId="21">
</dataflow>
<dataflow id="209" from="icmp_ln29_23" to="select_ln29" fromId="21" toId="22">
</dataflow>
<dataflow id="210" from="z_words_3_0_load" to="select_ln29" fromId="20" toId="22">
</dataflow>
<dataflow id="212" from="StgValue_211" to="select_ln29" fromId="211" toId="22">
</dataflow>
<dataflow id="213" from="phi_ln29" to="icmp_ln29_25" fromId="15" toId="23">
</dataflow>
<dataflow id="214" from="StgValue_200" to="icmp_ln29_25" fromId="200" toId="23">
</dataflow>
<dataflow id="215" from="icmp_ln29_25" to="select_ln29_53" fromId="23" toId="24">
</dataflow>
<dataflow id="216" from="z_words_3_0_load" to="select_ln29_53" fromId="20" toId="24">
</dataflow>
<dataflow id="217" from="select_ln29" to="select_ln29_53" fromId="22" toId="24">
</dataflow>
<dataflow id="218" from="phi_ln29" to="icmp_ln29_26" fromId="15" toId="25">
</dataflow>
<dataflow id="219" from="StgValue_194" to="icmp_ln29_26" fromId="194" toId="25">
</dataflow>
<dataflow id="220" from="icmp_ln29_26" to="select_ln29_54" fromId="25" toId="26">
</dataflow>
<dataflow id="221" from="z_words_3_0_load" to="select_ln29_54" fromId="20" toId="26">
</dataflow>
<dataflow id="222" from="select_ln29_53" to="select_ln29_54" fromId="24" toId="26">
</dataflow>
<dataflow id="223" from="icmp_ln29_23" to="select_ln29_55" fromId="21" toId="27">
</dataflow>
<dataflow id="224" from="StgValue_211" to="select_ln29_55" fromId="211" toId="27">
</dataflow>
<dataflow id="225" from="z_words_2_0_load" to="select_ln29_55" fromId="19" toId="27">
</dataflow>
<dataflow id="226" from="icmp_ln29_25" to="select_ln29_56" fromId="23" toId="28">
</dataflow>
<dataflow id="227" from="z_words_2_0_load" to="select_ln29_56" fromId="19" toId="28">
</dataflow>
<dataflow id="228" from="select_ln29_55" to="select_ln29_56" fromId="27" toId="28">
</dataflow>
<dataflow id="229" from="icmp_ln29_26" to="select_ln29_57" fromId="25" toId="29">
</dataflow>
<dataflow id="230" from="z_words_2_0_load" to="select_ln29_57" fromId="19" toId="29">
</dataflow>
<dataflow id="231" from="select_ln29_56" to="select_ln29_57" fromId="28" toId="29">
</dataflow>
<dataflow id="232" from="icmp_ln29_25" to="select_ln29_58" fromId="23" toId="30">
</dataflow>
<dataflow id="233" from="StgValue_211" to="select_ln29_58" fromId="211" toId="30">
</dataflow>
<dataflow id="234" from="z_words_1_0_load" to="select_ln29_58" fromId="18" toId="30">
</dataflow>
<dataflow id="235" from="icmp_ln29_26" to="select_ln29_59" fromId="25" toId="31">
</dataflow>
<dataflow id="236" from="z_words_1_0_load" to="select_ln29_59" fromId="18" toId="31">
</dataflow>
<dataflow id="237" from="select_ln29_58" to="select_ln29_59" fromId="30" toId="31">
</dataflow>
<dataflow id="238" from="icmp_ln29_26" to="select_ln29_60" fromId="25" toId="32">
</dataflow>
<dataflow id="239" from="StgValue_211" to="select_ln29_60" fromId="211" toId="32">
</dataflow>
<dataflow id="240" from="z_words_0_0_load" to="select_ln29_60" fromId="17" toId="32">
</dataflow>
<dataflow id="241" from="phi_ln29" to="icmp_ln29" fromId="15" toId="33">
</dataflow>
<dataflow id="243" from="StgValue_242" to="icmp_ln29" fromId="242" toId="33">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="244" toId="34">
</dataflow>
<dataflow id="247" from="StgValue_246" to="empty" fromId="246" toId="34">
</dataflow>
<dataflow id="248" from="StgValue_246" to="empty" fromId="246" toId="34">
</dataflow>
<dataflow id="249" from="StgValue_246" to="empty" fromId="246" toId="34">
</dataflow>
<dataflow id="250" from="select_ln29_54" to="store_ln29" fromId="26" toId="35">
</dataflow>
<dataflow id="251" from="z_words_3_0" to="store_ln29" fromId="10" toId="35">
</dataflow>
<dataflow id="252" from="select_ln29_57" to="store_ln29" fromId="29" toId="36">
</dataflow>
<dataflow id="253" from="z_words_2_0" to="store_ln29" fromId="9" toId="36">
</dataflow>
<dataflow id="254" from="select_ln29_59" to="store_ln29" fromId="31" toId="37">
</dataflow>
<dataflow id="255" from="z_words_1_0" to="store_ln29" fromId="8" toId="37">
</dataflow>
<dataflow id="256" from="select_ln29_60" to="store_ln29" fromId="32" toId="38">
</dataflow>
<dataflow id="257" from="z_words_0_0" to="store_ln29" fromId="7" toId="38">
</dataflow>
<dataflow id="258" from="icmp_ln29" to="br_ln29" fromId="33" toId="39">
</dataflow>
<dataflow id="259" from="StgValue_161" to="z_words_3" fromId="161" toId="40">
</dataflow>
<dataflow id="260" from="StgValue_161" to="z_words_3_22" fromId="161" toId="41">
</dataflow>
<dataflow id="261" from="StgValue_161" to="z_words_3_23" fromId="161" toId="42">
</dataflow>
<dataflow id="262" from="StgValue_161" to="z_words_3_2" fromId="161" toId="43">
</dataflow>
<dataflow id="263" from="x_read" to="trunc_ln50" fromId="11" toId="44">
</dataflow>
<dataflow id="264" from="select_ln29_54" to="store_ln237" fromId="26" toId="45">
</dataflow>
<dataflow id="265" from="z_words_3_2" to="store_ln237" fromId="43" toId="45">
</dataflow>
<dataflow id="266" from="select_ln29_57" to="store_ln237" fromId="29" toId="46">
</dataflow>
<dataflow id="267" from="z_words_3_23" to="store_ln237" fromId="42" toId="46">
</dataflow>
<dataflow id="268" from="select_ln29_59" to="store_ln237" fromId="31" toId="47">
</dataflow>
<dataflow id="269" from="z_words_3_22" to="store_ln237" fromId="41" toId="47">
</dataflow>
<dataflow id="270" from="select_ln29_60" to="store_ln237" fromId="32" toId="48">
</dataflow>
<dataflow id="271" from="z_words_3" to="store_ln237" fromId="40" toId="48">
</dataflow>
<dataflow id="273" from="StgValue_272" to="i" fromId="272" toId="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="274" from="br_ln237" to="i" fromId="49" toId="50">
</dataflow>
<dataflow id="275" from="i_60" to="i" fromId="51" toId="50">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="br_ln0" to="i" fromId="84" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="277" from="i" to="i_60" fromId="50" toId="51">
</dataflow>
<dataflow id="279" from="StgValue_278" to="i_60" fromId="278" toId="51">
</dataflow>
<dataflow id="280" from="i" to="icmp_ln237" fromId="50" toId="52">
</dataflow>
<dataflow id="282" from="StgValue_281" to="icmp_ln237" fromId="281" toId="52">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecLoopTripCount" to="empty_156" fromId="244" toId="53">
</dataflow>
<dataflow id="284" from="StgValue_246" to="empty_156" fromId="246" toId="53">
</dataflow>
<dataflow id="285" from="StgValue_246" to="empty_156" fromId="246" toId="53">
</dataflow>
<dataflow id="286" from="StgValue_246" to="empty_156" fromId="246" toId="53">
</dataflow>
<dataflow id="287" from="icmp_ln237" to="br_ln237" fromId="52" toId="54">
</dataflow>
<dataflow id="288" from="i" to="trunc_ln50_21" fromId="50" toId="55">
</dataflow>
<dataflow id="290" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln" fromId="289" toId="56">
</dataflow>
<dataflow id="291" from="trunc_ln50_21" to="shl_ln" fromId="55" toId="56">
</dataflow>
<dataflow id="292" from="StgValue_272" to="shl_ln" fromId="272" toId="56">
</dataflow>
<dataflow id="293" from="shl_ln" to="zext_ln50" fromId="56" toId="57">
</dataflow>
<dataflow id="294" from="zext_ln50" to="add_ln50" fromId="57" toId="58">
</dataflow>
<dataflow id="295" from="x_read" to="add_ln50" fromId="11" toId="58">
</dataflow>
<dataflow id="297" from="_ssdm_op_PartSelect.i14.i19.i32.i32" to="lshr_ln238_1" fromId="296" toId="59">
</dataflow>
<dataflow id="298" from="add_ln50" to="lshr_ln238_1" fromId="58" toId="59">
</dataflow>
<dataflow id="300" from="StgValue_299" to="lshr_ln238_1" fromId="299" toId="59">
</dataflow>
<dataflow id="302" from="StgValue_301" to="lshr_ln238_1" fromId="301" toId="59">
</dataflow>
<dataflow id="303" from="lshr_ln238_1" to="zext_ln238" fromId="59" toId="60">
</dataflow>
<dataflow id="304" from="state" to="state_addr" fromId="159" toId="61">
</dataflow>
<dataflow id="305" from="StgValue_211" to="state_addr" fromId="211" toId="61">
</dataflow>
<dataflow id="306" from="zext_ln238" to="state_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="307" from="state_addr" to="state_load" fromId="61" toId="62">
</dataflow>
<dataflow id="308" from="shl_ln" to="add_ln238" fromId="56" toId="63">
</dataflow>
<dataflow id="309" from="trunc_ln50" to="add_ln238" fromId="44" toId="63">
</dataflow>
<dataflow id="310" from="StgValue_161" to="s_word_num_bits_3_0" fromId="161" toId="64">
</dataflow>
<dataflow id="311" from="StgValue_161" to="s_word_num_bits_2_0" fromId="161" toId="65">
</dataflow>
<dataflow id="312" from="StgValue_161" to="s_word_num_bits_1_0" fromId="161" toId="66">
</dataflow>
<dataflow id="313" from="StgValue_161" to="s_word_num_bits_0_0" fromId="161" toId="67">
</dataflow>
<dataflow id="314" from="state_addr" to="state_load" fromId="61" toId="69">
</dataflow>
<dataflow id="316" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="shl_ln20" fromId="315" toId="70">
</dataflow>
<dataflow id="317" from="add_ln238" to="shl_ln20" fromId="63" toId="70">
</dataflow>
<dataflow id="318" from="StgValue_272" to="shl_ln20" fromId="272" toId="70">
</dataflow>
<dataflow id="319" from="shl_ln20" to="zext_ln238_1" fromId="70" toId="71">
</dataflow>
<dataflow id="320" from="state_load" to="lshr_ln238" fromId="69" toId="72">
</dataflow>
<dataflow id="321" from="zext_ln238_1" to="lshr_ln238" fromId="71" toId="72">
</dataflow>
<dataflow id="322" from="lshr_ln238" to="trunc_ln238" fromId="72" toId="73">
</dataflow>
<dataflow id="323" from="trunc_ln238" to="z_words_0" fromId="73" toId="74">
</dataflow>
<dataflow id="325" from="StgValue_324" to="z_words_0" fromId="324" toId="74">
</dataflow>
<dataflow id="326" from="trunc_ln50_21" to="switch_ln238" fromId="55" toId="75">
</dataflow>
<dataflow id="327" from="StgValue_194" to="switch_ln238" fromId="194" toId="75">
</dataflow>
<dataflow id="328" from="StgValue_200" to="switch_ln238" fromId="200" toId="75">
</dataflow>
<dataflow id="329" from="StgValue_207" to="switch_ln238" fromId="207" toId="75">
</dataflow>
<dataflow id="330" from="z_words_0" to="store_ln238" fromId="74" toId="76">
</dataflow>
<dataflow id="331" from="z_words_3_23" to="store_ln238" fromId="42" toId="76">
</dataflow>
<dataflow id="332" from="z_words_0" to="store_ln238" fromId="74" toId="78">
</dataflow>
<dataflow id="333" from="z_words_3_22" to="store_ln238" fromId="41" toId="78">
</dataflow>
<dataflow id="334" from="z_words_0" to="store_ln238" fromId="74" toId="80">
</dataflow>
<dataflow id="335" from="z_words_3" to="store_ln238" fromId="40" toId="80">
</dataflow>
<dataflow id="336" from="z_words_0" to="store_ln238" fromId="74" toId="82">
</dataflow>
<dataflow id="337" from="z_words_3_2" to="store_ln238" fromId="43" toId="82">
</dataflow>
<dataflow id="338" from="add_ln29_14" to="phi_ln29_9" fromId="86" toId="85">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="339" from="br_ln29" to="phi_ln29_9" fromId="101" toId="85">
<BackEdge/>
</dataflow>
<dataflow id="340" from="StgValue_194" to="phi_ln29_9" fromId="194" toId="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="341" from="br_ln0" to="phi_ln29_9" fromId="68" toId="85">
</dataflow>
<dataflow id="342" from="phi_ln29_9" to="add_ln29_14" fromId="85" toId="86">
</dataflow>
<dataflow id="343" from="StgValue_200" to="add_ln29_14" fromId="200" toId="86">
</dataflow>
<dataflow id="344" from="s_word_num_bits_3_0" to="s_word_num_bits_3_0_load" fromId="64" toId="87">
</dataflow>
<dataflow id="345" from="s_word_num_bits_2_0" to="s_word_num_bits_2_0_load" fromId="65" toId="88">
</dataflow>
<dataflow id="346" from="s_word_num_bits_1_0" to="s_word_num_bits_1_0_load" fromId="66" toId="89">
</dataflow>
<dataflow id="347" from="s_word_num_bits_0_0" to="s_word_num_bits_0_0_load" fromId="67" toId="90">
</dataflow>
<dataflow id="349" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_3_1" fromId="348" toId="91">
</dataflow>
<dataflow id="350" from="s_word_num_bits_3_0_load" to="s_word_num_bits_3_1" fromId="87" toId="91">
</dataflow>
<dataflow id="351" from="s_word_num_bits_3_0_load" to="s_word_num_bits_3_1" fromId="87" toId="91">
</dataflow>
<dataflow id="352" from="s_word_num_bits_3_0_load" to="s_word_num_bits_3_1" fromId="87" toId="91">
</dataflow>
<dataflow id="353" from="StgValue_211" to="s_word_num_bits_3_1" fromId="211" toId="91">
</dataflow>
<dataflow id="354" from="phi_ln29_9" to="s_word_num_bits_3_1" fromId="85" toId="91">
</dataflow>
<dataflow id="355" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_2_1" fromId="348" toId="92">
</dataflow>
<dataflow id="356" from="s_word_num_bits_2_0_load" to="s_word_num_bits_2_1" fromId="88" toId="92">
</dataflow>
<dataflow id="357" from="s_word_num_bits_2_0_load" to="s_word_num_bits_2_1" fromId="88" toId="92">
</dataflow>
<dataflow id="358" from="StgValue_211" to="s_word_num_bits_2_1" fromId="211" toId="92">
</dataflow>
<dataflow id="359" from="s_word_num_bits_2_0_load" to="s_word_num_bits_2_1" fromId="88" toId="92">
</dataflow>
<dataflow id="360" from="phi_ln29_9" to="s_word_num_bits_2_1" fromId="85" toId="92">
</dataflow>
<dataflow id="361" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_1_1" fromId="348" toId="93">
</dataflow>
<dataflow id="362" from="s_word_num_bits_1_0_load" to="s_word_num_bits_1_1" fromId="89" toId="93">
</dataflow>
<dataflow id="363" from="StgValue_211" to="s_word_num_bits_1_1" fromId="211" toId="93">
</dataflow>
<dataflow id="364" from="s_word_num_bits_1_0_load" to="s_word_num_bits_1_1" fromId="89" toId="93">
</dataflow>
<dataflow id="365" from="s_word_num_bits_1_0_load" to="s_word_num_bits_1_1" fromId="89" toId="93">
</dataflow>
<dataflow id="366" from="phi_ln29_9" to="s_word_num_bits_1_1" fromId="85" toId="93">
</dataflow>
<dataflow id="367" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="s_word_num_bits_0_1" fromId="348" toId="94">
</dataflow>
<dataflow id="368" from="StgValue_211" to="s_word_num_bits_0_1" fromId="211" toId="94">
</dataflow>
<dataflow id="369" from="s_word_num_bits_0_0_load" to="s_word_num_bits_0_1" fromId="90" toId="94">
</dataflow>
<dataflow id="370" from="s_word_num_bits_0_0_load" to="s_word_num_bits_0_1" fromId="90" toId="94">
</dataflow>
<dataflow id="371" from="s_word_num_bits_0_0_load" to="s_word_num_bits_0_1" fromId="90" toId="94">
</dataflow>
<dataflow id="372" from="phi_ln29_9" to="s_word_num_bits_0_1" fromId="85" toId="94">
</dataflow>
<dataflow id="373" from="phi_ln29_9" to="icmp_ln29_24" fromId="85" toId="95">
</dataflow>
<dataflow id="374" from="StgValue_242" to="icmp_ln29_24" fromId="242" toId="95">
</dataflow>
<dataflow id="375" from="_ssdm_op_SpecLoopTripCount" to="empty_157" fromId="244" toId="96">
</dataflow>
<dataflow id="376" from="StgValue_246" to="empty_157" fromId="246" toId="96">
</dataflow>
<dataflow id="377" from="StgValue_246" to="empty_157" fromId="246" toId="96">
</dataflow>
<dataflow id="378" from="StgValue_246" to="empty_157" fromId="246" toId="96">
</dataflow>
<dataflow id="379" from="s_word_num_bits_0_1" to="store_ln29" fromId="94" toId="97">
</dataflow>
<dataflow id="380" from="s_word_num_bits_0_0" to="store_ln29" fromId="67" toId="97">
</dataflow>
<dataflow id="381" from="s_word_num_bits_1_1" to="store_ln29" fromId="93" toId="98">
</dataflow>
<dataflow id="382" from="s_word_num_bits_1_0" to="store_ln29" fromId="66" toId="98">
</dataflow>
<dataflow id="383" from="s_word_num_bits_2_1" to="store_ln29" fromId="92" toId="99">
</dataflow>
<dataflow id="384" from="s_word_num_bits_2_0" to="store_ln29" fromId="65" toId="99">
</dataflow>
<dataflow id="385" from="s_word_num_bits_3_1" to="store_ln29" fromId="91" toId="100">
</dataflow>
<dataflow id="386" from="s_word_num_bits_3_0" to="store_ln29" fromId="64" toId="100">
</dataflow>
<dataflow id="387" from="icmp_ln29_24" to="br_ln29" fromId="95" toId="101">
</dataflow>
<dataflow id="388" from="StgValue_161" to="s_word_num_bits_3_2" fromId="161" toId="102">
</dataflow>
<dataflow id="389" from="StgValue_161" to="s_word_num_bits_2_2" fromId="161" toId="103">
</dataflow>
<dataflow id="390" from="StgValue_161" to="s_word_num_bits_1_2" fromId="161" toId="104">
</dataflow>
<dataflow id="391" from="StgValue_161" to="s_word_num_bits_0_2" fromId="161" toId="105">
</dataflow>
<dataflow id="392" from="s_word_num_bits_0_1" to="store_ln173" fromId="94" toId="106">
</dataflow>
<dataflow id="393" from="s_word_num_bits_0_2" to="store_ln173" fromId="105" toId="106">
</dataflow>
<dataflow id="394" from="s_word_num_bits_1_1" to="store_ln173" fromId="93" toId="107">
</dataflow>
<dataflow id="395" from="s_word_num_bits_1_2" to="store_ln173" fromId="104" toId="107">
</dataflow>
<dataflow id="396" from="s_word_num_bits_2_1" to="store_ln173" fromId="92" toId="108">
</dataflow>
<dataflow id="397" from="s_word_num_bits_2_2" to="store_ln173" fromId="103" toId="108">
</dataflow>
<dataflow id="398" from="s_word_num_bits_3_1" to="store_ln173" fromId="91" toId="109">
</dataflow>
<dataflow id="399" from="s_word_num_bits_3_2" to="store_ln173" fromId="102" toId="109">
</dataflow>
<dataflow id="400" from="i_62" to="i_61" fromId="113" toId="111">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="401" from="br_ln0" to="i_61" fromId="139" toId="111">
<BackEdge/>
</dataflow>
<dataflow id="402" from="StgValue_272" to="i_61" fromId="272" toId="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="403" from="br_ln173" to="i_61" fromId="110" toId="111">
</dataflow>
<dataflow id="404" from="k_15" to="k" fromId="138" toId="112">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="405" from="br_ln0" to="k" fromId="139" toId="112">
<BackEdge/>
</dataflow>
<dataflow id="407" from="StgValue_406" to="k" fromId="406" toId="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="408" from="br_ln173" to="k" fromId="110" toId="112">
</dataflow>
<dataflow id="409" from="i_61" to="i_62" fromId="111" toId="113">
</dataflow>
<dataflow id="410" from="StgValue_278" to="i_62" fromId="278" toId="113">
</dataflow>
<dataflow id="411" from="i_61" to="icmp_ln173" fromId="111" toId="114">
</dataflow>
<dataflow id="412" from="StgValue_281" to="icmp_ln173" fromId="281" toId="114">
</dataflow>
<dataflow id="413" from="_ssdm_op_SpecLoopTripCount" to="empty_158" fromId="244" toId="115">
</dataflow>
<dataflow id="414" from="StgValue_246" to="empty_158" fromId="246" toId="115">
</dataflow>
<dataflow id="415" from="StgValue_246" to="empty_158" fromId="246" toId="115">
</dataflow>
<dataflow id="416" from="StgValue_246" to="empty_158" fromId="246" toId="115">
</dataflow>
<dataflow id="417" from="icmp_ln173" to="br_ln173" fromId="114" toId="116">
</dataflow>
<dataflow id="418" from="z_words_3" to="z_words_3_load" fromId="40" toId="117">
</dataflow>
<dataflow id="419" from="z_words_3_22" to="z_words_3_22_load" fromId="41" toId="118">
</dataflow>
<dataflow id="420" from="z_words_3_23" to="z_words_3_23_load" fromId="42" toId="119">
</dataflow>
<dataflow id="421" from="z_words_3_2" to="z_words_3_2_load" fromId="43" toId="120">
</dataflow>
<dataflow id="422" from="i_61" to="trunc_ln50_22" fromId="111" toId="121">
</dataflow>
<dataflow id="423" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp" fromId="348" toId="122">
</dataflow>
<dataflow id="424" from="z_words_3_load" to="tmp" fromId="117" toId="122">
</dataflow>
<dataflow id="425" from="z_words_3_22_load" to="tmp" fromId="118" toId="122">
</dataflow>
<dataflow id="426" from="z_words_3_23_load" to="tmp" fromId="119" toId="122">
</dataflow>
<dataflow id="427" from="z_words_3_2_load" to="tmp" fromId="120" toId="122">
</dataflow>
<dataflow id="428" from="trunc_ln50_22" to="tmp" fromId="121" toId="122">
</dataflow>
<dataflow id="429" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_s" fromId="348" toId="123">
</dataflow>
<dataflow id="431" from="StgValue_430" to="tmp_s" fromId="430" toId="123">
</dataflow>
<dataflow id="432" from="StgValue_211" to="tmp_s" fromId="211" toId="123">
</dataflow>
<dataflow id="433" from="StgValue_211" to="tmp_s" fromId="211" toId="123">
</dataflow>
<dataflow id="434" from="StgValue_211" to="tmp_s" fromId="211" toId="123">
</dataflow>
<dataflow id="435" from="trunc_ln50_22" to="tmp_s" fromId="121" toId="123">
</dataflow>
<dataflow id="436" from="tmp_s" to="add_ln175" fromId="123" toId="124">
</dataflow>
<dataflow id="437" from="tmp" to="add_ln175" fromId="122" toId="124">
</dataflow>
<dataflow id="438" from="add_ln175" to="k1" fromId="124" toId="125">
</dataflow>
<dataflow id="439" from="tmp" to="k1" fromId="122" toId="125">
</dataflow>
<dataflow id="440" from="k" to="zext_ln177" fromId="112" toId="126">
</dataflow>
<dataflow id="441" from="add_ln175" to="add_ln177" fromId="124" toId="127">
</dataflow>
<dataflow id="442" from="zext_ln177" to="add_ln177" fromId="126" toId="127">
</dataflow>
<dataflow id="443" from="trunc_ln50_22" to="switch_ln177" fromId="121" toId="128">
</dataflow>
<dataflow id="444" from="StgValue_194" to="switch_ln177" fromId="194" toId="128">
</dataflow>
<dataflow id="445" from="StgValue_200" to="switch_ln177" fromId="200" toId="128">
</dataflow>
<dataflow id="446" from="StgValue_207" to="switch_ln177" fromId="207" toId="128">
</dataflow>
<dataflow id="447" from="add_ln177" to="store_ln177" fromId="127" toId="129">
</dataflow>
<dataflow id="448" from="s_word_num_bits_2_2" to="store_ln177" fromId="103" toId="129">
</dataflow>
<dataflow id="449" from="add_ln177" to="store_ln177" fromId="127" toId="131">
</dataflow>
<dataflow id="450" from="s_word_num_bits_1_2" to="store_ln177" fromId="104" toId="131">
</dataflow>
<dataflow id="451" from="add_ln177" to="store_ln177" fromId="127" toId="133">
</dataflow>
<dataflow id="452" from="s_word_num_bits_0_2" to="store_ln177" fromId="105" toId="133">
</dataflow>
<dataflow id="453" from="add_ln177" to="store_ln177" fromId="127" toId="135">
</dataflow>
<dataflow id="454" from="s_word_num_bits_3_2" to="store_ln177" fromId="102" toId="135">
</dataflow>
<dataflow id="455" from="add_ln177" to="icmp_ln178" fromId="127" toId="137">
</dataflow>
<dataflow id="456" from="zext_ln177" to="icmp_ln178" fromId="126" toId="137">
</dataflow>
<dataflow id="457" from="icmp_ln178" to="k_15" fromId="137" toId="138">
</dataflow>
<dataflow id="458" from="k1" to="k_15" fromId="125" toId="138">
</dataflow>
<dataflow id="459" from="s_word_num_bits_3_2" to="s_word_num_bits_3_2_load" fromId="102" toId="140">
</dataflow>
<dataflow id="460" from="s_word_num_bits_2_2" to="s_word_num_bits_2_2_load" fromId="103" toId="141">
</dataflow>
<dataflow id="461" from="s_word_num_bits_1_2" to="s_word_num_bits_1_2_load" fromId="104" toId="142">
</dataflow>
<dataflow id="462" from="s_word_num_bits_0_2" to="s_word_num_bits_0_2_load" fromId="105" toId="143">
</dataflow>
<dataflow id="464" from="StgValue_463" to="mrv" fromId="463" toId="144">
</dataflow>
<dataflow id="465" from="s_word_num_bits_0_2_load" to="mrv" fromId="143" toId="144">
</dataflow>
<dataflow id="466" from="mrv" to="mrv_1" fromId="144" toId="145">
</dataflow>
<dataflow id="467" from="s_word_num_bits_1_2_load" to="mrv_1" fromId="142" toId="145">
</dataflow>
<dataflow id="468" from="mrv_1" to="mrv_2" fromId="145" toId="146">
</dataflow>
<dataflow id="469" from="s_word_num_bits_2_2_load" to="mrv_2" fromId="141" toId="146">
</dataflow>
<dataflow id="470" from="mrv_2" to="mrv_3" fromId="146" toId="147">
</dataflow>
<dataflow id="471" from="s_word_num_bits_3_2_load" to="mrv_3" fromId="140" toId="147">
</dataflow>
<dataflow id="472" from="mrv_3" to="ret_ln349" fromId="147" toId="148">
</dataflow>
<dataflow id="473" from="icmp_ln29" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="474" from="icmp_ln237" to="StgValue_3" fromId="52" toId="3">
</dataflow>
<dataflow id="475" from="trunc_ln50_21" to="StgValue_4" fromId="55" toId="4">
</dataflow>
<dataflow id="476" from="icmp_ln29_24" to="StgValue_5" fromId="95" toId="5">
</dataflow>
<dataflow id="477" from="icmp_ln173" to="StgValue_6" fromId="114" toId="6">
</dataflow>
<dataflow id="478" from="trunc_ln50_22" to="StgValue_6" fromId="121" toId="6">
</dataflow>
</dataflows>


</stg>
