$date
	Fri May 09 23:40:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ControlUnit_tb $end
$scope module control_unit $end
$var wire 3 ! funct3 [2:0] $end
$var wire 7 " opcode [6:0] $end
$var wire 1 # trap_done $end
$var wire 1 $ write_done $end
$var reg 2 % alu_src_A_select [1:0] $end
$var reg 3 & alu_src_B_select [2:0] $end
$var reg 1 ' branch $end
$var reg 1 ( csr_write_enable $end
$var reg 1 ) jump $end
$var reg 1 * memory_read $end
$var reg 1 + memory_write $end
$var reg 1 , pc_stall $end
$var reg 1 - register_file_write $end
$var reg 3 . register_file_write_data_select [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 .
1-
1,
0+
0*
0)
0(
0'
b1 &
b1 %
0$
1#
b110011 "
b0 !
$end
#1000
0#
1$
#2000
b100 .
b0 &
b0 %
0,
b110111 "
1#
#3000
b10 .
b10 &
b10 %
b10111 "
#4000
b101 .
1)
b1101111 "
#5000
b1 %
b1100111 "
#6000
b0 .
0-
b1 &
1'
0)
b1100011 "
#7000
b1 !
#8000
b100 !
#9000
b101 !
#10000
b110 !
#11000
b111 !
#12000
1*
b1 .
1-
b10 &
0'
b0 !
b11 "
#13000
b1 !
#14000
b10 !
#15000
b100 !
#16000
b101 !
#17000
1+
0*
b0 .
0-
b0 !
b100011 "
#18000
b1 !
#19000
b10 !
#20000
0+
b10 .
1-
b0 !
b10011 "
#21000
b1 !
#22000
b10 !
#23000
b11 !
#24000
b100 !
#25000
b100 &
b101 !
#26000
b10 &
b110 !
#27000
b111 !
#28000
b1 &
b0 !
b110011 "
#29000
b1 !
#30000
b10 !
#31000
b11 !
#32000
b100 !
#33000
b101 !
#34000
b110 !
#35000
b111 !
#36000
b0 .
0-
b0 &
b0 %
b0 !
b1111 "
#37000
b1110011 "
#38000
b11 .
1-
b1 %
1(
b1 !
#39000
b11 &
b10 !
#40000
b11 !
#41000
b11 %
b0 &
b101 !
#42000
b11 &
b110 !
#43000
b111 !
#44000
