Bauer, M., Alexis, R., Atwood, G., Battar, B., Fazio, A., Frary, K., Hensel, M., Ishac, M., Javanifard, J., Landgraf, M., Leak, D., Loe, K., Mills, D., Ruby, P., Rozman, R., Sweha, S., Talreja, S., and Wojciwhowski, K.1995. A multilevel-cell 32Mb flash memory. InProceedings of the IEEE International Solid-State Circuits Conference (ISSCC).132--133.
Bez, R. and Pirovano, A.2004. Non-volatile memory technologies: Emerging concepts and new materials.Mater. Sci. Semi. Proc. 7, 4--6, 349--355.
G. W. Burr , B. N. Kurdi , J. C. Scott , C. H. Lam , K. Gopalakrishnan , R. S. Shenoy, Overview of candidate device technologies for storage-class memory, IBM Journal of Research and Development, v.52 n.4, p.449-464, July 2008[doi>10.1147/rd.524.0449]
Chen, A., Haddad, S., Wu, Y. C., and Fang, T. N.2005. Non-volatile resistive switching for advanced memory applications. InProceedings of the IEEE Electron Devices Meeting (IEDM). 746--749.
Chua, L. O.1971. Memristor--the missing circuit element.IEEE Trans. Circuit Theory 18, 5, 507--519.
Chua, L. O.2008. Memristors. InProceedings of the Memristor and Memristive Systems Symposium.
A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]
Xiangyu Dong , Norman P. Jouppi , Yuan Xie, PCRAMsim: system-level performance, energy, and area modeling for phase-change ram, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687449]
Laura M. Grupp , Adrian M. Caulfield , Joel Coburn , Steven Swanson , Eitan Yaakobi , Paul H. Siegel , Jack K. Wolf, Characterizing flash memory: anomalies, observations, and applications, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669118]
Hauser, J. R.1993. Noise margin criteria for digital logic circuits.IEEE Trans. Educ. 36, 4, 363--368.
Yenpo Ho , Garng M. Huang , Peng Li, Nonvolatile memristor memory: device characteristics and design implications, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687491]
Huang, J., Lin, G., Kuo, C., Chang, W., and Hou, T.2009. Room-temperature TiOx oxide diode for 1D1R resistance-switching memory.InProceedings of the International Semiconductor Device Research Symposium (ISDRS).1--2.
ITRS ERD. 2009.Emerging research devices.International Technology Roadmap for Semiconductors.
Joglekar, Y. N. and Wolf, S. J.2009. The elusive memristor: Properties of basic electrical circuits.Eur. J. Phys. 30, 4, 661.
Kawahara, T., Takemura, R., Miura, K., Hayakawa, J., Ikeda, S., Lee, Y. M., Sasaki, R., Goto, Y., Ito, K., Meguro, T., Matsukura, F., Takahashi, H., Matsuoka, H., and Ohno, H.2007. 2Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read. InProceedings of the International Solid-State Circuits Conference (ISSCC).480--617.
Kim, S., Zhang, Y., Lee, B., Caldwell, M., and Wong, H.-S. P.2009. Fabrication and characterization of emerging nanoscale memory. InProceedings of the IEEE Symposium on Circuits and Systems (ISCAS). 65--68.
Kuekes, P. J., Heath, J. R., and Williams, R. S.2000. Molecular wire crossbar memory. U.S. Patent # 6 128 214.
Kulkarni, S. H., Chen, Z., He, J., Jiang, L., Pedersen, M. B., and Zhang, K.2010. A 4 kb metal-fuse OTP-ROM macro featuring a 2 V programmable 1.37Î¼m<sup>2</sup> 1T1R bit cell in 32nm high-k metal-gate CMOS.IEEE J. Solid-State Circuits 45, 4, 863--868.
Harika Manem , Garrett S. Rose , Xiaoli He , Wei Wang, Design considerations for variation tolerant multilevel CMOS/Nano memristor memory, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785548]
Manem, H. and Rose, G. S.2011. A read-monitored write circuit for 1T1M multi-level memristor memories. InProceedings of the IEEE International Symposium on Circuits and Systems (ISCAS).To appear.
Ogura, T., Hosoda, M., Ogawa, T., Kato, T., Kanda, A., Fujisawa, T., Shimizu, S., and Katsumata, M.2006. A 1.8-V 256-Mb multilevel cell NOR flash memory with BGO function.IEEE J. Solid-State Circuits 41,2589--2600.
ONFI: Open NAND flash interface. http://onfi.org/specifications.
Pickett, M. D., Strukov, D. B., Borghetti, J. L., Yang, J. J., Snider, G. S., Stewart, D. R., and Williams, R. S.2009. Switching dynamics in titanium dioxide memristive devices.J. Appl. Phys. 106, 7.
Rajendran, J., Manem, H., and Rose, G. S.2009. NDR based threshold logic fabric with memristive synapses. InProceedings of the IEEE Conference on Nanotechnology (IEEE-NANO).
S. Raoux , G. W. Burr , M. J. Breitwisch , C. T. Rettner , Y.-C. Chen , R. M. Shelby , M. Salinga , D. Krebs , S.-H. Chen , H.-L. Lung , C. H. Lam, Phase-change random access memory: a scalable technology, IBM Journal of Research and Development, v.52 n.4, p.465-479, July 2008[doi>10.1147/rd.524.0465]
Rose, G. S.2010. Overview: Memristive devices, circuits and systems. InProceedings of the IEEE International Sysmposium on Circuits and Systems (ISCAS).
Garrett S. Rose , Yuxing Yao , James M. Tour , Adam C. Cabe , Nadine Gergel-Hackett , Nabanita Majumdar , John C. Bean , Lloyd R. Harriott , Mircea R. Stan, Designing CMOS/molecular memories while considering device parameter variations, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.3-es, April 2007[doi>10.1145/1229175.1229178]
Snider, G. S.2008. Memristors as synapses in a neural computing architecture. InProceedings of the 1st Memristor and Memristive Systems Symposium.
Strukov, D. B. and Likharev, K. K.2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices.Nanotechnol. 16, 6, 888--900.
Strukov, D. B. and Williams, R. S.2008. Exponential ionic drift: Fast switching and low volatility of thin-film memristors.Appl. Physics A 94, 3, 515--519.
Strukov, D. B., Snider, G. S., Stewart D. R., and Williams, R. S.2008. The missing memristor found.Nature 453, 80--83.
R. Williams, How We Found The Missing Memristor, IEEE Spectrum, v.45 n.12, p.28-35, December 2008[doi>10.1109/MSPEC.2008.4687366]
Zheng, G., Lu, W., Jin S., and Lieber, C. M.2004. Synthesis and fabrication of high-performance n-type silicon nanowire transistors.Adv. Mater. 16, 1890--1893.
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687448]
Ziegler, M. M. and Stan, M. R.2002. Design and analysis of crossbar circuits for molecular nanoelectronics. InProceedings of the IEEE Conference on Nanotechnology. 323--327.
