# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 12
attribute \src "dut.sv:1.1-17.10"
attribute \cells_not_processed 1
module \unnamed_block_decl
  attribute \src "dut.sv:2.17-2.18"
  wire width 32 output 1 signed \z
  attribute \src "dut.sv:4.11-4.12"
  wire width 32 signed $unnamed_block$3.x
  attribute \src "dut.sv:7.12-7.13"
  wire width 32 signed $unnamed_block$3.$unnamed_block$2.y
  attribute \src "dut.sv:10.13-10.14"
  wire width 32 signed $unnamed_block$3.$unnamed_block$2.$unnamed_block$1.z
  attribute \src "dut.sv:3.9-3.9"
  wire width 32 $0\z[31:0]
  attribute \src "dut.sv:3.9-3.9"
  wire width 32 $0$unnamed_block$3.x[31:0]$5
  attribute \src "dut.sv:3.9-3.9"
  wire width 32 $0$unnamed_block$3.$unnamed_block$2.y[31:0]$6
  attribute \src "dut.sv:3.9-3.9"
  wire width 32 $0$unnamed_block$3.$unnamed_block$2.$unnamed_block$1.z[31:0]$7
  attribute \src "dut.sv:8.8-8.13"
  wire width 32 signed $add$dut.sv:8$8_Y
  attribute \src "dut.sv:11.9-11.14"
  wire width 32 signed $add$dut.sv:11$9_Y
  attribute \src "dut.sv:12.9-12.14"
  wire width 32 signed $add$dut.sv:12$10_Y
  attribute \src "dut.sv:14.8-14.13"
  wire width 32 signed $add$dut.sv:14$11_Y
  attribute \src "dut.sv:8.8-8.13"
  cell $add $add$dut.sv:8$8
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1
    connect \B 1
    connect \Y $add$dut.sv:8$8_Y
  end
  attribute \src "dut.sv:11.9-11.14"
  cell $add $add$dut.sv:11$9
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $add$dut.sv:8$8_Y
    connect \B 1
    connect \Y $add$dut.sv:11$9_Y
  end
  attribute \src "dut.sv:12.9-12.14"
  cell $add $add$dut.sv:12$10
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $add$dut.sv:11$9_Y
    connect \B 1
    connect \Y $add$dut.sv:12$10_Y
  end
  attribute \src "dut.sv:14.8-14.13"
  cell $add $add$dut.sv:14$11
    parameter \A_SIGNED 1
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $add$dut.sv:12$10_Y
    connect \B 1
    connect \Y $add$dut.sv:14$11_Y
  end
  attribute \src "dut.sv:3.9-3.9"
  process $proc$dut.sv:3$4
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$unnamed_block$3.x[31:0]$5 1
    assign { } { }
    assign $0$unnamed_block$3.$unnamed_block$2.$unnamed_block$1.z[31:0]$7 $add$dut.sv:11$9_Y
    assign $0$unnamed_block$3.$unnamed_block$2.y[31:0]$6 $add$dut.sv:12$10_Y
    assign $0\z[31:0] $add$dut.sv:14$11_Y
    sync always
      update \z $0\z[31:0]
      update $unnamed_block$3.x $0$unnamed_block$3.x[31:0]$5
      update $unnamed_block$3.$unnamed_block$2.y $0$unnamed_block$3.$unnamed_block$2.y[31:0]$6
      update $unnamed_block$3.$unnamed_block$2.$unnamed_block$1.z $0$unnamed_block$3.$unnamed_block$2.$unnamed_block$1.z[31:0]$7
  end
end
