 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips_fsm
Version: L-2016.03-SP5-2
Date   : Mon May  8 14:02:28 2017
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: state_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: alusrcb[1] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[2]/CLK (DFFPOSX1)              0.00       0.00 r
  state_reg[2]/Q (DFFPOSX1)                0.45       0.45 f
  U60/Y (NAND2X1)                          0.29       0.75 r
  U11/Y (INVX2)                            0.11       0.86 f
  U52/Y (NAND2X1)                          0.20       1.06 r
  U10/Y (INVX2)                            0.14       1.20 f
  alusrcb[1] (out)                         0.00       1.20 f
  data arrival time                                   1.20

  max_delay                               25.00      25.00
  output external delay                    0.00      25.00
  data required time                                 25.00
  -----------------------------------------------------------
  data required time                                 25.00
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                        23.80


1
