# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DigitalSignalFiltering.srcs/sources_1/imports/design/divide_by.vhd" \
"../../../../DigitalSignalFiltering.srcs/sim_1/imports/tbenches/tb_divideby.vhd" \

# Do not sort compile order
nosort
