<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32_CMSIS: C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_fsmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32_CMSIS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f10x__fsmc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_fsmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f10x__fsmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef __STM32F10x_FSMC_H</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define __STM32F10x_FSMC_H</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x_8h.html">stm32f10x.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">   50</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">   52</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_AddressSetupTime</a>;       </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">   57</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_AddressHoldTime</a>;        </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">   62</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_DataSetupTime</a>;          </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">   67</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_BusTurnAroundDuration</a>;  </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">   72</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_CLKDivision</a>;            </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">   76</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_DataLatency</a>;            </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">   84</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_AccessMode</a>;             </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">   92</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;{</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">   94</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_Bank</a>;                </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">   97</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_DataAddressMux</a>;      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">  101</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_MemoryType</a>;          </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">  105</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_MemoryDataWidth</a>;     </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">  108</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_BurstAccessMode</a>;     </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">  112</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">FSMC_AsynchronousWait</a>;     </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">  116</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_WaitSignalPolarity</a>;  </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">  120</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_WrapMode</a>;            </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">  124</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_WaitSignalActive</a>;    </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">  129</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_WriteOperation</a>;      </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">  132</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_WaitSignal</a>;          </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">  136</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_ExtendedMode</a>;        </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">  139</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_WriteBurst</a>;          </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">  142</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>* <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_ReadWriteTimingStruct</a>; </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">  144</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>* <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_WriteTimingStruct</a>;     </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">  151</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;{</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">  153</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_SetupTime</a>;      </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">  159</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_WaitSetupTime</a>;  </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">  165</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_HoldSetupTime</a>;  </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">  172</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_HiZSetupTime</a>;   </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">  183</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;{</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">  185</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_Bank</a>;              </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">  188</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">FSMC_Waitfeature</a>;      </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">  191</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">FSMC_MemoryDataWidth</a>;  </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">  194</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">FSMC_ECC</a>;              </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">  197</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">FSMC_ECCPageSize</a>;      </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">  200</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">FSMC_TCLRSetupTime</a>;    </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">  204</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">FSMC_TARSetupTime</a>;     </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">  208</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_CommonSpaceTimingStruct</a>;   </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">  210</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_AttributeSpaceTimingStruct</a>; </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">  217</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">  219</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">FSMC_Waitfeature</a>;    </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">  222</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">FSMC_TCLRSetupTime</a>;  </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">  226</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">FSMC_TARSetupTime</a>;   </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">  231</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_CommonSpaceTimingStruct</a>; </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">  233</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_AttributeSpaceTimingStruct</a>;  </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">  235</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_IOSpaceTimingStruct</a>; </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">  249</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM1                             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#gaef52862c652370b9a658478d275dd956">  250</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM2                             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga151b02506a318ac77382b52f3b5e16f4">  251</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM3                             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga1083572834aa084d21e6698c280f8f74">  252</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM4                             ((uint32_t)0x00000006)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">  260</a></span>&#160;<span class="preprocessor">#define FSMC_Bank2_NAND                                 ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">  261</a></span>&#160;<span class="preprocessor">#define FSMC_Bank3_NAND                                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___f_s_m_c___p_c_c_a_r_d___bank.html#gad08ce7c7afc462f3d9ef085b05d42387">  269</a></span>&#160;<span class="preprocessor">#define FSMC_Bank4_PCCARD                               ((uint32_t)0x00001000)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___f_s_m_c___exported___constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">  274</a></span>&#160;<span class="preprocessor">#define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || \</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM2) || \</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM3) || \</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM4))</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">  279</a></span>&#160;<span class="preprocessor">#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">                                 ((BANK) == FSMC_Bank3_NAND))</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___f_s_m_c___exported___constants.html#ga884e28a365a738ad8a3199ee279a1f77">  282</a></span>&#160;<span class="preprocessor">#define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank3_NAND) || \</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank4_PCCARD))</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___f_s_m_c___exported___constants.html#gaca216ea0c184b78f23df15296a10bac0">  286</a></span>&#160;<span class="preprocessor">#define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">                               ((BANK) == FSMC_Bank3_NAND) || \</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">                               ((BANK) == FSMC_Bank4_PCCARD))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___address___bus___multiplexing.html#ga62d92adbcbcc1d6ec9a04de1b343744a">  298</a></span>&#160;<span class="preprocessor">#define FSMC_DataAddressMux_Disable                       ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___address___bus___multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">  299</a></span>&#160;<span class="preprocessor">#define FSMC_DataAddressMux_Enable                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___address___bus___multiplexing.html#ga546fcab8c1b751b4a959ba2ce5b35d79">  300</a></span>&#160;<span class="preprocessor">#define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || \</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">                          ((MUX) == FSMC_DataAddressMux_Enable))</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___f_s_m_c___memory___type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">  311</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryType_SRAM                            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___f_s_m_c___memory___type.html#gae3e680998b2fee8d56222634f5268a75">  312</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryType_PSRAM                           ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___f_s_m_c___memory___type.html#ga8b9390abe7c281947c550bf4365649e5">  313</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryType_NOR                             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___f_s_m_c___memory___type.html#ga255cd500e141f4ac024cf5f896921233">  314</a></span>&#160;<span class="preprocessor">#define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || \</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">                                ((MEMORY) == FSMC_MemoryType_PSRAM)|| \</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">                                ((MEMORY) == FSMC_MemoryType_NOR))</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___width.html#ga5753e089830f19af70a724766e3c329f">  326</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryDataWidth_8b                         ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___width.html#ga65d85c3072e6790ae760ca2248e46df6">  327</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryDataWidth_16b                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___width.html#ga003d52b62f5950fb041f73f15ce20171">  328</a></span>&#160;<span class="preprocessor">#define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">                                     ((WIDTH) == FSMC_MemoryDataWidth_16b))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___f_s_m_c___burst___access___mode.html#ga26fc544945415e350563a9b00684850c">  339</a></span>&#160;<span class="preprocessor">#define FSMC_BurstAccessMode_Disable                    ((uint32_t)0x00000000) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___f_s_m_c___burst___access___mode.html#ga841831dfacfdd8889dafe26cc594bf02">  340</a></span>&#160;<span class="preprocessor">#define FSMC_BurstAccessMode_Enable                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___f_s_m_c___burst___access___mode.html#gaf8736659c5064c3c03753d7874401e71">  341</a></span>&#160;<span class="preprocessor">#define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || \</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">                                  ((STATE) == FSMC_BurstAccessMode_Enable))</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___f_s_m_c___asynchronous_wait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">  350</a></span>&#160;<span class="preprocessor">#define FSMC_AsynchronousWait_Disable                   ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___f_s_m_c___asynchronous_wait.html#gaff524bfa697106ede7d4b557a5ad7d8c">  351</a></span>&#160;<span class="preprocessor">#define FSMC_AsynchronousWait_Enable                    ((uint32_t)0x00008000)</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___f_s_m_c___asynchronous_wait.html#ga52d579de825316ee058baf11bfb749d6">  352</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ASYNWAIT(STATE) (((STATE) == FSMC_AsynchronousWait_Disable) || \</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">                                 ((STATE) == FSMC_AsynchronousWait_Enable))</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal___polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">  363</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalPolarity_Low                     ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal___polarity.html#ga3418f29249a261edb1359d1bcdc43661">  364</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalPolarity_High                    ((uint32_t)0x00000200)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal___polarity.html#gabc5321807d5184fe5cdb7848e1be7bc6">  365</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || \</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">                                         ((POLARITY) == FSMC_WaitSignalPolarity_High)) </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wrap___mode.html#ga6041f0d3055ea3811a5a19560092f266">  376</a></span>&#160;<span class="preprocessor">#define FSMC_WrapMode_Disable                           ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wrap___mode.html#gad07eb0ae0362b2f94071d0dab6473fda">  377</a></span>&#160;<span class="preprocessor">#define FSMC_WrapMode_Enable                            ((uint32_t)0x00000400) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wrap___mode.html#ga0751d74b7fb1e17f6cedea091e8ebfc8">  378</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || \</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">                                 ((MODE) == FSMC_WrapMode_Enable))</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___timing.html#ga62c6855a7cc65b20024085f09cdc65e8">  389</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalActive_BeforeWaitState           ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___timing.html#gae905fc59e5d99091d132d7c221c8b6d4">  390</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalActive_DuringWaitState           ((uint32_t)0x00000800) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___timing.html#ga3edb40c756afa8bb78550b7e22ded093">  391</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || \</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">                                            ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___operation.html#ga74176320484248f06abae854170f9d9f">  402</a></span>&#160;<span class="preprocessor">#define FSMC_WriteOperation_Disable                     ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___operation.html#ga2478beb6dd8861b34a16b8a57a795e56">  403</a></span>&#160;<span class="preprocessor">#define FSMC_WriteOperation_Enable                      ((uint32_t)0x00001000)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___operation.html#ga87fc20d11761caa66c3e7d77a3a7d3e3">  404</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || \</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">                                            ((OPERATION) == FSMC_WriteOperation_Enable))</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                              </div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal.html#ga6ea66c8ddee073281c421533bdff7e19">  415</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignal_Disable                         ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">  416</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignal_Enable                          ((uint32_t)0x00002000) </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal.html#gae617db4f15c82850d4f5c927f9a7db3e">  417</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || \</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">                                      ((SIGNAL) == FSMC_WaitSignal_Enable))</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___f_s_m_c___extended___mode.html#ga5a1f1acdc44328158f59012748980dd3">  427</a></span>&#160;<span class="preprocessor">#define FSMC_ExtendedMode_Disable                       ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___f_s_m_c___extended___mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">  428</a></span>&#160;<span class="preprocessor">#define FSMC_ExtendedMode_Enable                        ((uint32_t)0x00004000)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___f_s_m_c___extended___mode.html#ga79849ea07bf2a8f09989a6babd9e66e2">  430</a></span>&#160;<span class="preprocessor">#define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || \</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">                                     ((MODE) == FSMC_ExtendedMode_Enable)) </span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___burst.html#ga65a49ecd05b3a128e8908c6a625adae7">  441</a></span>&#160;<span class="preprocessor">#define FSMC_WriteBurst_Disable                         ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___burst.html#ga1b2b66a0eb42778c2cc9a05003cf7655">  442</a></span>&#160;<span class="preprocessor">#define FSMC_WriteBurst_Enable                          ((uint32_t)0x00080000) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___burst.html#gab7b03a33fab765827832abbf07d01a10">  443</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || \</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">                                    ((BURST) == FSMC_WriteBurst_Enable))</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___f_s_m_c___address___setup___time.html#ga8b77d090338011abc1be7f4a420e2d8f">  453</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) &lt;= 0xF)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___f_s_m_c___address___hold___time.html#gae7d031a5b95ad00acf67e9bc95064998">  463</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) &lt;= 0xF)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___setup___time.html#ga3d923de775489e844913b29e77e8cca7">  473</a></span>&#160;<span class="preprocessor">#define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) &gt; 0) &amp;&amp; ((TIME) &lt;= 0xFF))</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___f_s_m_c___bus___turn__around___duration.html#ga9ec626f30679a18af91bf48c52d9260d">  483</a></span>&#160;<span class="preprocessor">#define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) &lt;= 0xF)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___f_s_m_c___c_l_k___division.html#ga9e5321b02ea049fd076ba705acd06b5f">  493</a></span>&#160;<span class="preprocessor">#define IS_FSMC_CLK_DIV(DIV) ((DIV) &lt;= 0xF)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">  503</a></span>&#160;<span class="preprocessor">#define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) &lt;= 0xF)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___f_s_m_c___access___mode.html#gae0f299b51c12257311694c4a8f5c00c3">  513</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_A                               ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___f_s_m_c___access___mode.html#ga2d6ce7481eb5e0e86fda727c646e4109">  514</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_B                               ((uint32_t)0x10000000) </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___f_s_m_c___access___mode.html#ga83ffa035cf2e95c957b67a2e8b879e86">  515</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_C                               ((uint32_t)0x20000000)</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___f_s_m_c___access___mode.html#ga7c632e7ebeb0c0ab4919bb60b8714c7b">  516</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_D                               ((uint32_t)0x30000000)</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___f_s_m_c___access___mode.html#ga1844335f297ea30e9d7fae09ce562092">  517</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || \</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_B) || \</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_C) || \</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_D)) </span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">  538</a></span>&#160;<span class="preprocessor">#define FSMC_Waitfeature_Disable                        ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait__feature.html#ga3113366130dfbf6d116f1afb94af1726">  539</a></span>&#160;<span class="preprocessor">#define FSMC_Waitfeature_Enable                         ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">  540</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || \</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">                                       ((FEATURE) == FSMC_Waitfeature_Enable))</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c.html#ga9a3264c0718f5023fd106abea7ef806d">  552</a></span>&#160;<span class="preprocessor">#define FSMC_ECC_Disable                                ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c.html#ga9d940243830695412d4c98228bb5b763">  553</a></span>&#160;<span class="preprocessor">#define FSMC_ECC_Enable                                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c.html#gaf1a7cb45edd8707bf4ea8aac96799c77">  554</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || \</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">                                  ((STATE) == FSMC_ECC_Enable))</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#gaaa1661267b44e6728fa64aca79de54b3">  565</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_256Bytes                       ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#gacb4da17c28dde89e38ff4ed40497f6b5">  566</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_512Bytes                       ((uint32_t)0x00020000)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#ga8137931c96b63ec7e6f80a8c7391433f">  567</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_1024Bytes                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#gab8f3ae95becd59e71a976b97ded904b8">  568</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_2048Bytes                      ((uint32_t)0x00060000)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#gaec2e9e434685a1756bd171699248f65a">  569</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_4096Bytes                      ((uint32_t)0x00080000)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#gab6877a99ddf02e7aa95cf04896ce731d">  570</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_8192Bytes                      ((uint32_t)0x000A0000)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#ga58fefa0d55875775a88f54ad7498178f">  571</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || \</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_512Bytes) || \</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_1024Bytes) || \</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_2048Bytes) || \</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_4096Bytes) || \</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_8192Bytes))</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___f_s_m_c___t_c_l_r___setup___time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">  586</a></span>&#160;<span class="preprocessor">#define IS_FSMC_TCLR_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___f_s_m_c___t_a_r___setup___time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">  596</a></span>&#160;<span class="preprocessor">#define IS_FSMC_TAR_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">  606</a></span>&#160;<span class="preprocessor">#define IS_FSMC_SETUP_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">  616</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">  626</a></span>&#160;<span class="preprocessor">#define IS_FSMC_HOLD_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">  636</a></span>&#160;<span class="preprocessor">#define IS_FSMC_HIZ_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___f_s_m_c___interrupt__sources.html#gac483854bd6f90d8c7899a597a0c0ab1a">  646</a></span>&#160;<span class="preprocessor">#define FSMC_IT_RisingEdge                              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___f_s_m_c___interrupt__sources.html#ga59b5839854074008fb36fa86ec50a0c7">  647</a></span>&#160;<span class="preprocessor">#define FSMC_IT_Level                                   ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___f_s_m_c___interrupt__sources.html#ga8e4b9589c9981c900b5f2e84581a9693">  648</a></span>&#160;<span class="preprocessor">#define FSMC_IT_FallingEdge                             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___f_s_m_c___interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">  649</a></span>&#160;<span class="preprocessor">#define IS_FSMC_IT(IT) ((((IT) &amp; (uint32_t)0xFFFFFFC7) == 0x00000000) &amp;&amp; ((IT) != 0x00000000))</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___f_s_m_c___interrupt__sources.html#gae2a57d0b15e025212489ec1421ff245d">  650</a></span>&#160;<span class="preprocessor">#define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || \</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">                            ((IT) == FSMC_IT_Level) || \</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">                            ((IT) == FSMC_IT_FallingEdge)) </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#ga5aadbd5d9f1b6a25bcc1fc6f3bf4c9cc">  661</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_RisingEdge                            ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#ga25868d35780998a52190c424ebb3823f">  662</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_Level                                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#gaaaa85bce06ed962874686ad7af0f0cb7">  663</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_FallingEdge                           ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#ga8da2bd0b9d11877aaebaba0c77e8b0cc">  664</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_FEMPT                                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#gab8674160ef7884f939e07041bbf5b18b">  665</a></span>&#160;<span class="preprocessor">#define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || \</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">                                ((FLAG) == FSMC_FLAG_Level) || \</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">                                ((FLAG) == FSMC_FLAG_FallingEdge) || \</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">                                ((FLAG) == FSMC_FLAG_FEMPT))</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#ga1114bf56b54e726831b38fc8c5daa14e">  670</a></span>&#160;<span class="preprocessor">#define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) &amp; (uint32_t)0xFFFFFFF8) == 0x00000000) &amp;&amp; ((FLAG) != 0x00000000))</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a>(uint32_t FSMC_Bank);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a>(uint32_t FSMC_Bank);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a>(<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a>(<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a>(<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct);</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a>(<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a>(<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a>(<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a>(uint32_t FSMC_Bank, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a>(uint32_t FSMC_Bank, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a>(uint32_t FSMC_Bank, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;uint32_t <a class="code" href="group___f_s_m_c___exported___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a>(uint32_t FSMC_Bank);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___f_s_m_c___exported___functions.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="group___f_s_m_c___exported___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;}</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*__STM32F10x_FSMC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_aaa0a9178766adeed424d5c4eb728d1b1"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aaa0a9178766adeed424d5c4eb728d1b1">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FSMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00062">stm32f10x_fsmc.h:62</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_aedbc7df3ff61cc93a910a64dc53c932b"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aedbc7df3ff61cc93a910a64dc53c932b">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></div><div class="ttdeci">uint32_t FSMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00132">stm32f10x_fsmc.h:132</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga7fce9ca889d33cd8b8b7413875dd4d73"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a></div><div class="ttdeci">ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="ttdoc">Checks whether the specified FSMC interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00782">stm32f10x_fsmc.c:782</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a15db9675791f6f9c7fd82fe1084ff694"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a15db9675791f6f9c7fd82fe1084ff694">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00222">stm32f10x_fsmc.h:222</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gae00355115b078f483f0771057bb849c4"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="ttdoc">Checks whether the specified FSMC flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00697">stm32f10x_fsmc.c:697</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga2d410151ceb3428c6a1bf374a0472cde"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a></div><div class="ttdeci">void FSMC_PCCARDCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PCCARD Memory Bank. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00538">stm32f10x_fsmc.c:538</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a2ba90f4ec16bc38a2c4fa29c593b713b"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a2ba90f4ec16bc38a2c4fa29c593b713b">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FSMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00052">stm32f10x_fsmc.h:52</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_ac62cf7426a933ce6aa6efc3a8e82dac1"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac62cf7426a933ce6aa6efc3a8e82dac1">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00144">stm32f10x_fsmc.h:144</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a3d98d57618e46ec6aa5d876dcc047d32"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a3d98d57618e46ec6aa5d876dcc047d32">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FSMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00067">stm32f10x_fsmc.h:67</a></div></div>
<div class="ttc" id="group___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga217027ae3cd213b9076b6a1be197064c"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a></div><div class="ttdeci">void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified FSMC interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00637">stm32f10x_fsmc.c:637</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_ab4a4f56aab3150d8fb02aaf092db0235"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab4a4f56aab3150d8fb02aaf092db0235">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00191">stm32f10x_fsmc.h:191</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_abd9b9e8d7623829a40e5255b0949a3a1"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#abd9b9e8d7623829a40e5255b0949a3a1">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_IOSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00235">stm32f10x_fsmc.h:235</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_adac3756711f2d76e56a8cbcb7a03843d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#adac3756711f2d76e56a8cbcb7a03843d">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></div><div class="ttdeci">uint32_t FSMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00139">stm32f10x_fsmc.h:139</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a></div><div class="ttdoc">FSMC NAND Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00183">stm32f10x_fsmc.h:183</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a7ed6a25710ba724a7a8f90af60130cf6"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ed6a25710ba724a7a8f90af60130cf6">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a></div><div class="ttdeci">uint32_t FSMC_ECCPageSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00197">stm32f10x_fsmc.h:197</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gafb749503293474a68555961bd8f120e1"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a></div><div class="ttdeci">void FSMC_NANDDeInit(uint32_t FSMC_Bank)</div><div class="ttdoc">Deinitializes the FSMC NAND Banks registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00129">stm32f10x_fsmc.c:129</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a7e201c17bf7c5f6cc69fb6de29c8b024"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7e201c17bf7c5f6cc69fb6de29c8b024">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></div><div class="ttdeci">uint32_t FSMC_WrapMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00120">stm32f10x_fsmc.h:120</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga697618f2de0ad9a8a82461ddbebd5264"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a></div><div class="ttdeci">void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="ttdoc">Clears the FSMC&amp;#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00747">stm32f10x_fsmc.c:747</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a7fcd864461cf0d1cf83b62fa2b4d3f86"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a7fcd864461cf0d1cf83b62fa2b4d3f86">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00094">stm32f10x_fsmc.h:94</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga9f81ccc4e126c11f1eb33077b1a68e6f"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a></div><div class="ttdeci">void FSMC_NANDInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00262">stm32f10x_fsmc.c:262</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gaad6d4f5b5a41684ce053fea55bdb98d8"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a></div><div class="ttdeci">uint32_t FSMC_GetECC(uint32_t FSMC_Bank)</div><div class="ttdoc">Returns the error correction code register value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00603">stm32f10x_fsmc.c:603</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga8283ad94ad8e83d49d5b77d1c7e17862"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a></div><div class="ttdeci">void FSMC_NANDStructInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Fills each FSMC_NANDInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00418">stm32f10x_fsmc.c:418</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gaab3e6648e8a584e73785361ac960eded"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a></div><div class="ttdeci">void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)</div><div class="ttdoc">Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00102">stm32f10x_fsmc.c:102</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a261d043a19cecf77e6859403be204efc"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a261d043a19cecf77e6859403be204efc">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></div><div class="ttdeci">uint32_t FSMC_AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00084">stm32f10x_fsmc.h:84</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_abc33886615fc3627448aa2dba11cfc77"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abc33886615fc3627448aa2dba11cfc77">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></div><div class="ttdeci">uint32_t FSMC_DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00076">stm32f10x_fsmc.h:76</a></div></div>
<div class="ttc" id="group___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00521">stm32f10x.h:521</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a></div><div class="ttdoc">FSMC NOR/SRAM Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00092">stm32f10x_fsmc.h:92</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a31632aeb49269a29a39e3b191590b6dc"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a31632aeb49269a29a39e3b191590b6dc">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></div><div class="ttdeci">uint32_t FSMC_SetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00153">stm32f10x_fsmc.h:153</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_ac350cc34377fe3d5f882a6801bab1ac9"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ac350cc34377fe3d5f882a6801bab1ac9">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FSMC_AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00112">stm32f10x_fsmc.h:112</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a33f8e281b9ff3187906309d005b4159e"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a33f8e281b9ff3187906309d005b4159e">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00142">stm32f10x_fsmc.h:142</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gad9387e7674b8a376256a3378649e004e"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a></div><div class="ttdeci">void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="ttdoc">Clears the FSMC&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00833">stm32f10x_fsmc.c:833</a></div></div>
<div class="ttc" id="group___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x_8h_source.html#l00519">stm32f10x.h:519</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_aec0bfff5c934c251c21450a50f5bdb79"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aec0bfff5c934c251c21450a50f5bdb79">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FSMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00108">stm32f10x_fsmc.h:108</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a></div><div class="ttdoc">FSMC PCCARD Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00217">stm32f10x_fsmc.h:217</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_ac83f977e01623595e0aa8dd0b1eb3fcc"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ac83f977e01623595e0aa8dd0b1eb3fcc">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00226">stm32f10x_fsmc.h:226</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a251b439331b82eecea58aa3f8882ea15"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a251b439331b82eecea58aa3f8882ea15">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></div><div class="ttdeci">uint32_t FSMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00072">stm32f10x_fsmc.h:72</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga7a64ba0e0545b3f1913c9d1d28c05e62"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a></div><div class="ttdeci">void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Fills each FSMC_PCCARDInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00444">stm32f10x_fsmc.c:444</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a8a2a2a9e71dbf276fddad2bb32c0d256"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a8a2a2a9e71dbf276fddad2bb32c0d256">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00172">stm32f10x_fsmc.h:172</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gacee1351363e7700a296faa1734a910aa"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a></div><div class="ttdeci">void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00328">stm32f10x_fsmc.c:328</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a917b227ccb0a765791897ce3647ab26b"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a917b227ccb0a765791897ce3647ab26b">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FSMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00057">stm32f10x_fsmc.h:57</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gaf943f0f2680168d3a95a3c2c9f3eca2a"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a></div><div class="ttdeci">void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NOR/SRAM Memory Bank. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00475">stm32f10x_fsmc.c:475</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a87cb99ebe9b5ed570c6467abc9c2ef6d"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a87cb99ebe9b5ed570c6467abc9c2ef6d">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00231">stm32f10x_fsmc.h:231</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a633c7be46a1d281916b9f2e34fa3d36a"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a633c7be46a1d281916b9f2e34fa3d36a">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00200">stm32f10x_fsmc.h:200</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a014c1b8977b454ac15654d93dbb7dff9"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a014c1b8977b454ac15654d93dbb7dff9">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00204">stm32f10x_fsmc.h:204</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gaf33e6dfc34f62d16a0cb416de9e83d28"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a></div><div class="ttdeci">void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Fills each FSMC_NORSRAMInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00380">stm32f10x_fsmc.c:380</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga9c27816e8b17394c9ee1ce9298917b4a"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a></div><div class="ttdeci">void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStru...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00176">stm32f10x_fsmc.c:176</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a58d0510c0ce0ae3d1e3863bf8f571377"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a58d0510c0ce0ae3d1e3863bf8f571377">FSMC_NANDInitTypeDef::FSMC_ECC</a></div><div class="ttdeci">uint32_t FSMC_ECC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00194">stm32f10x_fsmc.h:194</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a596793d1735c4e38c87e3bf91d986370"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a596793d1735c4e38c87e3bf91d986370">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></div><div class="ttdeci">uint32_t FSMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00129">stm32f10x_fsmc.h:129</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga5800301fc39bbe998a18ebd9ff191cdc"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a></div><div class="ttdeci">void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the FSMC NAND ECC feature. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00564">stm32f10x_fsmc.c:564</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a71c6e7cc8e7e1a8fd0562960ffd23e88"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a71c6e7cc8e7e1a8fd0562960ffd23e88">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00124">stm32f10x_fsmc.h:124</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_ab350e15014c4a9f4b2c2f2848f11eeca"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab350e15014c4a9f4b2c2f2848f11eeca">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00188">stm32f10x_fsmc.h:188</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a99a7d54ed2674faa5a4e0f2669812855"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a99a7d54ed2674faa5a4e0f2669812855">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FSMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00159">stm32f10x_fsmc.h:159</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a></div><div class="ttdoc">Timing parameters For FSMC NAND and PCCARD Banks. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00151">stm32f10x_fsmc.h:151</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_ae2b53c2cfd55ff277f453613dcf7c8b2"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae2b53c2cfd55ff277f453613dcf7c8b2">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00165">stm32f10x_fsmc.h:165</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a></div><div class="ttdoc">Timing parameters For NOR/SRAM Banks. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00050">stm32f10x_fsmc.h:50</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_af33d0076b5bfea3a66e388ed7f3eb3f3"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af33d0076b5bfea3a66e388ed7f3eb3f3">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FSMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00136">stm32f10x_fsmc.h:136</a></div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a></div><div class="ttdeci">void FSMC_PCCARDDeInit(void)</div><div class="ttdoc">Deinitializes the FSMC PCCARD Bank registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00158">stm32f10x_fsmc.c:158</a></div></div>
<div class="ttc" id="stm32f10x_8h_html"><div class="ttname"><a href="stm32f10x_8h.html">stm32f10x.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga33ec7c39ea4d42e92c72c6e517d8235c"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a></div><div class="ttdeci">void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NAND Memory Bank. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8c_source.html#l00501">stm32f10x_fsmc.c:501</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a2a33bd855240dba37e507f223dbca062"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a2a33bd855240dba37e507f223dbca062">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00210">stm32f10x_fsmc.h:210</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a979ad605c6a63923e060576ee01e888d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a979ad605c6a63923e060576ee01e888d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></div><div class="ttdeci">uint32_t FSMC_MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00101">stm32f10x_fsmc.h:101</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a5d4d76594fc201943b51095e3ef34791"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a5d4d76594fc201943b51095e3ef34791">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00116">stm32f10x_fsmc.h:116</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a60d3ead2188e1dbdf06810e952b3ce0f"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a60d3ead2188e1dbdf06810e952b3ce0f">FSMC_NANDInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00185">stm32f10x_fsmc.h:185</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_af4ff95085d3bb39e34c2f88ca3140ce5"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af4ff95085d3bb39e34c2f88ca3140ce5">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FSMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00097">stm32f10x_fsmc.h:97</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a7ab117a15e780c02fcad5d844e71c425"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a7ab117a15e780c02fcad5d844e71c425">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00208">stm32f10x_fsmc.h:208</a></div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a1791c771ff86f5dc5422040409517e9d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1791c771ff86f5dc5422040409517e9d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00105">stm32f10x_fsmc.h:105</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_aee510f2e6e6ef18e7f5eedfed702f697"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aee510f2e6e6ef18e7f5eedfed702f697">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00233">stm32f10x_fsmc.h:233</a></div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a3ffd8c627ffe3ac90dfbfe93a8b97c26"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a3ffd8c627ffe3ac90dfbfe93a8b97c26">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> <a href="stm32f10x__fsmc_8h_source.html#l00219">stm32f10x_fsmc.h:219</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d8b772108138bf796aaa3f7fe4e09294.html">sorc</a></li><li class="navelem"><a class="el" href="dir_d4c0d2a84ec81c12611b75e86cdf4784.html">system</a></li><li class="navelem"><a class="el" href="dir_87161d687729c92ab2c0dd3e1aeaa549.html">include</a></li><li class="navelem"><a class="el" href="dir_516236f3d2c3410cf73637f3086fa6a1.html">stm32f1-stdperiph</a></li><li class="navelem"><a class="el" href="stm32f10x__fsmc_8h.html">stm32f10x_fsmc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
