{
  "module_name": "nv2a.c",
  "hash_id": "c7645305415c5529b9a90b1a66d817d5bc749f5a098950fde2662aa203ec6846",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/nv2a.c",
  "human_readable_source": "\n#include \"nv20.h\"\n#include \"regs.h\"\n\n#include <core/gpuobj.h>\n#include <engine/fifo.h>\n#include <engine/fifo/chan.h>\n\n \n\nstatic const struct nvkm_object_func\nnv2a_gr_chan = {\n\t.dtor = nv20_gr_chan_dtor,\n\t.init = nv20_gr_chan_init,\n\t.fini = nv20_gr_chan_fini,\n};\n\nstatic int\nnv2a_gr_chan_new(struct nvkm_gr *base, struct nvkm_chan *fifoch,\n\t\t const struct nvkm_oclass *oclass, struct nvkm_object **pobject)\n{\n\tstruct nv20_gr *gr = nv20_gr(base);\n\tstruct nv20_gr_chan *chan;\n\tint ret, i;\n\n\tif (!(chan = kzalloc(sizeof(*chan), GFP_KERNEL)))\n\t\treturn -ENOMEM;\n\tnvkm_object_ctor(&nv2a_gr_chan, oclass, &chan->object);\n\tchan->gr = gr;\n\tchan->chid = fifoch->id;\n\t*pobject = &chan->object;\n\n\tret = nvkm_memory_new(gr->base.engine.subdev.device,\n\t\t\t      NVKM_MEM_TARGET_INST, 0x36b0, 16, true,\n\t\t\t      &chan->inst);\n\tif (ret)\n\t\treturn ret;\n\n\tnvkm_kmap(chan->inst);\n\tnvkm_wo32(chan->inst, 0x0000, 0x00000001 | (chan->chid << 24));\n\tnvkm_wo32(chan->inst, 0x033c, 0xffff0000);\n\tnvkm_wo32(chan->inst, 0x03a0, 0x0fff0000);\n\tnvkm_wo32(chan->inst, 0x03a4, 0x0fff0000);\n\tnvkm_wo32(chan->inst, 0x047c, 0x00000101);\n\tnvkm_wo32(chan->inst, 0x0490, 0x00000111);\n\tnvkm_wo32(chan->inst, 0x04a8, 0x44400000);\n\tfor (i = 0x04d4; i <= 0x04e0; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00030303);\n\tfor (i = 0x04f4; i <= 0x0500; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00080000);\n\tfor (i = 0x050c; i <= 0x0518; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x01012000);\n\tfor (i = 0x051c; i <= 0x0528; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x000105b8);\n\tfor (i = 0x052c; i <= 0x0538; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00080008);\n\tfor (i = 0x055c; i <= 0x0598; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x07ff0000);\n\tnvkm_wo32(chan->inst, 0x05a4, 0x4b7fffff);\n\tnvkm_wo32(chan->inst, 0x05fc, 0x00000001);\n\tnvkm_wo32(chan->inst, 0x0604, 0x00004000);\n\tnvkm_wo32(chan->inst, 0x0610, 0x00000001);\n\tnvkm_wo32(chan->inst, 0x0618, 0x00040000);\n\tnvkm_wo32(chan->inst, 0x061c, 0x00010000);\n\tfor (i = 0x1a9c; i <= 0x22fc; i += 16) {  \n\t\tnvkm_wo32(chan->inst, (i + 0), 0x10700ff9);\n\t\tnvkm_wo32(chan->inst, (i + 4), 0x0436086c);\n\t\tnvkm_wo32(chan->inst, (i + 8), 0x000c001b);\n\t}\n\tnvkm_wo32(chan->inst, 0x269c, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x26b0, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x26dc, 0x40000000);\n\tnvkm_wo32(chan->inst, 0x26e0, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x26e4, 0x3f000000);\n\tnvkm_wo32(chan->inst, 0x26ec, 0x40000000);\n\tnvkm_wo32(chan->inst, 0x26f0, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x26f8, 0xbf800000);\n\tnvkm_wo32(chan->inst, 0x2700, 0xbf800000);\n\tnvkm_wo32(chan->inst, 0x3024, 0x000fe000);\n\tnvkm_wo32(chan->inst, 0x30a0, 0x000003f8);\n\tnvkm_wo32(chan->inst, 0x33fc, 0x002fe000);\n\tfor (i = 0x341c; i <= 0x3438; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x001c527c);\n\tnvkm_done(chan->inst);\n\treturn 0;\n}\n\n \n\nstatic const struct nvkm_gr_func\nnv2a_gr = {\n\t.dtor = nv20_gr_dtor,\n\t.oneinit = nv20_gr_oneinit,\n\t.init = nv20_gr_init,\n\t.intr = nv20_gr_intr,\n\t.tile = nv20_gr_tile,\n\t.chan_new = nv2a_gr_chan_new,\n\t.sclass = {\n\t\t{ -1, -1, 0x0012, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0019, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0030, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0039, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0043, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0044, &nv04_gr_object },  \n\t\t{ -1, -1, 0x004a, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0062, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0072, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0089, &nv04_gr_object },  \n\t\t{ -1, -1, 0x008a, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0096, &nv04_gr_object },  \n\t\t{ -1, -1, 0x009e, &nv04_gr_object },  \n\t\t{ -1, -1, 0x009f, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0597, &nv04_gr_object },  \n\t\t{}\n\t}\n};\n\nint\nnv2a_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn nv20_gr_new_(&nv2a_gr, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}