
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version S-2021.06 for linux64 - Jun 17, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {FC.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2021/syn/S-2021.06/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2021/syn/S-2021.06/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/z/zpan52/Desktop/ubrain_syn_new/32nm_rvt/FC.sv
Opening include file DEF.sv
Opening include file wreg.sv
Opening include file DEF.sv
Opening include file in_BSG.sv
Opening include file DEF.sv
Opening include file SobolRNGDim1.sv
Opening include file DEF.sv
Opening include file SobolRNG.sv
Opening include file DEF.sv
Opening include file LSZ.sv
Opening include file DEF.sv
Opening include file cntWithEn.sv
Opening include file DEF.sv
Opening include file ShiftReg.sv
Opening include file DEF.sv
Opening include file cmp_input.sv
Opening include file DEF.sv
Opening include file weight_BSG.sv
Opening include file DEF.sv
Opening include file cnt_temporal.sv
Opening include file DEF.sv
Opening include file cmp_weight.sv
Opening include file DEF.sv
Opening include file neuron.sv
Opening include file DEF.sv
Opening include file comb_mult.sv
Opening include file DEF.sv
Opening include file ReLU.sv
Opening include file DEF.sv
Opening include file accumulator.sv
Opening include file DEF.sv
Opening include file PC.sv
Opening include file DEF.sv
Opening include file adderTree.sv
Opening include file DEF.sv

Inferred memory devices in process
	in routine wreg line 12 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out__reg       | Flip-flop | 1280  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SobolRNG line 12 in file
		'SobolRNG.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 126 in file
	'LSZ.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           127            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cntWithEn line 13 in file
		'cntWithEn.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ShiftReg line 23 in file
		'ShiftReg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out__reg       | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cnt_temporal line 45 in file
		'cnt_temporal.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  ReLU.sv:103: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine accumulator line 160 in file
		'accumulator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum__reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 18 designs.
Current design is 'wreg'.
wreg SobolRNG LSZ cntWithEn ShiftReg SobolRNGDim1 cmp_input in_BSG cnt_temporal cmp_weight weight_BSG comb_mult ReLU accumulator UnsignedAdderTree PC neuron FC
set current_design FC
FC
link

  Linking design 'FC'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  FC                          /filespace/z/zpan52/Desktop/ubrain_syn_new/32nm_rvt/FC.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (17 designs)              /filespace/z/zpan52/Desktop/ubrain_syn_new/32nm_rvt/wreg.db, etc

Information: Building the design 'UnsignedAdderTree' instantiated from design 'UnsignedAdderTree' with
	the parameters "DATA_WIDTH=1,LENGTH=32". (HDL-193)
Presto compilation completed successfully. (UnsignedAdderTree_DATA_WIDTH1_LENGTH32)
Information: Building the design 'UnsignedAdderTree' instantiated from design 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32' with
	the parameters "DATA_WIDTH=1,LENGTH=16". (HDL-193)
Presto compilation completed successfully. (UnsignedAdderTree_DATA_WIDTH1_LENGTH16)
Information: Building the design 'UnsignedAdderTree' instantiated from design 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16' with
	the parameters "DATA_WIDTH=1,LENGTH=8". (HDL-193)
Presto compilation completed successfully. (UnsignedAdderTree_DATA_WIDTH1_LENGTH8)
Information: Building the design 'UnsignedAdderTree' instantiated from design 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8' with
	the parameters "DATA_WIDTH=1,LENGTH=4". (HDL-193)
Presto compilation completed successfully. (UnsignedAdderTree_DATA_WIDTH1_LENGTH4)
Information: Building the design 'UnsignedAdderTree' instantiated from design 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4' with
	the parameters "DATA_WIDTH=1,LENGTH=2". (HDL-193)
Presto compilation completed successfully. (UnsignedAdderTree_DATA_WIDTH1_LENGTH2)
Information: Building the design 'UnsignedAdderTree' instantiated from design 'UnsignedAdderTree_DATA_WIDTH1_LENGTH2' with
	the parameters "DATA_WIDTH=1,LENGTH=1". (HDL-193)
Presto compilation completed successfully. (UnsignedAdderTree_DATA_WIDTH1_LENGTH1)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 7600 -waveform { 0 3800 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n enable toggle in[63][9] in[63][8] in[63][7] in[63][6] in[63][5] in[63][4] in[63][3] in[63][2] in[63][1] in[63][0] in[62][9] in[62][8] in[62][7] in[62][6] in[62][5] in[62][4] in[62][3] in[62][2] in[62][1] in[62][0] in[61][9] in[61][8] in[61][7] in[61][6] in[61][5] in[61][4] in[61][3] in[61][2] in[61][1] in[61][0] in[60][9] in[60][8] in[60][7] in[60][6] in[60][5] in[60][4] in[60][3] in[60][2] in[60][1] in[60][0] in[59][9] in[59][8] in[59][7] in[59][6] in[59][5] in[59][4] in[59][3] in[59][2] in[59][1] in[59][0] in[58][9] in[58][8] in[58][7] in[58][6] in[58][5] in[58][4] in[58][3] in[58][2] in[58][1] in[58][0] in[57][9] in[57][8] in[57][7] in[57][6] in[57][5] in[57][4] in[57][3] in[57][2] in[57][1] in[57][0] in[56][9] in[56][8] in[56][7] in[56][6] in[56][5] in[56][4] in[56][3] in[56][2] in[56][1] in[56][0] in[55][9] in[55][8] in[55][7] in[55][6] in[55][5] in[55][4] in[55][3] in[55][2] in[55][1] in[55][0] in[54][9] in[54][8] in[54][7] in[54][6] in[54][5] in[54][4] in[54][3] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{enable toggle in[63][9] in[63][8] in[63][7] in[63][6] in[63][5] in[63][4] in[63][3] in[63][2] in[63][1] in[63][0] in[62][9] in[62][8] in[62][7] in[62][6] in[62][5] in[62][4] in[62][3] in[62][2] in[62][1] in[62][0] in[61][9] in[61][8] in[61][7] in[61][6] in[61][5] in[61][4] in[61][3] in[61][2] in[61][1] in[61][0] in[60][9] in[60][8] in[60][7] in[60][6] in[60][5] in[60][4] in[60][3] in[60][2] in[60][1] in[60][0] in[59][9] in[59][8] in[59][7] in[59][6] in[59][5] in[59][4] in[59][3] in[59][2] in[59][1] in[59][0] in[58][9] in[58][8] in[58][7] in[58][6] in[58][5] in[58][4] in[58][3] in[58][2] in[58][1] in[58][0] in[57][9] in[57][8] in[57][7] in[57][6] in[57][5] in[57][4] in[57][3] in[57][2] in[57][1] in[57][0] in[56][9] in[56][8] in[56][7] in[56][6] in[56][5] in[56][4] in[56][3] in[56][2] in[56][1] in[56][0] in[55][9] in[55][8] in[55][7] in[55][6] in[55][5] in[55][4] in[55][3] in[55][2] in[55][1] in[55][0] in[54][9] in[54][8] in[54][7] in[54][6] in[54][5] in[54][4] in[54][3] in[54][2] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'FC'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 138 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design FC has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ReLU'
  Processing 'accumulator'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH1_0'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH2_0'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_0'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_0'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_0'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_0'
  Processing 'UnsignedAdderTree_0'
  Processing 'PC'
  Processing 'comb_mult'
  Processing 'neuron'
  Processing 'cmp_weight'
  Processing 'cnt_temporal'
  Processing 'weight_BSG'
  Processing 'cmp_input'
  Processing 'ShiftReg'
  Processing 'SobolRNG'
  Processing 'LSZ'
  Processing 'cntWithEn'
  Processing 'SobolRNGDim1'
  Processing 'in_BSG'
  Processing 'wreg'
  Processing 'FC'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ReLU_DW01_cmp2_0'
  Processing 'ReLU_DW01_cmp2_1'
  Processing 'accumulator_DW01_add_0_DW01_add_3'
  Processing 'accumulator_DW01_add_1_DW01_add_4'
  Processing 'UnsignedAdderTree_1_DW01_add_0_DW01_add_5'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_1_DW01_add_0_DW01_add_6'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_1_DW01_add_0_DW01_add_7'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_2_DW01_add_0_DW01_add_8'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_2_DW01_add_0_DW01_add_9'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_3_DW01_add_0_DW01_add_10'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_4_DW01_add_0_DW01_add_11'
  Processing 'UnsignedAdderTree_0_DW01_add_0_DW01_add_12'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_3_DW01_add_0_DW01_add_13'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_5_DW01_add_0_DW01_add_14'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_6_DW01_add_0_DW01_add_15'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_0_DW01_add_0_DW01_add_16'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_7_DW01_add_0_DW01_add_17'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_0_DW01_add_0_DW01_add_18'
  Processing 'cmp_weight_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'cmp_weight_DW01_cmp2_1_DW01_cmp2_3'
  Processing 'cmp_weight_DW01_cmp2_2_DW01_cmp2_4'
  Processing 'cmp_weight_DW01_cmp2_3_DW01_cmp2_5'
  Processing 'cmp_weight_DW01_cmp2_4_DW01_cmp2_6'
  Processing 'cmp_weight_DW01_cmp2_5_DW01_cmp2_7'
  Processing 'cmp_weight_DW01_cmp2_6_DW01_cmp2_8'
  Processing 'cmp_weight_DW01_cmp2_7_DW01_cmp2_9'
  Processing 'cmp_weight_DW01_cmp2_8_DW01_cmp2_10'
  Processing 'cmp_weight_DW01_cmp2_9_DW01_cmp2_11'
  Processing 'cmp_weight_DW01_cmp2_10_DW01_cmp2_12'
  Processing 'cmp_weight_DW01_cmp2_11_DW01_cmp2_13'
  Processing 'cmp_weight_DW01_cmp2_12_DW01_cmp2_14'
  Processing 'cmp_weight_DW01_cmp2_13_DW01_cmp2_15'
  Processing 'cmp_weight_DW01_cmp2_14_DW01_cmp2_16'
  Processing 'cmp_weight_DW01_cmp2_15_DW01_cmp2_17'
  Processing 'cmp_weight_DW01_cmp2_16_DW01_cmp2_18'
  Processing 'cmp_weight_DW01_cmp2_17_DW01_cmp2_19'
  Processing 'cmp_weight_DW01_cmp2_18_DW01_cmp2_20'
  Processing 'cmp_weight_DW01_cmp2_19_DW01_cmp2_21'
  Processing 'cmp_weight_DW01_cmp2_20_DW01_cmp2_22'
  Processing 'cmp_weight_DW01_cmp2_21_DW01_cmp2_23'
  Processing 'cmp_weight_DW01_cmp2_22_DW01_cmp2_24'
  Processing 'cmp_weight_DW01_cmp2_23_DW01_cmp2_25'
  Processing 'cmp_weight_DW01_cmp2_24_DW01_cmp2_26'
  Processing 'cmp_weight_DW01_cmp2_25_DW01_cmp2_27'
  Processing 'cmp_weight_DW01_cmp2_26_DW01_cmp2_28'
  Processing 'cmp_weight_DW01_cmp2_27_DW01_cmp2_29'
  Processing 'cmp_weight_DW01_cmp2_28_DW01_cmp2_30'
  Processing 'cmp_weight_DW01_cmp2_29_DW01_cmp2_31'
  Processing 'cmp_weight_DW01_cmp2_30_DW01_cmp2_32'
  Processing 'cmp_weight_DW01_cmp2_31_DW01_cmp2_33'
  Processing 'cmp_weight_DW01_cmp2_32_DW01_cmp2_34'
  Processing 'cmp_weight_DW01_cmp2_33_DW01_cmp2_35'
  Processing 'cmp_weight_DW01_cmp2_34_DW01_cmp2_36'
  Processing 'cmp_weight_DW01_cmp2_35_DW01_cmp2_37'
  Processing 'cmp_weight_DW01_cmp2_36_DW01_cmp2_38'
  Processing 'cmp_weight_DW01_cmp2_37_DW01_cmp2_39'
  Processing 'cmp_weight_DW01_cmp2_38_DW01_cmp2_40'
  Processing 'cmp_weight_DW01_cmp2_39_DW01_cmp2_41'
  Processing 'cmp_weight_DW01_cmp2_40_DW01_cmp2_42'
  Processing 'cmp_weight_DW01_cmp2_41_DW01_cmp2_43'
  Processing 'cmp_weight_DW01_cmp2_42_DW01_cmp2_44'
  Processing 'cmp_weight_DW01_cmp2_43_DW01_cmp2_45'
  Processing 'cmp_weight_DW01_cmp2_44_DW01_cmp2_46'
  Processing 'cmp_weight_DW01_cmp2_45_DW01_cmp2_47'
  Processing 'cmp_weight_DW01_cmp2_46_DW01_cmp2_48'
  Processing 'cmp_weight_DW01_cmp2_47_DW01_cmp2_49'
  Processing 'cmp_weight_DW01_cmp2_48_DW01_cmp2_50'
  Processing 'cmp_weight_DW01_cmp2_49_DW01_cmp2_51'
  Processing 'cmp_weight_DW01_cmp2_50_DW01_cmp2_52'
  Processing 'cmp_weight_DW01_cmp2_51_DW01_cmp2_53'
  Processing 'cmp_weight_DW01_cmp2_52_DW01_cmp2_54'
  Processing 'cmp_weight_DW01_cmp2_53_DW01_cmp2_55'
  Processing 'cmp_weight_DW01_cmp2_54_DW01_cmp2_56'
  Processing 'cmp_weight_DW01_cmp2_55_DW01_cmp2_57'
  Processing 'cmp_weight_DW01_cmp2_56_DW01_cmp2_58'
  Processing 'cmp_weight_DW01_cmp2_57_DW01_cmp2_59'
  Processing 'cmp_weight_DW01_cmp2_58_DW01_cmp2_60'
  Processing 'cmp_weight_DW01_cmp2_59_DW01_cmp2_61'
  Processing 'cmp_weight_DW01_cmp2_60_DW01_cmp2_62'
  Processing 'cmp_weight_DW01_cmp2_61_DW01_cmp2_63'
  Processing 'cmp_weight_DW01_cmp2_62_DW01_cmp2_64'
  Processing 'cmp_weight_DW01_cmp2_63_DW01_cmp2_65'
  Processing 'cmp_weight_DW01_cmp2_64_DW01_cmp2_66'
  Processing 'cmp_weight_DW01_cmp2_65_DW01_cmp2_67'
  Processing 'cmp_weight_DW01_cmp2_66_DW01_cmp2_68'
  Processing 'cmp_weight_DW01_cmp2_67_DW01_cmp2_69'
  Processing 'cmp_weight_DW01_cmp2_68_DW01_cmp2_70'
  Processing 'cmp_weight_DW01_cmp2_69_DW01_cmp2_71'
  Processing 'cmp_weight_DW01_cmp2_70_DW01_cmp2_72'
  Processing 'cmp_weight_DW01_cmp2_71_DW01_cmp2_73'
  Processing 'cmp_weight_DW01_cmp2_72_DW01_cmp2_74'
  Processing 'cmp_weight_DW01_cmp2_73_DW01_cmp2_75'
  Processing 'cmp_weight_DW01_cmp2_74_DW01_cmp2_76'
  Processing 'cmp_weight_DW01_cmp2_75_DW01_cmp2_77'
  Processing 'cmp_weight_DW01_cmp2_76_DW01_cmp2_78'
  Processing 'cmp_weight_DW01_cmp2_77_DW01_cmp2_79'
  Processing 'cmp_weight_DW01_cmp2_78_DW01_cmp2_80'
  Processing 'cmp_weight_DW01_cmp2_79_DW01_cmp2_81'
  Processing 'cmp_weight_DW01_cmp2_80_DW01_cmp2_82'
  Processing 'cmp_weight_DW01_cmp2_81_DW01_cmp2_83'
  Processing 'cmp_weight_DW01_cmp2_82_DW01_cmp2_84'
  Processing 'cmp_weight_DW01_cmp2_83_DW01_cmp2_85'
  Processing 'cmp_weight_DW01_cmp2_84_DW01_cmp2_86'
  Processing 'cmp_weight_DW01_cmp2_85_DW01_cmp2_87'
  Processing 'cmp_weight_DW01_cmp2_86_DW01_cmp2_88'
  Processing 'cmp_weight_DW01_cmp2_87_DW01_cmp2_89'
  Processing 'cmp_weight_DW01_cmp2_88_DW01_cmp2_90'
  Processing 'cmp_weight_DW01_cmp2_89_DW01_cmp2_91'
  Processing 'cmp_weight_DW01_cmp2_90_DW01_cmp2_92'
  Processing 'cmp_weight_DW01_cmp2_91_DW01_cmp2_93'
  Processing 'cmp_weight_DW01_cmp2_92_DW01_cmp2_94'
  Processing 'cmp_weight_DW01_cmp2_93_DW01_cmp2_95'
  Processing 'cmp_weight_DW01_cmp2_94_DW01_cmp2_96'
  Processing 'cmp_weight_DW01_cmp2_95_DW01_cmp2_97'
  Processing 'cmp_weight_DW01_cmp2_96_DW01_cmp2_98'
  Processing 'cmp_weight_DW01_cmp2_97_DW01_cmp2_99'
  Processing 'cmp_weight_DW01_cmp2_98_DW01_cmp2_100'
  Processing 'cmp_weight_DW01_cmp2_99_DW01_cmp2_101'
  Processing 'cmp_weight_DW01_cmp2_100_DW01_cmp2_102'
  Processing 'cmp_weight_DW01_cmp2_101_DW01_cmp2_103'
  Processing 'cmp_weight_DW01_cmp2_102_DW01_cmp2_104'
  Processing 'cmp_weight_DW01_cmp2_103_DW01_cmp2_105'
  Processing 'cmp_weight_DW01_cmp2_104_DW01_cmp2_106'
  Processing 'cmp_weight_DW01_cmp2_105_DW01_cmp2_107'
  Processing 'cmp_weight_DW01_cmp2_106_DW01_cmp2_108'
  Processing 'cmp_weight_DW01_cmp2_107_DW01_cmp2_109'
  Processing 'cmp_weight_DW01_cmp2_108_DW01_cmp2_110'
  Processing 'cmp_weight_DW01_cmp2_109_DW01_cmp2_111'
  Processing 'cmp_weight_DW01_cmp2_110_DW01_cmp2_112'
  Processing 'cmp_weight_DW01_cmp2_111_DW01_cmp2_113'
  Processing 'cmp_weight_DW01_cmp2_112_DW01_cmp2_114'
  Processing 'cmp_weight_DW01_cmp2_113_DW01_cmp2_115'
  Processing 'cmp_weight_DW01_cmp2_114_DW01_cmp2_116'
  Processing 'cmp_weight_DW01_cmp2_115_DW01_cmp2_117'
  Processing 'cmp_weight_DW01_cmp2_116_DW01_cmp2_118'
  Processing 'cmp_weight_DW01_cmp2_117_DW01_cmp2_119'
  Processing 'cmp_weight_DW01_cmp2_118_DW01_cmp2_120'
  Processing 'cmp_weight_DW01_cmp2_119_DW01_cmp2_121'
  Processing 'cmp_weight_DW01_cmp2_120_DW01_cmp2_122'
  Processing 'cmp_weight_DW01_cmp2_121_DW01_cmp2_123'
  Processing 'cmp_weight_DW01_cmp2_122_DW01_cmp2_124'
  Processing 'cmp_weight_DW01_cmp2_123_DW01_cmp2_125'
  Processing 'cmp_weight_DW01_cmp2_124_DW01_cmp2_126'
  Processing 'cmp_weight_DW01_cmp2_125_DW01_cmp2_127'
  Processing 'cmp_weight_DW01_cmp2_126_DW01_cmp2_128'
  Processing 'cmp_weight_DW01_cmp2_127_DW01_cmp2_129'
  Processing 'cnt_temporal_DW01_add_0_DW01_add_19'
  Processing 'cnt_temporal_DW01_add_1_DW01_add_20'
  Processing 'cnt_temporal_DW01_add_2_DW01_add_21'
  Processing 'cnt_temporal_DW01_add_3_DW01_add_22'
  Processing 'cmp_input_DW01_cmp2_0_DW01_cmp2_130'
  Processing 'cmp_input_DW01_cmp2_1_DW01_cmp2_131'
  Processing 'cmp_input_DW01_cmp2_2_DW01_cmp2_132'
  Processing 'cmp_input_DW01_cmp2_3_DW01_cmp2_133'
  Processing 'cmp_input_DW01_cmp2_4_DW01_cmp2_134'
  Processing 'cmp_input_DW01_cmp2_5_DW01_cmp2_135'
  Processing 'cmp_input_DW01_cmp2_6_DW01_cmp2_136'
  Processing 'cmp_input_DW01_cmp2_7_DW01_cmp2_137'
  Processing 'cmp_input_DW01_cmp2_8_DW01_cmp2_138'
  Processing 'cmp_input_DW01_cmp2_9_DW01_cmp2_139'
  Processing 'cmp_input_DW01_cmp2_10_DW01_cmp2_140'
  Processing 'cmp_input_DW01_cmp2_11_DW01_cmp2_141'
  Processing 'cmp_input_DW01_cmp2_12_DW01_cmp2_142'
  Processing 'cmp_input_DW01_cmp2_13_DW01_cmp2_143'
  Processing 'cmp_input_DW01_cmp2_14_DW01_cmp2_144'
  Processing 'cmp_input_DW01_cmp2_15_DW01_cmp2_145'
  Processing 'cmp_input_DW01_cmp2_16_DW01_cmp2_146'
  Processing 'cmp_input_DW01_cmp2_17_DW01_cmp2_147'
  Processing 'cmp_input_DW01_cmp2_18_DW01_cmp2_148'
  Processing 'cmp_input_DW01_cmp2_19_DW01_cmp2_149'
  Processing 'cmp_input_DW01_cmp2_20_DW01_cmp2_150'
  Processing 'cmp_input_DW01_cmp2_21_DW01_cmp2_151'
  Processing 'cmp_input_DW01_cmp2_22_DW01_cmp2_152'
  Processing 'cmp_input_DW01_cmp2_23_DW01_cmp2_153'
  Processing 'cmp_input_DW01_cmp2_24_DW01_cmp2_154'
  Processing 'cmp_input_DW01_cmp2_25_DW01_cmp2_155'
  Processing 'cmp_input_DW01_cmp2_26_DW01_cmp2_156'
  Processing 'cmp_input_DW01_cmp2_27_DW01_cmp2_157'
  Processing 'cmp_input_DW01_cmp2_28_DW01_cmp2_158'
  Processing 'cmp_input_DW01_cmp2_29_DW01_cmp2_159'
  Processing 'cmp_input_DW01_cmp2_30_DW01_cmp2_160'
  Processing 'cmp_input_DW01_cmp2_31_DW01_cmp2_161'
  Processing 'cmp_input_DW01_cmp2_32_DW01_cmp2_162'
  Processing 'cmp_input_DW01_cmp2_33_DW01_cmp2_163'
  Processing 'cmp_input_DW01_cmp2_34_DW01_cmp2_164'
  Processing 'cmp_input_DW01_cmp2_35_DW01_cmp2_165'
  Processing 'cmp_input_DW01_cmp2_36_DW01_cmp2_166'
  Processing 'cmp_input_DW01_cmp2_37_DW01_cmp2_167'
  Processing 'cmp_input_DW01_cmp2_38_DW01_cmp2_168'
  Processing 'cmp_input_DW01_cmp2_39_DW01_cmp2_169'
  Processing 'cmp_input_DW01_cmp2_40_DW01_cmp2_170'
  Processing 'cmp_input_DW01_cmp2_41_DW01_cmp2_171'
  Processing 'cmp_input_DW01_cmp2_42_DW01_cmp2_172'
  Processing 'cmp_input_DW01_cmp2_43_DW01_cmp2_173'
  Processing 'cmp_input_DW01_cmp2_44_DW01_cmp2_174'
  Processing 'cmp_input_DW01_cmp2_45_DW01_cmp2_175'
  Processing 'cmp_input_DW01_cmp2_46_DW01_cmp2_176'
  Processing 'cmp_input_DW01_cmp2_47_DW01_cmp2_177'
  Processing 'cmp_input_DW01_cmp2_48_DW01_cmp2_178'
  Processing 'cmp_input_DW01_cmp2_49_DW01_cmp2_179'
  Processing 'cmp_input_DW01_cmp2_50_DW01_cmp2_180'
  Processing 'cmp_input_DW01_cmp2_51_DW01_cmp2_181'
  Processing 'cmp_input_DW01_cmp2_52_DW01_cmp2_182'
  Processing 'cmp_input_DW01_cmp2_53_DW01_cmp2_183'
  Processing 'cmp_input_DW01_cmp2_54_DW01_cmp2_184'
  Processing 'cmp_input_DW01_cmp2_55_DW01_cmp2_185'
  Processing 'cmp_input_DW01_cmp2_56_DW01_cmp2_186'
  Processing 'cmp_input_DW01_cmp2_57_DW01_cmp2_187'
  Processing 'cmp_input_DW01_cmp2_58_DW01_cmp2_188'
  Processing 'cmp_input_DW01_cmp2_59_DW01_cmp2_189'
  Processing 'cmp_input_DW01_cmp2_60_DW01_cmp2_190'
  Processing 'cmp_input_DW01_cmp2_61_DW01_cmp2_191'
  Processing 'cmp_input_DW01_cmp2_62_DW01_cmp2_192'
  Processing 'cmp_input_DW01_cmp2_63_DW01_cmp2_193'
  Processing 'cntWithEn_DW01_add_0_DW01_add_23'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   37198.0      0.00       0.0     380.2                          
    0:00:13   37198.0      0.00       0.0     380.2                          
    0:00:13   37198.0      0.00       0.0     380.2                          
    0:00:13   37198.0      0.00       0.0     380.2                          
    0:00:13   37198.0      0.00       0.0     380.2                          
    0:00:14   26437.8      0.00       0.0       2.6                          
    0:00:14   26437.8      0.00       0.0       2.6                          
    0:00:14   26437.8      0.00       0.0       2.6                          
    0:00:14   26437.8      0.00       0.0       2.6                          
    0:00:14   26437.8      0.00       0.0       2.6                          
    0:00:14   26440.1      0.00       0.0       1.6                          
    0:00:14   26440.9      0.00       0.0       0.8                          
    0:00:14   26440.9      0.00       0.0       0.0                          
    0:00:14   26440.9      0.00       0.0       0.0                          
    0:00:14   26440.9      0.00       0.0       0.0                          
    0:00:14   26440.9      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   26440.9      0.00       0.0       0.0                          
    0:00:14   26440.9      0.00       0.0       0.0                          
    0:00:14   26440.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   26440.9      0.00       0.0       0.0                          
    0:00:14   26440.9      0.00       0.0       0.0                          
    0:00:14   26367.2      0.00       0.0       0.2                          
    0:00:15   26315.1      0.00       0.0       0.3                          
    0:00:15   26256.4      0.00       0.0       1.4                          
    0:00:16   26225.9      0.00       0.0       0.3                          
    0:00:16   26215.7      0.00       0.0       0.3                          
    0:00:16   26205.6      0.00       0.0       0.3                          
    0:00:16   26195.4      0.00       0.0       0.3                          
    0:00:17   26185.2      0.00       0.0       0.3                          
    0:00:17   26181.4      0.00       0.0       0.3                          
    0:00:17   26180.1      0.00       0.0       0.3                          
    0:00:17   26178.9      0.00       0.0       0.3                          
    0:00:17   26177.6      0.00       0.0       0.3                          
    0:00:18   26176.3      0.00       0.0       0.3                          
    0:00:18   26175.1      0.00       0.0       0.3                          
    0:00:18   26173.8      0.00       0.0       0.3                          
    0:00:18   26172.5      0.00       0.0       0.3                          
    0:00:18   26172.5      0.00       0.0       0.3                          
    0:00:18   26176.3      0.00       0.0       0.1                          
    0:00:18   26176.3      0.00       0.0       0.1                          
    0:00:18   26176.3      0.00       0.0       0.1                          
    0:00:18   26176.3      0.00       0.0       0.1                          
    0:00:18   26176.3      0.00       0.0       0.1                          
    0:00:18   26176.3      0.00       0.0       0.1                          
    0:00:19   26176.3      0.00       0.0       0.1                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FC' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     S-2021.06
Date:        Wed Nov 10 15:01:26 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     29
    Unconnected ports (LINT-28)                                    29

Cells                                                             111
    Connected to power or ground (LINT-32)                        107
    Nets connected to multiple pins on same cell (LINT-33)          4
--------------------------------------------------------------------------------

Warning: In design 'cmp_weight', port 'rng_cnt[3][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'accumulator', port 'control_knob' is not connected to any nets. (LINT-28)
Warning: In design 'UnsignedAdderTree_1_DW01_add_0_DW01_add_5', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'UnsignedAdderTree_1_DW01_add_0_DW01_add_5', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'UnsignedAdderTree_1_DW01_add_0_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'UnsignedAdderTree_1_DW01_add_0_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'UnsignedAdderTree_0_DW01_add_0_DW01_add_12', port 'A[6]' is not connected to any nets. (LINT-28)
Warning: In design 'UnsignedAdderTree_0_DW01_add_0_DW01_add_12', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'UnsignedAdderTree_0_DW01_add_0_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'UnsignedAdderTree_0_DW01_add_0_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'neuron', a pin on submodule 'U_accumulator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][0]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][1]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][2]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][3]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][4]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][5]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][6]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][7]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][8]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][9]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][0]' is connected to logic 0. 
Warning: In design 'UnsignedAdderTree_0', a pin on submodule 'add_58' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'UnsignedAdderTree_0', a pin on submodule 'add_58' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'UnsignedAdderTree_0', a pin on submodule 'add_58' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'UnsignedAdderTree_1', a pin on submodule 'add_58' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'UnsignedAdderTree_1', a pin on submodule 'add_58' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'UnsignedAdderTree_1', a pin on submodule 'add_58' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', the same net is connected to more than one pin on submodule 'u_SobolRNG'. (LINT-33)
   Net '*Logic0*' is connected to pins 'dirVec[9][9]', 'dirVec[9][8]'', 'dirVec[9][7]', 'dirVec[9][6]', 'dirVec[9][5]', 'dirVec[9][4]', 'dirVec[9][3]', 'dirVec[9][2]', 'dirVec[9][1]', 'dirVec[8][9]', 'dirVec[8][8]', 'dirVec[8][7]', 'dirVec[8][6]', 'dirVec[8][5]', 'dirVec[8][4]', 'dirVec[8][3]', 'dirVec[8][2]', 'dirVec[8][0]', 'dirVec[7][9]', 'dirVec[7][8]', 'dirVec[7][7]', 'dirVec[7][6]', 'dirVec[7][5]', 'dirVec[7][4]', 'dirVec[7][3]', 'dirVec[7][1]', 'dirVec[7][0]', 'dirVec[6][9]', 'dirVec[6][8]', 'dirVec[6][7]', 'dirVec[6][6]', 'dirVec[6][5]', 'dirVec[6][4]', 'dirVec[6][2]', 'dirVec[6][1]', 'dirVec[6][0]', 'dirVec[5][9]', 'dirVec[5][8]', 'dirVec[5][7]', 'dirVec[5][6]', 'dirVec[5][5]', 'dirVec[5][3]', 'dirVec[5][2]', 'dirVec[5][1]', 'dirVec[5][0]', 'dirVec[4][9]', 'dirVec[4][8]', 'dirVec[4][7]', 'dirVec[4][6]', 'dirVec[4][4]', 'dirVec[4][3]', 'dirVec[4][2]', 'dirVec[4][1]', 'dirVec[4][0]', 'dirVec[3][9]', 'dirVec[3][8]', 'dirVec[3][7]', 'dirVec[3][5]', 'dirVec[3][4]', 'dirVec[3][3]', 'dirVec[3][2]', 'dirVec[3][1]', 'dirVec[3][0]', 'dirVec[2][9]', 'dirVec[2][8]', 'dirVec[2][6]', 'dirVec[2][5]', 'dirVec[2][4]', 'dirVec[2][3]', 'dirVec[2][2]', 'dirVec[2][1]', 'dirVec[2][0]', 'dirVec[1][9]', 'dirVec[1][7]', 'dirVec[1][6]', 'dirVec[1][5]', 'dirVec[1][4]', 'dirVec[1][3]', 'dirVec[1][2]', 'dirVec[1][1]', 'dirVec[1][0]', 'dirVec[0][8]', 'dirVec[0][7]', 'dirVec[0][6]', 'dirVec[0][5]', 'dirVec[0][4]', 'dirVec[0][3]', 'dirVec[0][2]', 'dirVec[0][1]', 'dirVec[0][0]'.
Warning: In design 'SobolRNGDim1', the same net is connected to more than one pin on submodule 'u_SobolRNG'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dirVec[9][0]', 'dirVec[8][1]'', 'dirVec[7][2]', 'dirVec[6][3]', 'dirVec[5][4]', 'dirVec[4][5]', 'dirVec[3][6]', 'dirVec[2][7]', 'dirVec[1][8]', 'dirVec[0][9]'.
Warning: In design 'UnsignedAdderTree_0', the same net is connected to more than one pin on submodule 'add_58'. (LINT-33)
   Net 'n1' is connected to pins 'A[6]', 'B[6]'', 'CI'.
Warning: In design 'UnsignedAdderTree_1', the same net is connected to more than one pin on submodule 'add_58'. (LINT-33)
   Net 'n2' is connected to pins 'A[6]', 'B[6]'', 'CI'.
1
# Unflatten design now that its compiled
# ungroup -all -flatten
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high

Information: There are 140 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design FC has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ReLU'
  Processing 'accumulator'
  Processing 'UnsignedAdderTree_1_DW01_add_0_DW01_add_5'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH1_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH2_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_2'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_9'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_5'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_12'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_6'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_3'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_8'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_4'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_2'
  Processing 'UnsignedAdderTree_1'
  Processing 'UnsignedAdderTree_0_DW01_add_0_DW01_add_12'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_9'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_5'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_11'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_6'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_3'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_0'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_0'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_0'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_0'
  Processing 'UnsignedAdderTree_0'
  Processing 'PC'
  Processing 'comb_mult'
  Processing 'neuron'
  Processing 'cmp_weight'
  Processing 'cnt_temporal'
  Processing 'weight_BSG'
  Processing 'cmp_input'
  Processing 'ShiftReg'
  Processing 'SobolRNG'
  Processing 'LSZ'
  Processing 'cntWithEn'
  Processing 'SobolRNGDim1'
  Processing 'in_BSG'
  Processing 'wreg'
  Processing 'FC'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   37037.4      0.00       0.0       4.8                                0.00  
    0:00:06   37037.4      0.00       0.0       4.8                                0.00  
    0:00:06   37037.4      0.00       0.0       4.8                                0.00  
    0:00:06   37037.4      0.00       0.0       4.8                                0.00  
    0:00:06   37037.4      0.00       0.0       4.8                                0.00  
    0:00:07   26413.7      0.00       0.0       2.2                                0.00  
    0:00:07   26413.7      0.00       0.0       2.2                                0.00  
    0:00:07   26413.7      0.00       0.0       2.2                                0.00  
    0:00:07   26413.7      0.00       0.0       2.2                                0.00  
    0:00:07   26413.7      0.00       0.0       2.2                                0.00  
    0:00:07   26415.7      0.00       0.0       1.3                                0.00  
    0:00:07   26416.7      0.00       0.0       0.3                                0.00  
    0:00:07   26416.7      0.00       0.0       0.3                                0.00  
    0:00:07   26416.7      0.00       0.0       0.3                                0.00  
    0:00:07   26416.7      0.00       0.0       0.3                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   26416.7      0.00       0.0       0.3                                0.00  
    0:00:07   26416.7      0.00       0.0       0.3                                0.00  
    0:00:07   26391.3      0.00       0.0       0.3                                0.00  


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   26391.3      0.00       0.0       0.3                                0.00  
    0:00:07   26393.4      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   26393.4      0.00       0.0       0.0                                0.00  
    0:00:07   26393.4      0.00       0.0       0.0                                0.00  
    0:00:08   26334.9      0.00       0.0       0.0                                0.00  
    0:00:08   26276.5      0.00       0.0       0.0                                0.00  
    0:00:09   26215.5      0.00       0.0       0.0                                0.00  
    0:00:09   26187.5      0.00       0.0       0.0                                0.00  
    0:00:09   26176.1      0.00       0.0       0.0                                0.00  
    0:00:10   26165.9      0.00       0.0       0.0                                0.00  
    0:00:10   26164.6      0.00       0.0       0.0                                0.00  
    0:00:10   26163.4      0.00       0.0       0.0                                0.00  
    0:00:10   26162.1      0.00       0.0       0.0                                0.00  
    0:00:10   26160.8      0.00       0.0       0.0                                0.00  
    0:00:11   26159.6      0.00       0.0       0.0                                0.00  
    0:00:11   26158.3      0.00       0.0       0.0                                0.00  
    0:00:11   26157.0      0.00       0.0       0.0                                0.00  
    0:00:11   26155.7      0.00       0.0       0.0                                0.00  
    0:00:11   26154.5      0.00       0.0       0.0                                0.00  
    0:00:11   26153.2      0.00       0.0       0.0                                0.00  
    0:00:11   26153.2      0.00       0.0       0.0                                0.00  
    0:00:12   26153.2      0.00       0.0       0.0                                0.00  
    0:00:12   26150.4      0.00       0.0       0.0                                0.00  
    0:00:12   26150.4      0.00       0.0       0.0                                0.00  
    0:00:12   26150.4      0.00       0.0       0.0                                0.00  
    0:00:12   26150.4      0.00       0.0       0.0                                0.00  
    0:00:12   26150.4      0.00       0.0       0.0                                0.00  
    0:00:12   26150.4      0.00       0.0       0.0                                0.00  
    0:00:12   26150.4      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FC' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     S-2021.06
Date:        Wed Nov 10 15:01:39 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     21
    Unconnected ports (LINT-28)                                    21

Cells                                                             103
    Connected to power or ground (LINT-32)                        101
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'cmp_weight', port 'rng_cnt[3][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'accumulator', port 'control_knob' is not connected to any nets. (LINT-28)
Warning: In design 'neuron', a pin on submodule 'U_accumulator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][0]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][1]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][2]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][3]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][4]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][5]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][6]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][7]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][8]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][9]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', the same net is connected to more than one pin on submodule 'u_SobolRNG'. (LINT-33)
   Net '*Logic0*' is connected to pins 'dirVec[9][9]', 'dirVec[9][8]'', 'dirVec[9][7]', 'dirVec[9][6]', 'dirVec[9][5]', 'dirVec[9][4]', 'dirVec[9][3]', 'dirVec[9][2]', 'dirVec[9][1]', 'dirVec[8][9]', 'dirVec[8][8]', 'dirVec[8][7]', 'dirVec[8][6]', 'dirVec[8][5]', 'dirVec[8][4]', 'dirVec[8][3]', 'dirVec[8][2]', 'dirVec[8][0]', 'dirVec[7][9]', 'dirVec[7][8]', 'dirVec[7][7]', 'dirVec[7][6]', 'dirVec[7][5]', 'dirVec[7][4]', 'dirVec[7][3]', 'dirVec[7][1]', 'dirVec[7][0]', 'dirVec[6][9]', 'dirVec[6][8]', 'dirVec[6][7]', 'dirVec[6][6]', 'dirVec[6][5]', 'dirVec[6][4]', 'dirVec[6][2]', 'dirVec[6][1]', 'dirVec[6][0]', 'dirVec[5][9]', 'dirVec[5][8]', 'dirVec[5][7]', 'dirVec[5][6]', 'dirVec[5][5]', 'dirVec[5][3]', 'dirVec[5][2]', 'dirVec[5][1]', 'dirVec[5][0]', 'dirVec[4][9]', 'dirVec[4][8]', 'dirVec[4][7]', 'dirVec[4][6]', 'dirVec[4][4]', 'dirVec[4][3]', 'dirVec[4][2]', 'dirVec[4][1]', 'dirVec[4][0]', 'dirVec[3][9]', 'dirVec[3][8]', 'dirVec[3][7]', 'dirVec[3][5]', 'dirVec[3][4]', 'dirVec[3][3]', 'dirVec[3][2]', 'dirVec[3][1]', 'dirVec[3][0]', 'dirVec[2][9]', 'dirVec[2][8]', 'dirVec[2][6]', 'dirVec[2][5]', 'dirVec[2][4]', 'dirVec[2][3]', 'dirVec[2][2]', 'dirVec[2][1]', 'dirVec[2][0]', 'dirVec[1][9]', 'dirVec[1][7]', 'dirVec[1][6]', 'dirVec[1][5]', 'dirVec[1][4]', 'dirVec[1][3]', 'dirVec[1][2]', 'dirVec[1][1]', 'dirVec[1][0]', 'dirVec[0][8]', 'dirVec[0][7]', 'dirVec[0][6]', 'dirVec[0][5]', 'dirVec[0][4]', 'dirVec[0][3]', 'dirVec[0][2]', 'dirVec[0][1]', 'dirVec[0][0]'.
Warning: In design 'SobolRNGDim1', the same net is connected to more than one pin on submodule 'u_SobolRNG'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dirVec[9][0]', 'dirVec[8][1]'', 'dirVec[7][2]', 'dirVec[6][3]', 'dirVec[5][4]', 'dirVec[4][5]', 'dirVec[3][6]', 'dirVec[2][7]', 'dirVec[1][8]', 'dirVec[0][9]'.
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area -hierarchy > FC_hier_area.txt
report_power -hierarchy > FC_hier_power.txt
report_timing -delay min > FC_hier_min_delay.txt
report_timing -delay max > FC_hier_max_delay.txt
########################################
# Now actually synthesize for 2nd time #
########################################
compile -map_effort medium

Information: There are 124 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design FC has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ReLU'
  Processing 'accumulator'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH1_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH2_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_3'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_2'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_3'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_4'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_2'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_9'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_5'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_6'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_3'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_7'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_15'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_16'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_8'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_4'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_2'
  Processing 'UnsignedAdderTree_1'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_20'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_10'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_5'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_11'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_6'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_3'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_7'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH4_31'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH8_0'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH16_0'
  Processing 'UnsignedAdderTree_DATA_WIDTH1_LENGTH32_0'
  Processing 'UnsignedAdderTree_0'
  Processing 'PC'
  Processing 'comb_mult'
  Processing 'neuron'
  Processing 'cmp_weight'
  Processing 'cnt_temporal'
  Processing 'weight_BSG'
  Processing 'cmp_input'
  Processing 'ShiftReg'
  Processing 'SobolRNG'
  Processing 'LSZ'
  Processing 'cntWithEn'
  Processing 'SobolRNGDim1'
  Processing 'in_BSG'
  Processing 'wreg'
  Processing 'FC'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05   37033.9      0.00       0.0       5.1                                0.00  
    0:00:05   37033.9      0.00       0.0       5.1                                0.00  
    0:00:05   37033.9      0.00       0.0       5.1                                0.00  
    0:00:05   37033.9      0.00       0.0       5.1                                0.00  
    0:00:05   37033.9      0.00       0.0       5.1                                0.00  
    0:00:05   26439.4      0.00       0.0       2.4                                0.00  
    0:00:06   26439.4      0.00       0.0       2.4                                0.00  
    0:00:06   26439.4      0.00       0.0       2.4                                0.00  
    0:00:06   26439.4      0.00       0.0       2.4                                0.00  
    0:00:06   26439.4      0.00       0.0       2.4                                0.00  
    0:00:06   26440.9      0.00       0.0       1.5                                0.00  
    0:00:06   26441.9      0.00       0.0       0.6                                0.00  
    0:00:06   26444.7      0.00       0.0       0.1                                0.00  
    0:00:06   26444.7      0.00       0.0       0.1                                0.00  
    0:00:06   26444.7      0.00       0.0       0.1                                0.00  
    0:00:06   26444.7      0.00       0.0       0.1                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   26444.7      0.00       0.0       0.1                                0.00  
    0:00:06   26444.7      0.00       0.0       0.1                                0.00  
    0:00:06   26368.5      0.00       0.0       0.2                                0.00  


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   26368.5      0.00       0.0       0.2                                0.00  
    0:00:06   26367.7      0.00       0.0       0.2                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   26367.7      0.00       0.0       0.2                                0.00  
    0:00:06   26367.7      0.00       0.0       0.2                                0.00  
    0:00:07   26315.6      0.00       0.0       0.2                                0.00  
    0:00:07   26261.0      0.00       0.0       0.2                                0.00  
    0:00:07   26206.8      0.00       0.0       0.2                                0.00  
    0:00:08   26172.5      0.00       0.0       0.2                                0.00  
    0:00:08   26159.8      0.00       0.0       0.2                                0.00  
    0:00:09   26150.9      0.00       0.0       0.2                                0.00  
    0:00:09   26149.6      0.00       0.0       0.2                                0.00  
    0:00:09   26148.4      0.00       0.0       0.2                                0.00  
    0:00:09   26147.1      0.00       0.0       0.2                                0.00  
    0:00:09   26145.8      0.00       0.0       0.2                                0.00  
    0:00:10   26144.6      0.00       0.0       0.2                                0.00  
    0:00:10   26143.3      0.00       0.0       0.2                                0.00  
    0:00:10   26142.0      0.00       0.0       0.2                                0.00  
    0:00:10   26140.7      0.00       0.0       0.2                                0.00  
    0:00:10   26139.5      0.00       0.0       0.2                                0.00  
    0:00:10   26138.2      0.00       0.0       0.2                                0.00  
    0:00:10   26138.2      0.00       0.0       0.2                                0.00  
    0:00:10   26138.2      0.00       0.0       0.2                                0.00  
    0:00:11   26135.9      0.00       0.0       0.2                                0.00  
    0:00:11   26135.9      0.00       0.0       0.2                                0.00  
    0:00:11   26135.9      0.00       0.0       0.2                                0.00  
    0:00:11   26135.9      0.00       0.0       0.2                                0.00  
    0:00:11   26135.9      0.00       0.0       0.2                                0.00  
    0:00:11   26135.9      0.00       0.0       0.2                                0.00  
    0:00:11   26135.9      0.00       0.0       0.2                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FC' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     S-2021.06
Date:        Wed Nov 10 15:01:54 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     21
    Unconnected ports (LINT-28)                                    21

Cells                                                             103
    Connected to power or ground (LINT-32)                        101
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'cmp_weight', port 'rng_cnt[3][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[3][0]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'cmp_weight', port 'rng_cnt[2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'accumulator', port 'control_knob' is not connected to any nets. (LINT-28)
Warning: In design 'neuron', a pin on submodule 'U_accumulator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[9][0]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][1]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[8][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][2]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[7][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][3]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[6][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][4]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[5][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][5]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[4][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][6]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[3][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][7]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[2][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][9]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][8]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[1][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][9]' is connected to logic 1. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][8]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][7]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][6]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][5]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][4]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][3]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][2]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][1]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', a pin on submodule 'u_SobolRNG' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'dirVec[0][0]' is connected to logic 0. 
Warning: In design 'SobolRNGDim1', the same net is connected to more than one pin on submodule 'u_SobolRNG'. (LINT-33)
   Net '*Logic0*' is connected to pins 'dirVec[9][9]', 'dirVec[9][8]'', 'dirVec[9][7]', 'dirVec[9][6]', 'dirVec[9][5]', 'dirVec[9][4]', 'dirVec[9][3]', 'dirVec[9][2]', 'dirVec[9][1]', 'dirVec[8][9]', 'dirVec[8][8]', 'dirVec[8][7]', 'dirVec[8][6]', 'dirVec[8][5]', 'dirVec[8][4]', 'dirVec[8][3]', 'dirVec[8][2]', 'dirVec[8][0]', 'dirVec[7][9]', 'dirVec[7][8]', 'dirVec[7][7]', 'dirVec[7][6]', 'dirVec[7][5]', 'dirVec[7][4]', 'dirVec[7][3]', 'dirVec[7][1]', 'dirVec[7][0]', 'dirVec[6][9]', 'dirVec[6][8]', 'dirVec[6][7]', 'dirVec[6][6]', 'dirVec[6][5]', 'dirVec[6][4]', 'dirVec[6][2]', 'dirVec[6][1]', 'dirVec[6][0]', 'dirVec[5][9]', 'dirVec[5][8]', 'dirVec[5][7]', 'dirVec[5][6]', 'dirVec[5][5]', 'dirVec[5][3]', 'dirVec[5][2]', 'dirVec[5][1]', 'dirVec[5][0]', 'dirVec[4][9]', 'dirVec[4][8]', 'dirVec[4][7]', 'dirVec[4][6]', 'dirVec[4][4]', 'dirVec[4][3]', 'dirVec[4][2]', 'dirVec[4][1]', 'dirVec[4][0]', 'dirVec[3][9]', 'dirVec[3][8]', 'dirVec[3][7]', 'dirVec[3][5]', 'dirVec[3][4]', 'dirVec[3][3]', 'dirVec[3][2]', 'dirVec[3][1]', 'dirVec[3][0]', 'dirVec[2][9]', 'dirVec[2][8]', 'dirVec[2][6]', 'dirVec[2][5]', 'dirVec[2][4]', 'dirVec[2][3]', 'dirVec[2][2]', 'dirVec[2][1]', 'dirVec[2][0]', 'dirVec[1][9]', 'dirVec[1][7]', 'dirVec[1][6]', 'dirVec[1][5]', 'dirVec[1][4]', 'dirVec[1][3]', 'dirVec[1][2]', 'dirVec[1][1]', 'dirVec[1][0]', 'dirVec[0][8]', 'dirVec[0][7]', 'dirVec[0][6]', 'dirVec[0][5]', 'dirVec[0][4]', 'dirVec[0][3]', 'dirVec[0][2]', 'dirVec[0][1]', 'dirVec[0][0]'.
Warning: In design 'SobolRNGDim1', the same net is connected to more than one pin on submodule 'u_SobolRNG'. (LINT-33)
   Net '*Logic1*' is connected to pins 'dirVec[9][0]', 'dirVec[8][1]'', 'dirVec[7][2]', 'dirVec[6][3]', 'dirVec[5][4]', 'dirVec[4][5]', 'dirVec[3][6]', 'dirVec[2][7]', 'dirVec[1][8]', 'dirVec[0][9]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'FC' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design FC has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FC'
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[3][9]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[3][8]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[3][7]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[3][6]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[3][5]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[3][4]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[3][3]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[3][1]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[2][9]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[2][8]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[2][7]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[2][5]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'U_weight_bsg/U_weight_temporal_cnt/cnt_reg[2][0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05   34967.2      0.00       0.0     460.7                                0.00  
    0:00:05   34967.2      0.00       0.0     460.7                                0.00  
    0:00:05   34967.2      0.00       0.0     460.7                                0.00  
    0:00:05   34967.2      0.00       0.0     460.7                                0.00  
    0:00:05   34967.2      0.00       0.0     460.7                                0.00  
    0:00:05   25689.1      0.00       0.0       0.6                                0.00  
    0:00:06   25683.8      0.00       0.0       0.6                                0.00  
    0:00:06   25683.8      0.00       0.0       0.6                                0.00  
    0:00:07   25683.8      0.00       0.0       0.6                                0.00  
    0:00:07   25683.8      0.00       0.0       0.6                                0.00  
    0:00:07   25683.8      0.00       0.0       0.6                                0.00  
    0:00:07   25684.8      0.00       0.0       0.1                                0.00  
    0:00:07   25684.8      0.00       0.0       0.1                                0.00  
    0:00:07   25684.8      0.00       0.0       0.1                                0.00  
    0:00:07   25684.8      0.00       0.0       0.1                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   25684.8      0.00       0.0       0.1                                0.00  
    0:00:07   25684.8      0.00       0.0       0.1                                0.00  
    0:00:07   25621.0      0.00       0.0       0.2                                0.00  


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   25621.0      0.00       0.0       0.2                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   25621.0      0.00       0.0       0.2                                0.00  
    0:00:07   25621.0      0.00       0.0       0.2                                0.00  
    0:00:08   25546.6      0.00       0.0       0.2                                0.00  
    0:00:08   25489.9      0.00       0.0       0.2                                0.00  
    0:00:08   25445.9      0.00       0.0       0.2                                0.00  
    0:00:09   25422.3      0.00       0.0       0.2                                0.00  
    0:00:09   25403.2      0.00       0.0       0.4                                0.00  
    0:00:09   25391.8      0.00       0.0       0.4                                0.00  
    0:00:09   25384.2      0.00       0.0       0.4                                0.00  
    0:00:10   25377.8      0.00       0.0       0.4                                0.00  
    0:00:10   25371.4      0.00       0.0       0.4                                0.00  
    0:00:10   25365.1      0.00       0.0       0.4                                0.00  
    0:00:10   25361.3      0.00       0.0       0.4                                0.00  
    0:00:10   25354.9      0.00       0.0       0.4                                0.00  
    0:00:11   25351.1      0.00       0.0       0.4                                0.00  
    0:00:11   25345.8      0.00       0.0       0.4                                0.00  
    0:00:11   25341.7      0.00       0.0       0.4                                0.00  
    0:00:11   25339.2      0.00       0.0       0.4                                0.00  
    0:00:11   25337.9      0.00       0.0       0.4                                0.00  
    0:00:11   25336.6      0.00       0.0       0.4                                0.00  
    0:00:12   25335.4      0.00       0.0       0.4                                0.00  
    0:00:12   25335.4      0.00       0.0       0.4                                0.00  
    0:00:12   25337.9      0.00       0.0       0.2                                0.00  
    0:00:12   25337.9      0.00       0.0       0.2                                0.00  
    0:00:12   25337.9      0.00       0.0       0.2                                0.00  
    0:00:12   25337.9      0.00       0.0       0.2                                0.00  
    0:00:12   25337.9      0.00       0.0       0.2                                0.00  
    0:00:12   25337.9      0.00       0.0       0.2                                0.00  
    0:00:12   25337.9      0.00       0.0       0.2                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FC' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     S-2021.06
Date:        Wed Nov 10 15:02:07 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 'FC', port 'toggle' is not connected to any nets. (LINT-28)
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > FC_flat_area.txt
report_power > FC_flat_power.txt
report_timing -delay min > FC_flat_min_delay.txt
report_timing -delay max > FC_flat_max_delay.txt
#### write out final netlist ######
write -format verilog FC -output FC.vg
Writing verilog file '/filespace/z/zpan52/Desktop/ubrain_syn_new/32nm_rvt/FC.vg'.
1
exit

Memory usage for this session 225 Mbytes.
Memory usage for this session including child processes 225 Mbytes.
CPU usage for this session 64 seconds ( 0.02 hours ).
Elapsed time for this session 69 seconds ( 0.02 hours ).

Thank you...
