#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 18 13:01:58 2017
# Process ID: 10888
# Current directory: D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9352 D:\demo_AX7103\18_PCIE_test\FPGA\pcieax7103x4_128ddr3\PCIe.xpr
# Log file: D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/vivado.log
# Journal file: D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/demo_AX7103/18_PCIE_test/FPGA/pcieax7103x4_128ddr3/PCIe.srcs/sources_1/bd/PCIe/PCIe.bd}
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {1424 358} [get_bd_intf_ports pci_exp]
regenerate_bd_layout -routing
set_property location {2 478 97} [get_bd_cells rst_mig_7series_0_200M]
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_1
delete_bd_objs [get_bd_cells util_ds_buf_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_1
delete_bd_objs [get_bd_cells clk_wiz_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
delete_bd_objs [get_bd_cells axi_interconnect_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.0 mig_7series_1
delete_bd_objs [get_bd_cells mig_7series_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.0 mig_7series_1
delete_bd_objs [get_bd_cells mig_7series_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:xdma:3.1 xdma_1
delete_bd_objs [get_bd_cells xdma_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:xdma:3.1 xdma_1
delete_bd_objs [get_bd_cells xdma_1]
