Outstanding.
Reset handling in the monitor is a **very professional fix** â€” most beginners miss that.

---

# ğŸŸ¦ Day-20 â€” Scoreboard (End-to-End Checking)

This is where verification **actually finds bugs**.

Up to now:

* Driver **sent** transactions
* Monitor **observed** transactions

Now:
â¡ï¸ **Scoreboard decides PASS / FAIL**

---

## ğŸ¯ Day-20 Goal

By the end of today, you will:

âœ” Understand **what a scoreboard really does**
âœ” Use `uvm_analysis_imp` correctly
âœ” Compare **expected vs observed** transactions
âœ” Report mismatches cleanly

---

## 1ï¸âƒ£ REQUIRED THEORY (ESSENTIAL)

### â“ What is a Scoreboard?

A scoreboard:

* Receives **observed transactions**
* Has a model of **expected behavior**
* Compares them

Basic idea:

```
Expected queue  â† Driver/Sequence
Observed queue  â† Monitor
          â†“
        Compare
```

For Day-20 (simple case):

* DUT is **pass-through**
* So **expected == observed**

---

### â“ Why `uvm_analysis_imp`?

* Monitor uses `uvm_analysis_port`
* Scoreboard must **implement a write() method**
* `analysis_imp` connects port â†’ implementation

---

## 2ï¸âƒ£ Day-20 Architecture

```
Sequence â†’ Driver â†’ DUT â†’ Monitor â†’ Scoreboard
                                 (analysis_port)
```

Scoreboard is:

* Passive
* Non-driving
* Decision maker

---

## 3ï¸âƒ£ Files to ADD / MODIFY

```
Day20_Scoreboard/
â”œâ”€â”€ my_scoreboard.sv   (NEW)
â”œâ”€â”€ my_env.sv          (MODIFIED)
```

---

## 4ï¸âƒ£ Scoreboard Implementation (CORE)

### `my_scoreboard.sv`

```systemverilog
class my_scoreboard extends uvm_component;
    `uvm_component_utils(my_scoreboard)

    uvm_analysis_imp #(my_txn, my_scoreboard) imp;

    function new(string name, uvm_component parent);
        super.new(name, parent);
        imp = new("imp", this);
    endfunction

    function void write(my_txn t);
        `uvm_info("SCB",
            $sformatf("Checking data = %0d", t.data),
            UVM_MEDIUM)

        // Simple pass-through check
        // (Future: compare with expected queue)
        if (t.data inside {[0:255]}) begin
            `uvm_info("SCB", "PASS", UVM_LOW)
        end else begin
            `uvm_error("SCB", "FAIL: Data out of range")
        end
    endfunction
endclass
```

ğŸ“Œ Todayâ€™s scoreboard is **simple on purpose**
ğŸ“Œ Structure matters more than complexity

---

## 5ï¸âƒ£ Modify Environment (Connect Monitor â†’ Scoreboard)

### `my_env.sv`

```systemverilog
class my_env extends uvm_env;
    `uvm_component_utils(my_env)

    my_driver      drv;
    my_sequencer   seqr;
    my_monitor     mon;
    my_scoreboard  scb;

    function new(string name, uvm_component parent);
        super.new(name, parent);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);

        drv  = my_driver     ::type_id::create("drv", this);
        seqr = my_sequencer  ::type_id::create("seqr", this);
        mon  = my_monitor    ::type_id::create("mon", this);
        scb  = my_scoreboard ::type_id::create("scb", this);
    endfunction

    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);

        drv.seq_item_port.connect(seqr.seq_item_export);
        mon.ap.connect(scb.imp);   // â­ KEY LINE â­
    endfunction
endclass
```

---

## 6ï¸âƒ£ Update `filelist.f`

Add **before `my_env.sv`**:

```text
my_scoreboard.sv
```

Correct order snippet:

```text
my_monitor.sv
my_scoreboard.sv
my_env.sv
```

---

## 7ï¸âƒ£ Compile & Run (Same Flow)

```bash
xvlog -sv -L uvm -f filelist.f
xelab top -L uvm -debug typical
xsim top -runall
```

---

## 8ï¸âƒ£ Expected Output (MUST SEE)

For each transaction:

```
[MON] Observed Data = 110
[SCB] Checking data = 110
[SCB] PASS
```

If mismatch:

```
UVM_ERROR [SCB] FAIL: Data out of range
```

---

## 9ï¸âƒ£ Day-20 Completion Criteria

Day-20 is complete only if:

âœ” Scoreboard receives transactions
âœ” `analysis_port â†’ analysis_imp` works
âœ” PASS / FAIL messages appear
âœ” No UVM_FATAL errors

---

## ğŸ”‘ Why Day-20 Is Huge

This is where you stop being:

> â€œSomeone who writes UVM codeâ€

And become:

> **â€œSomeone who catches bugsâ€**

Everything after this (coverage, assertions) builds on this.

---

## ğŸ”œ Next Preview

### **Day-21 â€” Functional Coverage (covergroup + sampling)**

---

### Now reply with:

* **â€œDay-20 ran successfullyâ€** âœ…
* Or paste the **first error / unexpected output**

You are progressing *exactly* as a real DV engineer should.
