<stg><name>NonMaxSuppression</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
entry:0  %window_buf_0_1_val = alloca i8

]]></Node>
<StgValue><ssdm name="window_buf_0_1_val"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:1  %window_buf_0_1_val_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_buf_0_1_val_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:2  %value_nms = alloca i8

]]></Node>
<StgValue><ssdm name="value_nms"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
entry:3  %value_nms_1 = alloca i8

]]></Node>
<StgValue><ssdm name="value_nms_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
entry:4  %window_buf_2_1_val = alloca i8

]]></Node>
<StgValue><ssdm name="window_buf_2_1_val"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
entry:5  %window_buf_2_1_val_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_buf_2_1_val_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="32">
<![CDATA[
entry:6  %grad_nms = alloca i2

]]></Node>
<StgValue><ssdm name="grad_nms"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i8* @fifo4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str143, i32 0, i32 0, [1 x i8]* @p_str144, [1 x i8]* @p_str145, [1 x i8]* @p_str146, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str147, [1 x i8]* @p_str148)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i8* @fifo3_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str152, i32 0, i32 0, [1 x i8]* @p_str153, [1 x i8]* @p_str154, [1 x i8]* @p_str155, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str156, [1 x i8]* @p_str157)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i2* @fifo3_grad, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="64">
<![CDATA[
entry:10  %line_buf_value = alloca [512 x i24], align 4

]]></Node>
<StgValue><ssdm name="line_buf_value"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="64">
<![CDATA[
entry:11  %line_buf_grad = alloca [512 x i6], align 1

]]></Node>
<StgValue><ssdm name="line_buf_grad"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:12  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit:0  %yi_i = phi i10 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="yi_i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:1  %tmp_i = icmp eq i10 %yi_i, -512

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:3  %yi = add i10 %yi_i, 1

]]></Node>
<StgValue><ssdm name="yi"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %tmp_i, label %"NonMaxSuppression<512u, 512u>.exit", label %.preheader7.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7.preheader.i:0  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %yi_i, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7.preheader.i:1  %icmp = icmp ne i8 %tmp_12, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader.i:2  %tmp_30_i = icmp ult i10 %yi_i, 509

]]></Node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7.preheader.i:3  %tmp1 = and i1 %icmp, %tmp_30_i

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.i:4  br label %.preheader7.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
NonMaxSuppression<512u, 512u>.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader7.i:0  %xi_i = phi i10 [ 0, %.preheader7.preheader.i ], [ %xi, %.preheader6.preheader.0.i_ifconv ]

]]></Node>
<StgValue><ssdm name="xi_i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.i:4  %tmp_31_i = icmp eq i10 %xi_i, -512

]]></Node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.i:6  %xi = add i10 %xi_i, 1

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="10">
<![CDATA[
.preheader6.preheader.0.i_ifconv:6  %tmp_32_i = zext i10 %xi_i to i64

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader.0.i_ifconv:7  %line_buf_value_addr = getelementptr [512 x i24]* %line_buf_value, i64 0, i64 %tmp_32_i

]]></Node>
<StgValue><ssdm name="line_buf_value_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="9">
<![CDATA[
.preheader6.preheader.0.i_ifconv:8  %line_buf_value_load = load i24* %line_buf_value_addr, align 4

]]></Node>
<StgValue><ssdm name="line_buf_value_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader.0.i_ifconv:10  %line_buf_grad_addr = getelementptr [512 x i6]* %line_buf_grad, i64 0, i64 %tmp_32_i

]]></Node>
<StgValue><ssdm name="line_buf_grad_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="9">
<![CDATA[
.preheader6.preheader.0.i_ifconv:11  %line_buf_grad_load = load i6* %line_buf_grad_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buf_grad_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.0.i_ifconv:53  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %xi_i, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:54  %icmp3 = icmp ne i8 %tmp_13, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader.0.i_ifconv:55  %tmp_48_i = icmp ult i10 %xi_i, 509

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
.preheader7.i:1  %window_buf_0_1_val_2 = load i8* %window_buf_0_1_val_1

]]></Node>
<StgValue><ssdm name="window_buf_0_1_val_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
.preheader7.i:2  %window_buf_1_1_val = load i8* %value_nms_1

]]></Node>
<StgValue><ssdm name="window_buf_1_1_val"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
.preheader7.i:3  %window_buf_2_1_val_2 = load i8* %window_buf_2_1_val_1

]]></Node>
<StgValue><ssdm name="window_buf_2_1_val_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.i:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.i:7  br i1 %tmp_31_i, label %.loopexit.loopexit, label %.preheader6.preheader.0.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:0  %window_buf_0_1_val_3 = load i8* %window_buf_0_1_val

]]></Node>
<StgValue><ssdm name="window_buf_0_1_val_3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:1  %value_nms_load = load i8* %value_nms

]]></Node>
<StgValue><ssdm name="value_nms_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:2  %window_buf_2_1_val_3 = load i8* %window_buf_2_1_val

]]></Node>
<StgValue><ssdm name="window_buf_2_1_val_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2">
<![CDATA[
.preheader6.preheader.0.i_ifconv:3  %grad_nms_load = load i2* %grad_nms

]]></Node>
<StgValue><ssdm name="grad_nms_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="9">
<![CDATA[
.preheader6.preheader.0.i_ifconv:8  %line_buf_value_load = load i24* %line_buf_value_addr, align 4

]]></Node>
<StgValue><ssdm name="line_buf_value_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.0.i_ifconv:9  %window_buf_0_2_val = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_value_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="window_buf_0_2_val"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="9">
<![CDATA[
.preheader6.preheader.0.i_ifconv:11  %line_buf_grad_load = load i6* %line_buf_grad_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buf_grad_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.0.i_ifconv:12  %window_buf_1_2_val = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %line_buf_value_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="window_buf_1_2_val"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.0.i_ifconv:13  %window_buf_1_2_gra = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %line_buf_grad_load, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="window_buf_1_2_gra"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:14  %window_buf_2_2_val = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo3_value)

]]></Node>
<StgValue><ssdm name="window_buf_2_2_val"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.0.i_ifconv:15  %tmp_21_i = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %line_buf_value_load, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
.preheader6.preheader.0.i_ifconv:16  %tmp_22_i = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %window_buf_2_2_val, i16 %tmp_21_i)

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
.preheader6.preheader.0.i_ifconv:17  store i24 %tmp_22_i, i24* %line_buf_value_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.preheader.0.i_ifconv:18  %fifo3_grad_read = call i2 @_ssdm_op_Read.ap_fifo.volatile.i2P(i2* @fifo3_grad)

]]></Node>
<StgValue><ssdm name="fifo3_grad_read"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader.0.i_ifconv:19  %tmp_23_i = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %line_buf_grad_load, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader6.preheader.0.i_ifconv:20  %tmp_24_i = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %fifo3_grad_read, i4 %tmp_23_i)

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="6" op_1_bw="9">
<![CDATA[
.preheader6.preheader.0.i_ifconv:21  store i6 %tmp_24_i, i6* %line_buf_grad_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.preheader.0.i_ifconv:22  %tmp_35_i = icmp eq i2 %grad_nms_load, 0

]]></Node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:23  %tmp_36_i = icmp ult i8 %window_buf_1_1_val, %value_nms_load

]]></Node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:24  %tmp_38_i = icmp ult i8 %window_buf_1_1_val, %window_buf_1_2_val

]]></Node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:25  %or_cond = or i1 %tmp_36_i, %tmp_38_i

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:26  %p_window_buf_1_1_va = select i1 %or_cond, i8 0, i8 %window_buf_1_1_val

]]></Node>
<StgValue><ssdm name="p_window_buf_1_1_va"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.preheader.0.i_ifconv:27  %tmp_37_i = icmp eq i2 %grad_nms_load, 1

]]></Node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:28  %tmp_39_i = icmp ult i8 %window_buf_1_1_val, %window_buf_0_1_val_3

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:29  %tmp_41_i = icmp ult i8 %window_buf_1_1_val, %window_buf_2_2_val

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.preheader.0.i_ifconv:32  %tmp_40_i = icmp eq i2 %grad_nms_load, -2

]]></Node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:33  %tmp_42_i = icmp ult i8 %window_buf_1_1_val, %window_buf_0_2_val

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:34  %tmp_43_i = icmp ult i8 %window_buf_1_1_val, %window_buf_2_1_val_2

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:35  %or_cond1_i = or i1 %tmp_42_i, %tmp_43_i

]]></Node>
<StgValue><ssdm name="or_cond1_i"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:36  %p_window_buf_value_lo = select i1 %or_cond1_i, i8 0, i8 %window_buf_1_1_val

]]></Node>
<StgValue><ssdm name="p_window_buf_value_lo"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.preheader.0.i_ifconv:37  %tmp_44_i = icmp eq i2 %grad_nms_load, -1

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:38  %tmp_45_i = icmp ult i8 %window_buf_1_1_val, %window_buf_2_1_val_3

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:41  %sel_tmp2_demorgan = or i1 %tmp_35_i, %tmp_37_i

]]></Node>
<StgValue><ssdm name="sel_tmp2_demorgan"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:42  %sel_tmp2 = xor i1 %sel_tmp2_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:43  %sel_tmp3 = and i1 %tmp_40_i, %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:44  %sel_tmp4 = select i1 %sel_tmp3, i8 %p_window_buf_value_lo, i8 %window_buf_1_1_val

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:45  %sel_tmp5 = select i1 %tmp_35_i, i8 %p_window_buf_1_1_va, i8 %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:49  %sel_tmp13_demorgan = or i1 %sel_tmp2_demorgan, %tmp_40_i

]]></Node>
<StgValue><ssdm name="sel_tmp13_demorgan"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:50  %sel_tmp = xor i1 %sel_tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:51  %sel_tmp1 = and i1 %tmp_44_i, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.preheader.0.i_ifconv:61  store i2 %window_buf_1_2_gra, i2* %grad_nms

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:62  store i8 %window_buf_2_2_val, i8* %window_buf_2_1_val_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:63  store i8 %window_buf_2_1_val_2, i8* %window_buf_2_1_val

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:64  store i8 %window_buf_1_2_val, i8* %value_nms_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:65  store i8 %window_buf_1_1_val, i8* %value_nms

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:66  store i8 %window_buf_0_2_val, i8* %window_buf_0_1_val_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:67  store i8 %window_buf_0_1_val_2, i8* %window_buf_0_1_val

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.preheader.0.i_ifconv:4  %tmp_19_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6.preheader.0.i_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
<literal name="sel_tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:30  %or_cond1 = or i1 %tmp_39_i, %tmp_41_i

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
<literal name="sel_tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:31  %p_window_buf_1_1_va_1 = select i1 %or_cond1, i8 0, i8 %window_buf_1_1_val

]]></Node>
<StgValue><ssdm name="p_window_buf_1_1_va_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
<literal name="sel_tmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:39  %or_cond2 = or i1 %tmp_45_i, %tmp_42_i

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
<literal name="sel_tmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:40  %p_window_buf_1_1_va_2 = select i1 %or_cond2, i8 0, i8 %window_buf_1_1_val

]]></Node>
<StgValue><ssdm name="p_window_buf_1_1_va_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
<literal name="sel_tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:46  %sel_tmp6 = xor i1 %tmp_35_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
<literal name="sel_tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:47  %sel_tmp7 = and i1 %tmp_37_i, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
<literal name="sel_tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:48  %sel_tmp8 = select i1 %sel_tmp7, i8 %p_window_buf_1_1_va_1, i8 %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:52  %value_nms_7_i = select i1 %sel_tmp1, i8 %p_window_buf_1_1_va_2, i8 %sel_tmp8

]]></Node>
<StgValue><ssdm name="value_nms_7_i"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:56  %tmp = and i1 %icmp3, %tmp_48_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6.preheader.0.i_ifconv:57  %or_cond5_i = and i1 %tmp1, %tmp

]]></Node>
<StgValue><ssdm name="or_cond5_i"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:58  %storemerge_i = select i1 %or_cond5_i, i8 %value_nms_7_i, i8 0

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader6.preheader.0.i_ifconv:59  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo4, i8 %storemerge_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader6.preheader.0.i_ifconv:60  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_19_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.0.i_ifconv:68  br label %.preheader7.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
