# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: /home/keith/Documents/VHDL-lib/top/lab_1/part_5/top.xdc

# IP: /home/keith/Documents/VHDL-lib/top/lab_1/part_5/ip/clk_base/clk_base.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==clk_base || ORIG_REF_NAME==clk_base}]
