#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 27 13:08:04 2023
# Process ID: 4056
# Current directory: C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5200 C:\Users\Rati Tandon\Downloads\multZ2=v1\multZ2\multZ2.xpr
# Log file: C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/vivado.log
# Journal file: C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Rati Tandon/Desktop/CrammaxV/Multiplier/multZ2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 697.875 ; gain = 92.965
update_compile_order -fileset sources_1
set_property ip.user_files_dir {C:/Users/Rati Tandon/Downloads/multZ2v1/multZ2/multZ2.ip_user_files} [current_project]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif_scope} -value {tb/DUT} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif} -value {zv.saif} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif_all_signals} -value {true} -objects [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.srcs/sources_1/new/Alut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.srcs/sources_1/new/Blut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.srcs/sources_1/new/PartProds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartProds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.srcs/sources_1/new/comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.srcs/sources_1/new/comp_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.srcs/sources_1/new/row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.sim/sim_1/behav/xsim'
"xelab -wto 41cb9c9d733e4fa99d0118fcf6275bf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 41cb9c9d733e4fa99d0118fcf6275bf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.Alut
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.Blut
Compiling module xil_defaultlib.row
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.comp_unit
Compiling module xil_defaultlib.comp
Compiling module xil_defaultlib.PartProds
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rati -notrace
couldn't read file "C:/Users/Rati": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 27 13:10:11 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 767.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "zv.saif"
# set curr_xsim_wave_scope [current_scope]
# current_scope /tb/DUT
# log_saif [get_objects -r *]
# current_scope $curr_xsim_wave_scope
# unset curr_xsim_wave_scope
# log_wave -r /
# run 1000ns
$finish called at time : 25 ns : File "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.srcs/sim_1/new/tb.v" Line 19
# close_saif
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 794.973 ; gain = 10.977
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 794.973 ; gain = 31.688
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu Apr 27 13:10:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1112.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1235.203 ; gain = 437.660
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.sim/sim_1/behav/xsim'
"xelab -wto 41cb9c9d733e4fa99d0118fcf6275bf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 41cb9c9d733e4fa99d0118fcf6275bf8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "zv.saif"
# set curr_xsim_wave_scope [current_scope]
# current_scope /tb/DUT
# log_saif [get_objects -r *]
# current_scope $curr_xsim_wave_scope
# unset curr_xsim_wave_scope
# log_wave -r /
# run 1000ns
$finish called at time : 25 ns : File "C:/Users/Rati Tandon/Downloads/multZ2=v1/multZ2/multZ2.srcs/sim_1/new/tb.v" Line 19
# close_saif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1251.887 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1251.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 13:18:41 2023...
