# compile vhdl design source files
vhdl xil_defaultlib  \
"TB_PC_func_synth.vhd" \
"../../../../../Program_Counter.srcs/sim_1/new/TB_PC.vhd" \

# Do not sort compile order
nosort
