;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* P3_3 */
P3_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
P3_3__0__MASK EQU 0x04
P3_3__0__PC EQU CYREG_PRT12_PC2
P3_3__0__PORT EQU 12
P3_3__0__SHIFT EQU 2
P3_3__AG EQU CYREG_PRT12_AG
P3_3__BIE EQU CYREG_PRT12_BIE
P3_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P3_3__BYP EQU CYREG_PRT12_BYP
P3_3__DM0 EQU CYREG_PRT12_DM0
P3_3__DM1 EQU CYREG_PRT12_DM1
P3_3__DM2 EQU CYREG_PRT12_DM2
P3_3__DR EQU CYREG_PRT12_DR
P3_3__INP_DIS EQU CYREG_PRT12_INP_DIS
P3_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P3_3__MASK EQU 0x04
P3_3__PORT EQU 12
P3_3__PRT EQU CYREG_PRT12_PRT
P3_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P3_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P3_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P3_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P3_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P3_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P3_3__PS EQU CYREG_PRT12_PS
P3_3__SHIFT EQU 2
P3_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P3_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P3_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P3_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P3_3__SLW EQU CYREG_PRT12_SLW

/* P3_4 */
P3_4__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
P3_4__0__MASK EQU 0x08
P3_4__0__PC EQU CYREG_PRT12_PC3
P3_4__0__PORT EQU 12
P3_4__0__SHIFT EQU 3
P3_4__AG EQU CYREG_PRT12_AG
P3_4__BIE EQU CYREG_PRT12_BIE
P3_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P3_4__BYP EQU CYREG_PRT12_BYP
P3_4__DM0 EQU CYREG_PRT12_DM0
P3_4__DM1 EQU CYREG_PRT12_DM1
P3_4__DM2 EQU CYREG_PRT12_DM2
P3_4__DR EQU CYREG_PRT12_DR
P3_4__INP_DIS EQU CYREG_PRT12_INP_DIS
P3_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P3_4__MASK EQU 0x08
P3_4__PORT EQU 12
P3_4__PRT EQU CYREG_PRT12_PRT
P3_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P3_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P3_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P3_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P3_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P3_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P3_4__PS EQU CYREG_PRT12_PS
P3_4__SHIFT EQU 3
P3_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P3_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P3_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P3_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P3_4__SLW EQU CYREG_PRT12_SLW

/* P3_5 */
P3_5__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
P3_5__0__MASK EQU 0x01
P3_5__0__PC EQU CYREG_PRT4_PC0
P3_5__0__PORT EQU 4
P3_5__0__SHIFT EQU 0
P3_5__AG EQU CYREG_PRT4_AG
P3_5__AMUX EQU CYREG_PRT4_AMUX
P3_5__BIE EQU CYREG_PRT4_BIE
P3_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P3_5__BYP EQU CYREG_PRT4_BYP
P3_5__CTL EQU CYREG_PRT4_CTL
P3_5__DM0 EQU CYREG_PRT4_DM0
P3_5__DM1 EQU CYREG_PRT4_DM1
P3_5__DM2 EQU CYREG_PRT4_DM2
P3_5__DR EQU CYREG_PRT4_DR
P3_5__INP_DIS EQU CYREG_PRT4_INP_DIS
P3_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P3_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P3_5__LCD_EN EQU CYREG_PRT4_LCD_EN
P3_5__MASK EQU 0x01
P3_5__PORT EQU 4
P3_5__PRT EQU CYREG_PRT4_PRT
P3_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P3_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P3_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P3_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P3_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P3_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P3_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P3_5__PS EQU CYREG_PRT4_PS
P3_5__SHIFT EQU 0
P3_5__SLW EQU CYREG_PRT4_SLW

/* P3_6 */
P3_6__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
P3_6__0__MASK EQU 0x02
P3_6__0__PC EQU CYREG_PRT4_PC1
P3_6__0__PORT EQU 4
P3_6__0__SHIFT EQU 1
P3_6__AG EQU CYREG_PRT4_AG
P3_6__AMUX EQU CYREG_PRT4_AMUX
P3_6__BIE EQU CYREG_PRT4_BIE
P3_6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P3_6__BYP EQU CYREG_PRT4_BYP
P3_6__CTL EQU CYREG_PRT4_CTL
P3_6__DM0 EQU CYREG_PRT4_DM0
P3_6__DM1 EQU CYREG_PRT4_DM1
P3_6__DM2 EQU CYREG_PRT4_DM2
P3_6__DR EQU CYREG_PRT4_DR
P3_6__INP_DIS EQU CYREG_PRT4_INP_DIS
P3_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P3_6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P3_6__LCD_EN EQU CYREG_PRT4_LCD_EN
P3_6__MASK EQU 0x02
P3_6__PORT EQU 4
P3_6__PRT EQU CYREG_PRT4_PRT
P3_6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P3_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P3_6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P3_6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P3_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P3_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P3_6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P3_6__PS EQU CYREG_PRT4_PS
P3_6__SHIFT EQU 1
P3_6__SLW EQU CYREG_PRT4_SLW

/* P3_7 */
P3_7__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
P3_7__0__MASK EQU 0x01
P3_7__0__PC EQU CYREG_PRT0_PC0
P3_7__0__PORT EQU 0
P3_7__0__SHIFT EQU 0
P3_7__AG EQU CYREG_PRT0_AG
P3_7__AMUX EQU CYREG_PRT0_AMUX
P3_7__BIE EQU CYREG_PRT0_BIE
P3_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P3_7__BYP EQU CYREG_PRT0_BYP
P3_7__CTL EQU CYREG_PRT0_CTL
P3_7__DM0 EQU CYREG_PRT0_DM0
P3_7__DM1 EQU CYREG_PRT0_DM1
P3_7__DM2 EQU CYREG_PRT0_DM2
P3_7__DR EQU CYREG_PRT0_DR
P3_7__INP_DIS EQU CYREG_PRT0_INP_DIS
P3_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P3_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P3_7__LCD_EN EQU CYREG_PRT0_LCD_EN
P3_7__MASK EQU 0x01
P3_7__PORT EQU 0
P3_7__PRT EQU CYREG_PRT0_PRT
P3_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P3_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P3_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P3_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P3_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P3_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P3_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P3_7__PS EQU CYREG_PRT0_PS
P3_7__SHIFT EQU 0
P3_7__SLW EQU CYREG_PRT0_SLW

/* P3_8 */
P3_8__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
P3_8__0__MASK EQU 0x02
P3_8__0__PC EQU CYREG_PRT0_PC1
P3_8__0__PORT EQU 0
P3_8__0__SHIFT EQU 1
P3_8__AG EQU CYREG_PRT0_AG
P3_8__AMUX EQU CYREG_PRT0_AMUX
P3_8__BIE EQU CYREG_PRT0_BIE
P3_8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P3_8__BYP EQU CYREG_PRT0_BYP
P3_8__CTL EQU CYREG_PRT0_CTL
P3_8__DM0 EQU CYREG_PRT0_DM0
P3_8__DM1 EQU CYREG_PRT0_DM1
P3_8__DM2 EQU CYREG_PRT0_DM2
P3_8__DR EQU CYREG_PRT0_DR
P3_8__INP_DIS EQU CYREG_PRT0_INP_DIS
P3_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P3_8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P3_8__LCD_EN EQU CYREG_PRT0_LCD_EN
P3_8__MASK EQU 0x02
P3_8__PORT EQU 0
P3_8__PRT EQU CYREG_PRT0_PRT
P3_8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P3_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P3_8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P3_8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P3_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P3_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P3_8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P3_8__PS EQU CYREG_PRT0_PS
P3_8__SHIFT EQU 1
P3_8__SLW EQU CYREG_PRT0_SLW

/* P3_9 */
P3_9__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
P3_9__0__MASK EQU 0x04
P3_9__0__PC EQU CYREG_PRT0_PC2
P3_9__0__PORT EQU 0
P3_9__0__SHIFT EQU 2
P3_9__AG EQU CYREG_PRT0_AG
P3_9__AMUX EQU CYREG_PRT0_AMUX
P3_9__BIE EQU CYREG_PRT0_BIE
P3_9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P3_9__BYP EQU CYREG_PRT0_BYP
P3_9__CTL EQU CYREG_PRT0_CTL
P3_9__DM0 EQU CYREG_PRT0_DM0
P3_9__DM1 EQU CYREG_PRT0_DM1
P3_9__DM2 EQU CYREG_PRT0_DM2
P3_9__DR EQU CYREG_PRT0_DR
P3_9__INP_DIS EQU CYREG_PRT0_INP_DIS
P3_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P3_9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P3_9__LCD_EN EQU CYREG_PRT0_LCD_EN
P3_9__MASK EQU 0x04
P3_9__PORT EQU 0
P3_9__PRT EQU CYREG_PRT0_PRT
P3_9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P3_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P3_9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P3_9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P3_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P3_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P3_9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P3_9__PS EQU CYREG_PRT0_PS
P3_9__SHIFT EQU 2
P3_9__SLW EQU CYREG_PRT0_SLW

/* P4_3 */
P4_3__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
P4_3__0__MASK EQU 0x01
P4_3__0__PC EQU CYREG_IO_PC_PRT15_PC0
P4_3__0__PORT EQU 15
P4_3__0__SHIFT EQU 0
P4_3__AG EQU CYREG_PRT15_AG
P4_3__AMUX EQU CYREG_PRT15_AMUX
P4_3__BIE EQU CYREG_PRT15_BIE
P4_3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P4_3__BYP EQU CYREG_PRT15_BYP
P4_3__CTL EQU CYREG_PRT15_CTL
P4_3__DM0 EQU CYREG_PRT15_DM0
P4_3__DM1 EQU CYREG_PRT15_DM1
P4_3__DM2 EQU CYREG_PRT15_DM2
P4_3__DR EQU CYREG_PRT15_DR
P4_3__INP_DIS EQU CYREG_PRT15_INP_DIS
P4_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P4_3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P4_3__LCD_EN EQU CYREG_PRT15_LCD_EN
P4_3__MASK EQU 0x01
P4_3__PORT EQU 15
P4_3__PRT EQU CYREG_PRT15_PRT
P4_3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P4_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P4_3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P4_3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P4_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P4_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P4_3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P4_3__PS EQU CYREG_PRT15_PS
P4_3__SHIFT EQU 0
P4_3__SLW EQU CYREG_PRT15_SLW

/* P4_4 */
P4_4__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
P4_4__0__MASK EQU 0x02
P4_4__0__PC EQU CYREG_IO_PC_PRT15_PC1
P4_4__0__PORT EQU 15
P4_4__0__SHIFT EQU 1
P4_4__AG EQU CYREG_PRT15_AG
P4_4__AMUX EQU CYREG_PRT15_AMUX
P4_4__BIE EQU CYREG_PRT15_BIE
P4_4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P4_4__BYP EQU CYREG_PRT15_BYP
P4_4__CTL EQU CYREG_PRT15_CTL
P4_4__DM0 EQU CYREG_PRT15_DM0
P4_4__DM1 EQU CYREG_PRT15_DM1
P4_4__DM2 EQU CYREG_PRT15_DM2
P4_4__DR EQU CYREG_PRT15_DR
P4_4__INP_DIS EQU CYREG_PRT15_INP_DIS
P4_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P4_4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P4_4__LCD_EN EQU CYREG_PRT15_LCD_EN
P4_4__MASK EQU 0x02
P4_4__PORT EQU 15
P4_4__PRT EQU CYREG_PRT15_PRT
P4_4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P4_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P4_4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P4_4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P4_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P4_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P4_4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P4_4__PS EQU CYREG_PRT15_PS
P4_4__SHIFT EQU 1
P4_4__SLW EQU CYREG_PRT15_SLW

/* P4_5 */
P4_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
P4_5__0__MASK EQU 0x01
P4_5__0__PC EQU CYREG_PRT3_PC0
P4_5__0__PORT EQU 3
P4_5__0__SHIFT EQU 0
P4_5__AG EQU CYREG_PRT3_AG
P4_5__AMUX EQU CYREG_PRT3_AMUX
P4_5__BIE EQU CYREG_PRT3_BIE
P4_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P4_5__BYP EQU CYREG_PRT3_BYP
P4_5__CTL EQU CYREG_PRT3_CTL
P4_5__DM0 EQU CYREG_PRT3_DM0
P4_5__DM1 EQU CYREG_PRT3_DM1
P4_5__DM2 EQU CYREG_PRT3_DM2
P4_5__DR EQU CYREG_PRT3_DR
P4_5__INP_DIS EQU CYREG_PRT3_INP_DIS
P4_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P4_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P4_5__LCD_EN EQU CYREG_PRT3_LCD_EN
P4_5__MASK EQU 0x01
P4_5__PORT EQU 3
P4_5__PRT EQU CYREG_PRT3_PRT
P4_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P4_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P4_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P4_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P4_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P4_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P4_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P4_5__PS EQU CYREG_PRT3_PS
P4_5__SHIFT EQU 0
P4_5__SLW EQU CYREG_PRT3_SLW

/* P4_6 */
P4_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
P4_6__0__MASK EQU 0x02
P4_6__0__PC EQU CYREG_PRT3_PC1
P4_6__0__PORT EQU 3
P4_6__0__SHIFT EQU 1
P4_6__AG EQU CYREG_PRT3_AG
P4_6__AMUX EQU CYREG_PRT3_AMUX
P4_6__BIE EQU CYREG_PRT3_BIE
P4_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P4_6__BYP EQU CYREG_PRT3_BYP
P4_6__CTL EQU CYREG_PRT3_CTL
P4_6__DM0 EQU CYREG_PRT3_DM0
P4_6__DM1 EQU CYREG_PRT3_DM1
P4_6__DM2 EQU CYREG_PRT3_DM2
P4_6__DR EQU CYREG_PRT3_DR
P4_6__INP_DIS EQU CYREG_PRT3_INP_DIS
P4_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P4_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P4_6__LCD_EN EQU CYREG_PRT3_LCD_EN
P4_6__MASK EQU 0x02
P4_6__PORT EQU 3
P4_6__PRT EQU CYREG_PRT3_PRT
P4_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P4_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P4_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P4_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P4_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P4_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P4_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P4_6__PS EQU CYREG_PRT3_PS
P4_6__SHIFT EQU 1
P4_6__SLW EQU CYREG_PRT3_SLW

/* P4_7 */
P4_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
P4_7__0__MASK EQU 0x04
P4_7__0__PC EQU CYREG_PRT3_PC2
P4_7__0__PORT EQU 3
P4_7__0__SHIFT EQU 2
P4_7__AG EQU CYREG_PRT3_AG
P4_7__AMUX EQU CYREG_PRT3_AMUX
P4_7__BIE EQU CYREG_PRT3_BIE
P4_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P4_7__BYP EQU CYREG_PRT3_BYP
P4_7__CTL EQU CYREG_PRT3_CTL
P4_7__DM0 EQU CYREG_PRT3_DM0
P4_7__DM1 EQU CYREG_PRT3_DM1
P4_7__DM2 EQU CYREG_PRT3_DM2
P4_7__DR EQU CYREG_PRT3_DR
P4_7__INP_DIS EQU CYREG_PRT3_INP_DIS
P4_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P4_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P4_7__LCD_EN EQU CYREG_PRT3_LCD_EN
P4_7__MASK EQU 0x04
P4_7__PORT EQU 3
P4_7__PRT EQU CYREG_PRT3_PRT
P4_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P4_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P4_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P4_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P4_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P4_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P4_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P4_7__PS EQU CYREG_PRT3_PS
P4_7__SHIFT EQU 2
P4_7__SLW EQU CYREG_PRT3_SLW

/* P4_8 */
P4_8__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
P4_8__0__MASK EQU 0x08
P4_8__0__PC EQU CYREG_PRT3_PC3
P4_8__0__PORT EQU 3
P4_8__0__SHIFT EQU 3
P4_8__AG EQU CYREG_PRT3_AG
P4_8__AMUX EQU CYREG_PRT3_AMUX
P4_8__BIE EQU CYREG_PRT3_BIE
P4_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P4_8__BYP EQU CYREG_PRT3_BYP
P4_8__CTL EQU CYREG_PRT3_CTL
P4_8__DM0 EQU CYREG_PRT3_DM0
P4_8__DM1 EQU CYREG_PRT3_DM1
P4_8__DM2 EQU CYREG_PRT3_DM2
P4_8__DR EQU CYREG_PRT3_DR
P4_8__INP_DIS EQU CYREG_PRT3_INP_DIS
P4_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P4_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P4_8__LCD_EN EQU CYREG_PRT3_LCD_EN
P4_8__MASK EQU 0x08
P4_8__PORT EQU 3
P4_8__PRT EQU CYREG_PRT3_PRT
P4_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P4_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P4_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P4_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P4_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P4_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P4_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P4_8__PS EQU CYREG_PRT3_PS
P4_8__SHIFT EQU 3
P4_8__SLW EQU CYREG_PRT3_SLW

/* P4_9 */
P4_9__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
P4_9__0__MASK EQU 0x10
P4_9__0__PC EQU CYREG_PRT3_PC4
P4_9__0__PORT EQU 3
P4_9__0__SHIFT EQU 4
P4_9__AG EQU CYREG_PRT3_AG
P4_9__AMUX EQU CYREG_PRT3_AMUX
P4_9__BIE EQU CYREG_PRT3_BIE
P4_9__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P4_9__BYP EQU CYREG_PRT3_BYP
P4_9__CTL EQU CYREG_PRT3_CTL
P4_9__DM0 EQU CYREG_PRT3_DM0
P4_9__DM1 EQU CYREG_PRT3_DM1
P4_9__DM2 EQU CYREG_PRT3_DM2
P4_9__DR EQU CYREG_PRT3_DR
P4_9__INP_DIS EQU CYREG_PRT3_INP_DIS
P4_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P4_9__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P4_9__LCD_EN EQU CYREG_PRT3_LCD_EN
P4_9__MASK EQU 0x10
P4_9__PORT EQU 3
P4_9__PRT EQU CYREG_PRT3_PRT
P4_9__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P4_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P4_9__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P4_9__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P4_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P4_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P4_9__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P4_9__PS EQU CYREG_PRT3_PS
P4_9__SHIFT EQU 4
P4_9__SLW EQU CYREG_PRT3_SLW

/* I2C_1 */
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* P3_10 */
P3_10__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
P3_10__0__MASK EQU 0x08
P3_10__0__PC EQU CYREG_PRT0_PC3
P3_10__0__PORT EQU 0
P3_10__0__SHIFT EQU 3
P3_10__AG EQU CYREG_PRT0_AG
P3_10__AMUX EQU CYREG_PRT0_AMUX
P3_10__BIE EQU CYREG_PRT0_BIE
P3_10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P3_10__BYP EQU CYREG_PRT0_BYP
P3_10__CTL EQU CYREG_PRT0_CTL
P3_10__DM0 EQU CYREG_PRT0_DM0
P3_10__DM1 EQU CYREG_PRT0_DM1
P3_10__DM2 EQU CYREG_PRT0_DM2
P3_10__DR EQU CYREG_PRT0_DR
P3_10__INP_DIS EQU CYREG_PRT0_INP_DIS
P3_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P3_10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P3_10__LCD_EN EQU CYREG_PRT0_LCD_EN
P3_10__MASK EQU 0x08
P3_10__PORT EQU 0
P3_10__PRT EQU CYREG_PRT0_PRT
P3_10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P3_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P3_10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P3_10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P3_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P3_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P3_10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P3_10__PS EQU CYREG_PRT0_PS
P3_10__SHIFT EQU 3
P3_10__SLW EQU CYREG_PRT0_SLW

/* P3_11 */
P3_11__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
P3_11__0__MASK EQU 0x10
P3_11__0__PC EQU CYREG_PRT0_PC4
P3_11__0__PORT EQU 0
P3_11__0__SHIFT EQU 4
P3_11__AG EQU CYREG_PRT0_AG
P3_11__AMUX EQU CYREG_PRT0_AMUX
P3_11__BIE EQU CYREG_PRT0_BIE
P3_11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P3_11__BYP EQU CYREG_PRT0_BYP
P3_11__CTL EQU CYREG_PRT0_CTL
P3_11__DM0 EQU CYREG_PRT0_DM0
P3_11__DM1 EQU CYREG_PRT0_DM1
P3_11__DM2 EQU CYREG_PRT0_DM2
P3_11__DR EQU CYREG_PRT0_DR
P3_11__INP_DIS EQU CYREG_PRT0_INP_DIS
P3_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P3_11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P3_11__LCD_EN EQU CYREG_PRT0_LCD_EN
P3_11__MASK EQU 0x10
P3_11__PORT EQU 0
P3_11__PRT EQU CYREG_PRT0_PRT
P3_11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P3_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P3_11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P3_11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P3_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P3_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P3_11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P3_11__PS EQU CYREG_PRT0_PS
P3_11__SHIFT EQU 4
P3_11__SLW EQU CYREG_PRT0_SLW

/* P3_12 */
P3_12__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
P3_12__0__MASK EQU 0x20
P3_12__0__PC EQU CYREG_PRT0_PC5
P3_12__0__PORT EQU 0
P3_12__0__SHIFT EQU 5
P3_12__AG EQU CYREG_PRT0_AG
P3_12__AMUX EQU CYREG_PRT0_AMUX
P3_12__BIE EQU CYREG_PRT0_BIE
P3_12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P3_12__BYP EQU CYREG_PRT0_BYP
P3_12__CTL EQU CYREG_PRT0_CTL
P3_12__DM0 EQU CYREG_PRT0_DM0
P3_12__DM1 EQU CYREG_PRT0_DM1
P3_12__DM2 EQU CYREG_PRT0_DM2
P3_12__DR EQU CYREG_PRT0_DR
P3_12__INP_DIS EQU CYREG_PRT0_INP_DIS
P3_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P3_12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P3_12__LCD_EN EQU CYREG_PRT0_LCD_EN
P3_12__MASK EQU 0x20
P3_12__PORT EQU 0
P3_12__PRT EQU CYREG_PRT0_PRT
P3_12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P3_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P3_12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P3_12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P3_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P3_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P3_12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P3_12__PS EQU CYREG_PRT0_PS
P3_12__SHIFT EQU 5
P3_12__SLW EQU CYREG_PRT0_SLW

/* P3_13 */
P3_13__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
P3_13__0__MASK EQU 0x40
P3_13__0__PC EQU CYREG_PRT0_PC6
P3_13__0__PORT EQU 0
P3_13__0__SHIFT EQU 6
P3_13__AG EQU CYREG_PRT0_AG
P3_13__AMUX EQU CYREG_PRT0_AMUX
P3_13__BIE EQU CYREG_PRT0_BIE
P3_13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P3_13__BYP EQU CYREG_PRT0_BYP
P3_13__CTL EQU CYREG_PRT0_CTL
P3_13__DM0 EQU CYREG_PRT0_DM0
P3_13__DM1 EQU CYREG_PRT0_DM1
P3_13__DM2 EQU CYREG_PRT0_DM2
P3_13__DR EQU CYREG_PRT0_DR
P3_13__INP_DIS EQU CYREG_PRT0_INP_DIS
P3_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P3_13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P3_13__LCD_EN EQU CYREG_PRT0_LCD_EN
P3_13__MASK EQU 0x40
P3_13__PORT EQU 0
P3_13__PRT EQU CYREG_PRT0_PRT
P3_13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P3_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P3_13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P3_13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P3_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P3_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P3_13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P3_13__PS EQU CYREG_PRT0_PS
P3_13__SHIFT EQU 6
P3_13__SLW EQU CYREG_PRT0_SLW

/* P3_14 */
P3_14__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
P3_14__0__MASK EQU 0x80
P3_14__0__PC EQU CYREG_PRT0_PC7
P3_14__0__PORT EQU 0
P3_14__0__SHIFT EQU 7
P3_14__AG EQU CYREG_PRT0_AG
P3_14__AMUX EQU CYREG_PRT0_AMUX
P3_14__BIE EQU CYREG_PRT0_BIE
P3_14__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P3_14__BYP EQU CYREG_PRT0_BYP
P3_14__CTL EQU CYREG_PRT0_CTL
P3_14__DM0 EQU CYREG_PRT0_DM0
P3_14__DM1 EQU CYREG_PRT0_DM1
P3_14__DM2 EQU CYREG_PRT0_DM2
P3_14__DR EQU CYREG_PRT0_DR
P3_14__INP_DIS EQU CYREG_PRT0_INP_DIS
P3_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P3_14__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P3_14__LCD_EN EQU CYREG_PRT0_LCD_EN
P3_14__MASK EQU 0x80
P3_14__PORT EQU 0
P3_14__PRT EQU CYREG_PRT0_PRT
P3_14__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P3_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P3_14__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P3_14__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P3_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P3_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P3_14__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P3_14__PS EQU CYREG_PRT0_PS
P3_14__SHIFT EQU 7
P3_14__SLW EQU CYREG_PRT0_SLW

/* P3_15 */
P3_15__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
P3_15__0__MASK EQU 0x04
P3_15__0__PC EQU CYREG_PRT4_PC2
P3_15__0__PORT EQU 4
P3_15__0__SHIFT EQU 2
P3_15__AG EQU CYREG_PRT4_AG
P3_15__AMUX EQU CYREG_PRT4_AMUX
P3_15__BIE EQU CYREG_PRT4_BIE
P3_15__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P3_15__BYP EQU CYREG_PRT4_BYP
P3_15__CTL EQU CYREG_PRT4_CTL
P3_15__DM0 EQU CYREG_PRT4_DM0
P3_15__DM1 EQU CYREG_PRT4_DM1
P3_15__DM2 EQU CYREG_PRT4_DM2
P3_15__DR EQU CYREG_PRT4_DR
P3_15__INP_DIS EQU CYREG_PRT4_INP_DIS
P3_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P3_15__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P3_15__LCD_EN EQU CYREG_PRT4_LCD_EN
P3_15__MASK EQU 0x04
P3_15__PORT EQU 4
P3_15__PRT EQU CYREG_PRT4_PRT
P3_15__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P3_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P3_15__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P3_15__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P3_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P3_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P3_15__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P3_15__PS EQU CYREG_PRT4_PS
P3_15__SHIFT EQU 2
P3_15__SLW EQU CYREG_PRT4_SLW

/* P3_16 */
P3_16__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
P3_16__0__MASK EQU 0x08
P3_16__0__PC EQU CYREG_PRT4_PC3
P3_16__0__PORT EQU 4
P3_16__0__SHIFT EQU 3
P3_16__AG EQU CYREG_PRT4_AG
P3_16__AMUX EQU CYREG_PRT4_AMUX
P3_16__BIE EQU CYREG_PRT4_BIE
P3_16__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P3_16__BYP EQU CYREG_PRT4_BYP
P3_16__CTL EQU CYREG_PRT4_CTL
P3_16__DM0 EQU CYREG_PRT4_DM0
P3_16__DM1 EQU CYREG_PRT4_DM1
P3_16__DM2 EQU CYREG_PRT4_DM2
P3_16__DR EQU CYREG_PRT4_DR
P3_16__INP_DIS EQU CYREG_PRT4_INP_DIS
P3_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P3_16__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P3_16__LCD_EN EQU CYREG_PRT4_LCD_EN
P3_16__MASK EQU 0x08
P3_16__PORT EQU 4
P3_16__PRT EQU CYREG_PRT4_PRT
P3_16__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P3_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P3_16__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P3_16__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P3_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P3_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P3_16__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P3_16__PS EQU CYREG_PRT4_PS
P3_16__SHIFT EQU 3
P3_16__SLW EQU CYREG_PRT4_SLW

/* P3_17 */
P3_17__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
P3_17__0__MASK EQU 0x10
P3_17__0__PC EQU CYREG_PRT4_PC4
P3_17__0__PORT EQU 4
P3_17__0__SHIFT EQU 4
P3_17__AG EQU CYREG_PRT4_AG
P3_17__AMUX EQU CYREG_PRT4_AMUX
P3_17__BIE EQU CYREG_PRT4_BIE
P3_17__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P3_17__BYP EQU CYREG_PRT4_BYP
P3_17__CTL EQU CYREG_PRT4_CTL
P3_17__DM0 EQU CYREG_PRT4_DM0
P3_17__DM1 EQU CYREG_PRT4_DM1
P3_17__DM2 EQU CYREG_PRT4_DM2
P3_17__DR EQU CYREG_PRT4_DR
P3_17__INP_DIS EQU CYREG_PRT4_INP_DIS
P3_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P3_17__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P3_17__LCD_EN EQU CYREG_PRT4_LCD_EN
P3_17__MASK EQU 0x10
P3_17__PORT EQU 4
P3_17__PRT EQU CYREG_PRT4_PRT
P3_17__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P3_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P3_17__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P3_17__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P3_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P3_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P3_17__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P3_17__PS EQU CYREG_PRT4_PS
P3_17__SHIFT EQU 4
P3_17__SLW EQU CYREG_PRT4_SLW

/* P3_18 */
P3_18__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
P3_18__0__MASK EQU 0x20
P3_18__0__PC EQU CYREG_PRT4_PC5
P3_18__0__PORT EQU 4
P3_18__0__SHIFT EQU 5
P3_18__AG EQU CYREG_PRT4_AG
P3_18__AMUX EQU CYREG_PRT4_AMUX
P3_18__BIE EQU CYREG_PRT4_BIE
P3_18__BIT_MASK EQU CYREG_PRT4_BIT_MASK
P3_18__BYP EQU CYREG_PRT4_BYP
P3_18__CTL EQU CYREG_PRT4_CTL
P3_18__DM0 EQU CYREG_PRT4_DM0
P3_18__DM1 EQU CYREG_PRT4_DM1
P3_18__DM2 EQU CYREG_PRT4_DM2
P3_18__DR EQU CYREG_PRT4_DR
P3_18__INP_DIS EQU CYREG_PRT4_INP_DIS
P3_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
P3_18__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
P3_18__LCD_EN EQU CYREG_PRT4_LCD_EN
P3_18__MASK EQU 0x20
P3_18__PORT EQU 4
P3_18__PRT EQU CYREG_PRT4_PRT
P3_18__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
P3_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
P3_18__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
P3_18__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
P3_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
P3_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
P3_18__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
P3_18__PS EQU CYREG_PRT4_PS
P3_18__SHIFT EQU 5
P3_18__SLW EQU CYREG_PRT4_SLW

/* P4_10 */
P4_10__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
P4_10__0__MASK EQU 0x20
P4_10__0__PC EQU CYREG_PRT3_PC5
P4_10__0__PORT EQU 3
P4_10__0__SHIFT EQU 5
P4_10__AG EQU CYREG_PRT3_AG
P4_10__AMUX EQU CYREG_PRT3_AMUX
P4_10__BIE EQU CYREG_PRT3_BIE
P4_10__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P4_10__BYP EQU CYREG_PRT3_BYP
P4_10__CTL EQU CYREG_PRT3_CTL
P4_10__DM0 EQU CYREG_PRT3_DM0
P4_10__DM1 EQU CYREG_PRT3_DM1
P4_10__DM2 EQU CYREG_PRT3_DM2
P4_10__DR EQU CYREG_PRT3_DR
P4_10__INP_DIS EQU CYREG_PRT3_INP_DIS
P4_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P4_10__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P4_10__LCD_EN EQU CYREG_PRT3_LCD_EN
P4_10__MASK EQU 0x20
P4_10__PORT EQU 3
P4_10__PRT EQU CYREG_PRT3_PRT
P4_10__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P4_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P4_10__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P4_10__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P4_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P4_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P4_10__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P4_10__PS EQU CYREG_PRT3_PS
P4_10__SHIFT EQU 5
P4_10__SLW EQU CYREG_PRT3_SLW

/* P4_11 */
P4_11__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
P4_11__0__MASK EQU 0x40
P4_11__0__PC EQU CYREG_PRT3_PC6
P4_11__0__PORT EQU 3
P4_11__0__SHIFT EQU 6
P4_11__AG EQU CYREG_PRT3_AG
P4_11__AMUX EQU CYREG_PRT3_AMUX
P4_11__BIE EQU CYREG_PRT3_BIE
P4_11__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P4_11__BYP EQU CYREG_PRT3_BYP
P4_11__CTL EQU CYREG_PRT3_CTL
P4_11__DM0 EQU CYREG_PRT3_DM0
P4_11__DM1 EQU CYREG_PRT3_DM1
P4_11__DM2 EQU CYREG_PRT3_DM2
P4_11__DR EQU CYREG_PRT3_DR
P4_11__INP_DIS EQU CYREG_PRT3_INP_DIS
P4_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P4_11__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P4_11__LCD_EN EQU CYREG_PRT3_LCD_EN
P4_11__MASK EQU 0x40
P4_11__PORT EQU 3
P4_11__PRT EQU CYREG_PRT3_PRT
P4_11__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P4_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P4_11__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P4_11__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P4_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P4_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P4_11__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P4_11__PS EQU CYREG_PRT3_PS
P4_11__SHIFT EQU 6
P4_11__SLW EQU CYREG_PRT3_SLW

/* P4_12 */
P4_12__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
P4_12__0__MASK EQU 0x80
P4_12__0__PC EQU CYREG_PRT3_PC7
P4_12__0__PORT EQU 3
P4_12__0__SHIFT EQU 7
P4_12__AG EQU CYREG_PRT3_AG
P4_12__AMUX EQU CYREG_PRT3_AMUX
P4_12__BIE EQU CYREG_PRT3_BIE
P4_12__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P4_12__BYP EQU CYREG_PRT3_BYP
P4_12__CTL EQU CYREG_PRT3_CTL
P4_12__DM0 EQU CYREG_PRT3_DM0
P4_12__DM1 EQU CYREG_PRT3_DM1
P4_12__DM2 EQU CYREG_PRT3_DM2
P4_12__DR EQU CYREG_PRT3_DR
P4_12__INP_DIS EQU CYREG_PRT3_INP_DIS
P4_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P4_12__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P4_12__LCD_EN EQU CYREG_PRT3_LCD_EN
P4_12__MASK EQU 0x80
P4_12__PORT EQU 3
P4_12__PRT EQU CYREG_PRT3_PRT
P4_12__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P4_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P4_12__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P4_12__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P4_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P4_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P4_12__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P4_12__PS EQU CYREG_PRT3_PS
P4_12__SHIFT EQU 7
P4_12__SLW EQU CYREG_PRT3_SLW

/* P4_13 */
P4_13__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
P4_13__0__MASK EQU 0x01
P4_13__0__PC EQU CYREG_PRT12_PC0
P4_13__0__PORT EQU 12
P4_13__0__SHIFT EQU 0
P4_13__AG EQU CYREG_PRT12_AG
P4_13__BIE EQU CYREG_PRT12_BIE
P4_13__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P4_13__BYP EQU CYREG_PRT12_BYP
P4_13__DM0 EQU CYREG_PRT12_DM0
P4_13__DM1 EQU CYREG_PRT12_DM1
P4_13__DM2 EQU CYREG_PRT12_DM2
P4_13__DR EQU CYREG_PRT12_DR
P4_13__INP_DIS EQU CYREG_PRT12_INP_DIS
P4_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P4_13__MASK EQU 0x01
P4_13__PORT EQU 12
P4_13__PRT EQU CYREG_PRT12_PRT
P4_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P4_13__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P4_13__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P4_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P4_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P4_13__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P4_13__PS EQU CYREG_PRT12_PS
P4_13__SHIFT EQU 0
P4_13__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P4_13__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P4_13__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P4_13__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P4_13__SLW EQU CYREG_PRT12_SLW

/* P4_14 */
P4_14__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
P4_14__0__MASK EQU 0x02
P4_14__0__PC EQU CYREG_PRT12_PC1
P4_14__0__PORT EQU 12
P4_14__0__SHIFT EQU 1
P4_14__AG EQU CYREG_PRT12_AG
P4_14__BIE EQU CYREG_PRT12_BIE
P4_14__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P4_14__BYP EQU CYREG_PRT12_BYP
P4_14__DM0 EQU CYREG_PRT12_DM0
P4_14__DM1 EQU CYREG_PRT12_DM1
P4_14__DM2 EQU CYREG_PRT12_DM2
P4_14__DR EQU CYREG_PRT12_DR
P4_14__INP_DIS EQU CYREG_PRT12_INP_DIS
P4_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P4_14__MASK EQU 0x02
P4_14__PORT EQU 12
P4_14__PRT EQU CYREG_PRT12_PRT
P4_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P4_14__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P4_14__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P4_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P4_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P4_14__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P4_14__PS EQU CYREG_PRT12_PS
P4_14__SHIFT EQU 1
P4_14__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P4_14__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P4_14__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P4_14__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P4_14__SLW EQU CYREG_PRT12_SLW

/* P4_15 */
P4_15__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
P4_15__0__MASK EQU 0x04
P4_15__0__PC EQU CYREG_IO_PC_PRT15_PC2
P4_15__0__PORT EQU 15
P4_15__0__SHIFT EQU 2
P4_15__AG EQU CYREG_PRT15_AG
P4_15__AMUX EQU CYREG_PRT15_AMUX
P4_15__BIE EQU CYREG_PRT15_BIE
P4_15__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P4_15__BYP EQU CYREG_PRT15_BYP
P4_15__CTL EQU CYREG_PRT15_CTL
P4_15__DM0 EQU CYREG_PRT15_DM0
P4_15__DM1 EQU CYREG_PRT15_DM1
P4_15__DM2 EQU CYREG_PRT15_DM2
P4_15__DR EQU CYREG_PRT15_DR
P4_15__INP_DIS EQU CYREG_PRT15_INP_DIS
P4_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P4_15__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P4_15__LCD_EN EQU CYREG_PRT15_LCD_EN
P4_15__MASK EQU 0x04
P4_15__PORT EQU 15
P4_15__PRT EQU CYREG_PRT15_PRT
P4_15__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P4_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P4_15__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P4_15__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P4_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P4_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P4_15__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P4_15__PS EQU CYREG_PRT15_PS
P4_15__SHIFT EQU 2
P4_15__SLW EQU CYREG_PRT15_SLW

/* P4_16 */
P4_16__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
P4_16__0__MASK EQU 0x08
P4_16__0__PC EQU CYREG_IO_PC_PRT15_PC3
P4_16__0__PORT EQU 15
P4_16__0__SHIFT EQU 3
P4_16__AG EQU CYREG_PRT15_AG
P4_16__AMUX EQU CYREG_PRT15_AMUX
P4_16__BIE EQU CYREG_PRT15_BIE
P4_16__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P4_16__BYP EQU CYREG_PRT15_BYP
P4_16__CTL EQU CYREG_PRT15_CTL
P4_16__DM0 EQU CYREG_PRT15_DM0
P4_16__DM1 EQU CYREG_PRT15_DM1
P4_16__DM2 EQU CYREG_PRT15_DM2
P4_16__DR EQU CYREG_PRT15_DR
P4_16__INP_DIS EQU CYREG_PRT15_INP_DIS
P4_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P4_16__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P4_16__LCD_EN EQU CYREG_PRT15_LCD_EN
P4_16__MASK EQU 0x08
P4_16__PORT EQU 15
P4_16__PRT EQU CYREG_PRT15_PRT
P4_16__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P4_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P4_16__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P4_16__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P4_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P4_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P4_16__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P4_16__PS EQU CYREG_PRT15_PS
P4_16__SHIFT EQU 3
P4_16__SLW EQU CYREG_PRT15_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_1__0__MASK EQU 0x10
SCL_1__0__PC EQU CYREG_PRT12_PC4
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 4
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x10
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 4
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_1__0__MASK EQU 0x20
SDA_1__0__PC EQU CYREG_PRT12_PC5
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 5
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x20
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 5
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* LED5_4 */
LED5_4__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
LED5_4__0__MASK EQU 0x10
LED5_4__0__PC EQU CYREG_PRT5_PC4
LED5_4__0__PORT EQU 5
LED5_4__0__SHIFT EQU 4
LED5_4__AG EQU CYREG_PRT5_AG
LED5_4__AMUX EQU CYREG_PRT5_AMUX
LED5_4__BIE EQU CYREG_PRT5_BIE
LED5_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED5_4__BYP EQU CYREG_PRT5_BYP
LED5_4__CTL EQU CYREG_PRT5_CTL
LED5_4__DM0 EQU CYREG_PRT5_DM0
LED5_4__DM1 EQU CYREG_PRT5_DM1
LED5_4__DM2 EQU CYREG_PRT5_DM2
LED5_4__DR EQU CYREG_PRT5_DR
LED5_4__INP_DIS EQU CYREG_PRT5_INP_DIS
LED5_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED5_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED5_4__LCD_EN EQU CYREG_PRT5_LCD_EN
LED5_4__MASK EQU 0x10
LED5_4__PORT EQU 5
LED5_4__PRT EQU CYREG_PRT5_PRT
LED5_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED5_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED5_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED5_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED5_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED5_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED5_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED5_4__PS EQU CYREG_PRT5_PS
LED5_4__SHIFT EQU 4
LED5_4__SLW EQU CYREG_PRT5_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* RP_GPIO_4 */
RP_GPIO_4__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
RP_GPIO_4__0__MASK EQU 0x20
RP_GPIO_4__0__PC EQU CYREG_PRT5_PC5
RP_GPIO_4__0__PORT EQU 5
RP_GPIO_4__0__SHIFT EQU 5
RP_GPIO_4__AG EQU CYREG_PRT5_AG
RP_GPIO_4__AMUX EQU CYREG_PRT5_AMUX
RP_GPIO_4__BIE EQU CYREG_PRT5_BIE
RP_GPIO_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RP_GPIO_4__BYP EQU CYREG_PRT5_BYP
RP_GPIO_4__CTL EQU CYREG_PRT5_CTL
RP_GPIO_4__DM0 EQU CYREG_PRT5_DM0
RP_GPIO_4__DM1 EQU CYREG_PRT5_DM1
RP_GPIO_4__DM2 EQU CYREG_PRT5_DM2
RP_GPIO_4__DR EQU CYREG_PRT5_DR
RP_GPIO_4__INP_DIS EQU CYREG_PRT5_INP_DIS
RP_GPIO_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RP_GPIO_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RP_GPIO_4__LCD_EN EQU CYREG_PRT5_LCD_EN
RP_GPIO_4__MASK EQU 0x20
RP_GPIO_4__PORT EQU 5
RP_GPIO_4__PRT EQU CYREG_PRT5_PRT
RP_GPIO_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RP_GPIO_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RP_GPIO_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RP_GPIO_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RP_GPIO_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RP_GPIO_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RP_GPIO_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RP_GPIO_4__PS EQU CYREG_PRT5_PS
RP_GPIO_4__SHIFT EQU 5
RP_GPIO_4__SLW EQU CYREG_PRT5_SLW

/* RP_GPIO_5 */
RP_GPIO_5__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
RP_GPIO_5__0__MASK EQU 0x40
RP_GPIO_5__0__PC EQU CYREG_PRT5_PC6
RP_GPIO_5__0__PORT EQU 5
RP_GPIO_5__0__SHIFT EQU 6
RP_GPIO_5__AG EQU CYREG_PRT5_AG
RP_GPIO_5__AMUX EQU CYREG_PRT5_AMUX
RP_GPIO_5__BIE EQU CYREG_PRT5_BIE
RP_GPIO_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RP_GPIO_5__BYP EQU CYREG_PRT5_BYP
RP_GPIO_5__CTL EQU CYREG_PRT5_CTL
RP_GPIO_5__DM0 EQU CYREG_PRT5_DM0
RP_GPIO_5__DM1 EQU CYREG_PRT5_DM1
RP_GPIO_5__DM2 EQU CYREG_PRT5_DM2
RP_GPIO_5__DR EQU CYREG_PRT5_DR
RP_GPIO_5__INP_DIS EQU CYREG_PRT5_INP_DIS
RP_GPIO_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RP_GPIO_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RP_GPIO_5__LCD_EN EQU CYREG_PRT5_LCD_EN
RP_GPIO_5__MASK EQU 0x40
RP_GPIO_5__PORT EQU 5
RP_GPIO_5__PRT EQU CYREG_PRT5_PRT
RP_GPIO_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RP_GPIO_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RP_GPIO_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RP_GPIO_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RP_GPIO_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RP_GPIO_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RP_GPIO_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RP_GPIO_5__PS EQU CYREG_PRT5_PS
RP_GPIO_5__SHIFT EQU 6
RP_GPIO_5__SLW EQU CYREG_PRT5_SLW

/* RP_GPIO_6 */
RP_GPIO_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
RP_GPIO_6__0__MASK EQU 0x80
RP_GPIO_6__0__PC EQU CYREG_PRT2_PC7
RP_GPIO_6__0__PORT EQU 2
RP_GPIO_6__0__SHIFT EQU 7
RP_GPIO_6__AG EQU CYREG_PRT2_AG
RP_GPIO_6__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_6__BIE EQU CYREG_PRT2_BIE
RP_GPIO_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_6__BYP EQU CYREG_PRT2_BYP
RP_GPIO_6__CTL EQU CYREG_PRT2_CTL
RP_GPIO_6__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_6__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_6__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_6__DR EQU CYREG_PRT2_DR
RP_GPIO_6__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_6__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_6__MASK EQU 0x80
RP_GPIO_6__PORT EQU 2
RP_GPIO_6__PRT EQU CYREG_PRT2_PRT
RP_GPIO_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_6__PS EQU CYREG_PRT2_PS
RP_GPIO_6__SHIFT EQU 7
RP_GPIO_6__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_12 */
RP_GPIO_12__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RP_GPIO_12__0__MASK EQU 0x40
RP_GPIO_12__0__PC EQU CYREG_PRT2_PC6
RP_GPIO_12__0__PORT EQU 2
RP_GPIO_12__0__SHIFT EQU 6
RP_GPIO_12__AG EQU CYREG_PRT2_AG
RP_GPIO_12__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_12__BIE EQU CYREG_PRT2_BIE
RP_GPIO_12__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_12__BYP EQU CYREG_PRT2_BYP
RP_GPIO_12__CTL EQU CYREG_PRT2_CTL
RP_GPIO_12__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_12__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_12__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_12__DR EQU CYREG_PRT2_DR
RP_GPIO_12__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_12__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_12__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_12__MASK EQU 0x40
RP_GPIO_12__PORT EQU 2
RP_GPIO_12__PRT EQU CYREG_PRT2_PRT
RP_GPIO_12__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_12__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_12__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_12__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_12__PS EQU CYREG_PRT2_PS
RP_GPIO_12__SHIFT EQU 6
RP_GPIO_12__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_13 */
RP_GPIO_13__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RP_GPIO_13__0__MASK EQU 0x20
RP_GPIO_13__0__PC EQU CYREG_PRT2_PC5
RP_GPIO_13__0__PORT EQU 2
RP_GPIO_13__0__SHIFT EQU 5
RP_GPIO_13__AG EQU CYREG_PRT2_AG
RP_GPIO_13__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_13__BIE EQU CYREG_PRT2_BIE
RP_GPIO_13__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_13__BYP EQU CYREG_PRT2_BYP
RP_GPIO_13__CTL EQU CYREG_PRT2_CTL
RP_GPIO_13__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_13__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_13__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_13__DR EQU CYREG_PRT2_DR
RP_GPIO_13__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_13__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_13__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_13__MASK EQU 0x20
RP_GPIO_13__PORT EQU 2
RP_GPIO_13__PRT EQU CYREG_PRT2_PRT
RP_GPIO_13__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_13__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_13__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_13__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_13__PS EQU CYREG_PRT2_PS
RP_GPIO_13__SHIFT EQU 5
RP_GPIO_13__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_16 */
RP_GPIO_16__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
RP_GPIO_16__0__MASK EQU 0x10
RP_GPIO_16__0__PC EQU CYREG_PRT2_PC4
RP_GPIO_16__0__PORT EQU 2
RP_GPIO_16__0__SHIFT EQU 4
RP_GPIO_16__AG EQU CYREG_PRT2_AG
RP_GPIO_16__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_16__BIE EQU CYREG_PRT2_BIE
RP_GPIO_16__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_16__BYP EQU CYREG_PRT2_BYP
RP_GPIO_16__CTL EQU CYREG_PRT2_CTL
RP_GPIO_16__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_16__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_16__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_16__DR EQU CYREG_PRT2_DR
RP_GPIO_16__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_16__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_16__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_16__MASK EQU 0x10
RP_GPIO_16__PORT EQU 2
RP_GPIO_16__PRT EQU CYREG_PRT2_PRT
RP_GPIO_16__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_16__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_16__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_16__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_16__PS EQU CYREG_PRT2_PS
RP_GPIO_16__SHIFT EQU 4
RP_GPIO_16__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_17 */
RP_GPIO_17__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
RP_GPIO_17__0__MASK EQU 0x80
RP_GPIO_17__0__PC EQU CYREG_PRT1_PC7
RP_GPIO_17__0__PORT EQU 1
RP_GPIO_17__0__SHIFT EQU 7
RP_GPIO_17__AG EQU CYREG_PRT1_AG
RP_GPIO_17__AMUX EQU CYREG_PRT1_AMUX
RP_GPIO_17__BIE EQU CYREG_PRT1_BIE
RP_GPIO_17__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RP_GPIO_17__BYP EQU CYREG_PRT1_BYP
RP_GPIO_17__CTL EQU CYREG_PRT1_CTL
RP_GPIO_17__DM0 EQU CYREG_PRT1_DM0
RP_GPIO_17__DM1 EQU CYREG_PRT1_DM1
RP_GPIO_17__DM2 EQU CYREG_PRT1_DM2
RP_GPIO_17__DR EQU CYREG_PRT1_DR
RP_GPIO_17__INP_DIS EQU CYREG_PRT1_INP_DIS
RP_GPIO_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RP_GPIO_17__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RP_GPIO_17__LCD_EN EQU CYREG_PRT1_LCD_EN
RP_GPIO_17__MASK EQU 0x80
RP_GPIO_17__PORT EQU 1
RP_GPIO_17__PRT EQU CYREG_PRT1_PRT
RP_GPIO_17__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RP_GPIO_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RP_GPIO_17__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RP_GPIO_17__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RP_GPIO_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RP_GPIO_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RP_GPIO_17__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RP_GPIO_17__PS EQU CYREG_PRT1_PS
RP_GPIO_17__SHIFT EQU 7
RP_GPIO_17__SLW EQU CYREG_PRT1_SLW

/* RP_GPIO_18 */
RP_GPIO_18__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
RP_GPIO_18__0__MASK EQU 0x40
RP_GPIO_18__0__PC EQU CYREG_PRT1_PC6
RP_GPIO_18__0__PORT EQU 1
RP_GPIO_18__0__SHIFT EQU 6
RP_GPIO_18__AG EQU CYREG_PRT1_AG
RP_GPIO_18__AMUX EQU CYREG_PRT1_AMUX
RP_GPIO_18__BIE EQU CYREG_PRT1_BIE
RP_GPIO_18__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RP_GPIO_18__BYP EQU CYREG_PRT1_BYP
RP_GPIO_18__CTL EQU CYREG_PRT1_CTL
RP_GPIO_18__DM0 EQU CYREG_PRT1_DM0
RP_GPIO_18__DM1 EQU CYREG_PRT1_DM1
RP_GPIO_18__DM2 EQU CYREG_PRT1_DM2
RP_GPIO_18__DR EQU CYREG_PRT1_DR
RP_GPIO_18__INP_DIS EQU CYREG_PRT1_INP_DIS
RP_GPIO_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RP_GPIO_18__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RP_GPIO_18__LCD_EN EQU CYREG_PRT1_LCD_EN
RP_GPIO_18__MASK EQU 0x40
RP_GPIO_18__PORT EQU 1
RP_GPIO_18__PRT EQU CYREG_PRT1_PRT
RP_GPIO_18__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RP_GPIO_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RP_GPIO_18__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RP_GPIO_18__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RP_GPIO_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RP_GPIO_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RP_GPIO_18__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RP_GPIO_18__PS EQU CYREG_PRT1_PS
RP_GPIO_18__SHIFT EQU 6
RP_GPIO_18__SLW EQU CYREG_PRT1_SLW

/* RP_GPIO_19 */
RP_GPIO_19__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
RP_GPIO_19__0__MASK EQU 0x08
RP_GPIO_19__0__PC EQU CYREG_PRT2_PC3
RP_GPIO_19__0__PORT EQU 2
RP_GPIO_19__0__SHIFT EQU 3
RP_GPIO_19__AG EQU CYREG_PRT2_AG
RP_GPIO_19__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_19__BIE EQU CYREG_PRT2_BIE
RP_GPIO_19__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_19__BYP EQU CYREG_PRT2_BYP
RP_GPIO_19__CTL EQU CYREG_PRT2_CTL
RP_GPIO_19__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_19__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_19__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_19__DR EQU CYREG_PRT2_DR
RP_GPIO_19__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_19__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_19__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_19__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_19__MASK EQU 0x08
RP_GPIO_19__PORT EQU 2
RP_GPIO_19__PRT EQU CYREG_PRT2_PRT
RP_GPIO_19__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_19__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_19__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_19__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_19__PS EQU CYREG_PRT2_PS
RP_GPIO_19__SHIFT EQU 3
RP_GPIO_19__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_20 */
RP_GPIO_20__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
RP_GPIO_20__0__MASK EQU 0x04
RP_GPIO_20__0__PC EQU CYREG_PRT2_PC2
RP_GPIO_20__0__PORT EQU 2
RP_GPIO_20__0__SHIFT EQU 2
RP_GPIO_20__AG EQU CYREG_PRT2_AG
RP_GPIO_20__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_20__BIE EQU CYREG_PRT2_BIE
RP_GPIO_20__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_20__BYP EQU CYREG_PRT2_BYP
RP_GPIO_20__CTL EQU CYREG_PRT2_CTL
RP_GPIO_20__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_20__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_20__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_20__DR EQU CYREG_PRT2_DR
RP_GPIO_20__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_20__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_20__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_20__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_20__MASK EQU 0x04
RP_GPIO_20__PORT EQU 2
RP_GPIO_20__PRT EQU CYREG_PRT2_PRT
RP_GPIO_20__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_20__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_20__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_20__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_20__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_20__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_20__PS EQU CYREG_PRT2_PS
RP_GPIO_20__SHIFT EQU 2
RP_GPIO_20__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_21 */
RP_GPIO_21__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
RP_GPIO_21__0__MASK EQU 0x01
RP_GPIO_21__0__PC EQU CYREG_PRT2_PC0
RP_GPIO_21__0__PORT EQU 2
RP_GPIO_21__0__SHIFT EQU 0
RP_GPIO_21__AG EQU CYREG_PRT2_AG
RP_GPIO_21__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_21__BIE EQU CYREG_PRT2_BIE
RP_GPIO_21__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_21__BYP EQU CYREG_PRT2_BYP
RP_GPIO_21__CTL EQU CYREG_PRT2_CTL
RP_GPIO_21__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_21__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_21__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_21__DR EQU CYREG_PRT2_DR
RP_GPIO_21__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_21__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_21__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_21__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_21__MASK EQU 0x01
RP_GPIO_21__PORT EQU 2
RP_GPIO_21__PRT EQU CYREG_PRT2_PRT
RP_GPIO_21__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_21__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_21__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_21__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_21__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_21__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_21__PS EQU CYREG_PRT2_PS
RP_GPIO_21__SHIFT EQU 0
RP_GPIO_21__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_25 */
RP_GPIO_25__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
RP_GPIO_25__0__MASK EQU 0x01
RP_GPIO_25__0__PC EQU CYREG_PRT5_PC0
RP_GPIO_25__0__PORT EQU 5
RP_GPIO_25__0__SHIFT EQU 0
RP_GPIO_25__AG EQU CYREG_PRT5_AG
RP_GPIO_25__AMUX EQU CYREG_PRT5_AMUX
RP_GPIO_25__BIE EQU CYREG_PRT5_BIE
RP_GPIO_25__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RP_GPIO_25__BYP EQU CYREG_PRT5_BYP
RP_GPIO_25__CTL EQU CYREG_PRT5_CTL
RP_GPIO_25__DM0 EQU CYREG_PRT5_DM0
RP_GPIO_25__DM1 EQU CYREG_PRT5_DM1
RP_GPIO_25__DM2 EQU CYREG_PRT5_DM2
RP_GPIO_25__DR EQU CYREG_PRT5_DR
RP_GPIO_25__INP_DIS EQU CYREG_PRT5_INP_DIS
RP_GPIO_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RP_GPIO_25__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RP_GPIO_25__LCD_EN EQU CYREG_PRT5_LCD_EN
RP_GPIO_25__MASK EQU 0x01
RP_GPIO_25__PORT EQU 5
RP_GPIO_25__PRT EQU CYREG_PRT5_PRT
RP_GPIO_25__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RP_GPIO_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RP_GPIO_25__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RP_GPIO_25__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RP_GPIO_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RP_GPIO_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RP_GPIO_25__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RP_GPIO_25__PS EQU CYREG_PRT5_PS
RP_GPIO_25__SHIFT EQU 0
RP_GPIO_25__SLW EQU CYREG_PRT5_SLW

/* RP_GPIO_26 */
RP_GPIO_26__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
RP_GPIO_26__0__MASK EQU 0x02
RP_GPIO_26__0__PC EQU CYREG_PRT2_PC1
RP_GPIO_26__0__PORT EQU 2
RP_GPIO_26__0__SHIFT EQU 1
RP_GPIO_26__AG EQU CYREG_PRT2_AG
RP_GPIO_26__AMUX EQU CYREG_PRT2_AMUX
RP_GPIO_26__BIE EQU CYREG_PRT2_BIE
RP_GPIO_26__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RP_GPIO_26__BYP EQU CYREG_PRT2_BYP
RP_GPIO_26__CTL EQU CYREG_PRT2_CTL
RP_GPIO_26__DM0 EQU CYREG_PRT2_DM0
RP_GPIO_26__DM1 EQU CYREG_PRT2_DM1
RP_GPIO_26__DM2 EQU CYREG_PRT2_DM2
RP_GPIO_26__DR EQU CYREG_PRT2_DR
RP_GPIO_26__INP_DIS EQU CYREG_PRT2_INP_DIS
RP_GPIO_26__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RP_GPIO_26__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RP_GPIO_26__LCD_EN EQU CYREG_PRT2_LCD_EN
RP_GPIO_26__MASK EQU 0x02
RP_GPIO_26__PORT EQU 2
RP_GPIO_26__PRT EQU CYREG_PRT2_PRT
RP_GPIO_26__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RP_GPIO_26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RP_GPIO_26__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RP_GPIO_26__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RP_GPIO_26__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RP_GPIO_26__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RP_GPIO_26__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RP_GPIO_26__PS EQU CYREG_PRT2_PS
RP_GPIO_26__SHIFT EQU 1
RP_GPIO_26__SLW EQU CYREG_PRT2_SLW

/* RP_GPIO_27 */
RP_GPIO_27__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
RP_GPIO_27__0__MASK EQU 0x20
RP_GPIO_27__0__PC EQU CYREG_PRT1_PC5
RP_GPIO_27__0__PORT EQU 1
RP_GPIO_27__0__SHIFT EQU 5
RP_GPIO_27__AG EQU CYREG_PRT1_AG
RP_GPIO_27__AMUX EQU CYREG_PRT1_AMUX
RP_GPIO_27__BIE EQU CYREG_PRT1_BIE
RP_GPIO_27__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RP_GPIO_27__BYP EQU CYREG_PRT1_BYP
RP_GPIO_27__CTL EQU CYREG_PRT1_CTL
RP_GPIO_27__DM0 EQU CYREG_PRT1_DM0
RP_GPIO_27__DM1 EQU CYREG_PRT1_DM1
RP_GPIO_27__DM2 EQU CYREG_PRT1_DM2
RP_GPIO_27__DR EQU CYREG_PRT1_DR
RP_GPIO_27__INP_DIS EQU CYREG_PRT1_INP_DIS
RP_GPIO_27__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RP_GPIO_27__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RP_GPIO_27__LCD_EN EQU CYREG_PRT1_LCD_EN
RP_GPIO_27__MASK EQU 0x20
RP_GPIO_27__PORT EQU 1
RP_GPIO_27__PRT EQU CYREG_PRT1_PRT
RP_GPIO_27__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RP_GPIO_27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RP_GPIO_27__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RP_GPIO_27__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RP_GPIO_27__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RP_GPIO_27__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RP_GPIO_27__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RP_GPIO_27__PS EQU CYREG_PRT1_PS
RP_GPIO_27__SHIFT EQU 5
RP_GPIO_27__SLW EQU CYREG_PRT1_SLW

/* RP_SPI_CE0 */
RP_SPI_CE0__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
RP_SPI_CE0__0__MASK EQU 0x10
RP_SPI_CE0__0__PC EQU CYREG_PRT6_PC4
RP_SPI_CE0__0__PORT EQU 6
RP_SPI_CE0__0__SHIFT EQU 4
RP_SPI_CE0__AG EQU CYREG_PRT6_AG
RP_SPI_CE0__AMUX EQU CYREG_PRT6_AMUX
RP_SPI_CE0__BIE EQU CYREG_PRT6_BIE
RP_SPI_CE0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RP_SPI_CE0__BYP EQU CYREG_PRT6_BYP
RP_SPI_CE0__CTL EQU CYREG_PRT6_CTL
RP_SPI_CE0__DM0 EQU CYREG_PRT6_DM0
RP_SPI_CE0__DM1 EQU CYREG_PRT6_DM1
RP_SPI_CE0__DM2 EQU CYREG_PRT6_DM2
RP_SPI_CE0__DR EQU CYREG_PRT6_DR
RP_SPI_CE0__INP_DIS EQU CYREG_PRT6_INP_DIS
RP_SPI_CE0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RP_SPI_CE0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RP_SPI_CE0__LCD_EN EQU CYREG_PRT6_LCD_EN
RP_SPI_CE0__MASK EQU 0x10
RP_SPI_CE0__PORT EQU 6
RP_SPI_CE0__PRT EQU CYREG_PRT6_PRT
RP_SPI_CE0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RP_SPI_CE0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RP_SPI_CE0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RP_SPI_CE0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RP_SPI_CE0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RP_SPI_CE0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RP_SPI_CE0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RP_SPI_CE0__PS EQU CYREG_PRT6_PS
RP_SPI_CE0__SHIFT EQU 4
RP_SPI_CE0__SLW EQU CYREG_PRT6_SLW

/* RP_SPI_CE1 */
RP_SPI_CE1__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
RP_SPI_CE1__0__MASK EQU 0x80
RP_SPI_CE1__0__PC EQU CYREG_PRT5_PC7
RP_SPI_CE1__0__PORT EQU 5
RP_SPI_CE1__0__SHIFT EQU 7
RP_SPI_CE1__AG EQU CYREG_PRT5_AG
RP_SPI_CE1__AMUX EQU CYREG_PRT5_AMUX
RP_SPI_CE1__BIE EQU CYREG_PRT5_BIE
RP_SPI_CE1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RP_SPI_CE1__BYP EQU CYREG_PRT5_BYP
RP_SPI_CE1__CTL EQU CYREG_PRT5_CTL
RP_SPI_CE1__DM0 EQU CYREG_PRT5_DM0
RP_SPI_CE1__DM1 EQU CYREG_PRT5_DM1
RP_SPI_CE1__DM2 EQU CYREG_PRT5_DM2
RP_SPI_CE1__DR EQU CYREG_PRT5_DR
RP_SPI_CE1__INP_DIS EQU CYREG_PRT5_INP_DIS
RP_SPI_CE1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
RP_SPI_CE1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RP_SPI_CE1__LCD_EN EQU CYREG_PRT5_LCD_EN
RP_SPI_CE1__MASK EQU 0x80
RP_SPI_CE1__PORT EQU 5
RP_SPI_CE1__PRT EQU CYREG_PRT5_PRT
RP_SPI_CE1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RP_SPI_CE1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RP_SPI_CE1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RP_SPI_CE1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RP_SPI_CE1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RP_SPI_CE1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RP_SPI_CE1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RP_SPI_CE1__PS EQU CYREG_PRT5_PS
RP_SPI_CE1__SHIFT EQU 7
RP_SPI_CE1__SLW EQU CYREG_PRT5_SLW

/* RP_UART_RX */
RP_UART_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
RP_UART_RX__0__MASK EQU 0x40
RP_UART_RX__0__PC EQU CYREG_PRT12_PC6
RP_UART_RX__0__PORT EQU 12
RP_UART_RX__0__SHIFT EQU 6
RP_UART_RX__AG EQU CYREG_PRT12_AG
RP_UART_RX__BIE EQU CYREG_PRT12_BIE
RP_UART_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RP_UART_RX__BYP EQU CYREG_PRT12_BYP
RP_UART_RX__DM0 EQU CYREG_PRT12_DM0
RP_UART_RX__DM1 EQU CYREG_PRT12_DM1
RP_UART_RX__DM2 EQU CYREG_PRT12_DM2
RP_UART_RX__DR EQU CYREG_PRT12_DR
RP_UART_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
RP_UART_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RP_UART_RX__MASK EQU 0x40
RP_UART_RX__PORT EQU 12
RP_UART_RX__PRT EQU CYREG_PRT12_PRT
RP_UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RP_UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RP_UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RP_UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RP_UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RP_UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RP_UART_RX__PS EQU CYREG_PRT12_PS
RP_UART_RX__SHIFT EQU 6
RP_UART_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RP_UART_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RP_UART_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RP_UART_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RP_UART_RX__SLW EQU CYREG_PRT12_SLW

/* RP_UART_TX */
RP_UART_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
RP_UART_TX__0__MASK EQU 0x80
RP_UART_TX__0__PC EQU CYREG_PRT12_PC7
RP_UART_TX__0__PORT EQU 12
RP_UART_TX__0__SHIFT EQU 7
RP_UART_TX__AG EQU CYREG_PRT12_AG
RP_UART_TX__BIE EQU CYREG_PRT12_BIE
RP_UART_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RP_UART_TX__BYP EQU CYREG_PRT12_BYP
RP_UART_TX__DM0 EQU CYREG_PRT12_DM0
RP_UART_TX__DM1 EQU CYREG_PRT12_DM1
RP_UART_TX__DM2 EQU CYREG_PRT12_DM2
RP_UART_TX__DR EQU CYREG_PRT12_DR
RP_UART_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
RP_UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RP_UART_TX__MASK EQU 0x80
RP_UART_TX__PORT EQU 12
RP_UART_TX__PRT EQU CYREG_PRT12_PRT
RP_UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RP_UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RP_UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RP_UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RP_UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RP_UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RP_UART_TX__PS EQU CYREG_PRT12_PS
RP_UART_TX__SHIFT EQU 7
RP_UART_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RP_UART_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RP_UART_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RP_UART_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RP_UART_TX__SLW EQU CYREG_PRT12_SLW

/* RP_SPI_MISO */
RP_SPI_MISO__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
RP_SPI_MISO__0__MASK EQU 0x40
RP_SPI_MISO__0__PC EQU CYREG_PRT6_PC6
RP_SPI_MISO__0__PORT EQU 6
RP_SPI_MISO__0__SHIFT EQU 6
RP_SPI_MISO__AG EQU CYREG_PRT6_AG
RP_SPI_MISO__AMUX EQU CYREG_PRT6_AMUX
RP_SPI_MISO__BIE EQU CYREG_PRT6_BIE
RP_SPI_MISO__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RP_SPI_MISO__BYP EQU CYREG_PRT6_BYP
RP_SPI_MISO__CTL EQU CYREG_PRT6_CTL
RP_SPI_MISO__DM0 EQU CYREG_PRT6_DM0
RP_SPI_MISO__DM1 EQU CYREG_PRT6_DM1
RP_SPI_MISO__DM2 EQU CYREG_PRT6_DM2
RP_SPI_MISO__DR EQU CYREG_PRT6_DR
RP_SPI_MISO__INP_DIS EQU CYREG_PRT6_INP_DIS
RP_SPI_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RP_SPI_MISO__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RP_SPI_MISO__LCD_EN EQU CYREG_PRT6_LCD_EN
RP_SPI_MISO__MASK EQU 0x40
RP_SPI_MISO__PORT EQU 6
RP_SPI_MISO__PRT EQU CYREG_PRT6_PRT
RP_SPI_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RP_SPI_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RP_SPI_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RP_SPI_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RP_SPI_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RP_SPI_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RP_SPI_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RP_SPI_MISO__PS EQU CYREG_PRT6_PS
RP_SPI_MISO__SHIFT EQU 6
RP_SPI_MISO__SLW EQU CYREG_PRT6_SLW

/* RP_SPI_MOSI */
RP_SPI_MOSI__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
RP_SPI_MOSI__0__MASK EQU 0x80
RP_SPI_MOSI__0__PC EQU CYREG_PRT6_PC7
RP_SPI_MOSI__0__PORT EQU 6
RP_SPI_MOSI__0__SHIFT EQU 7
RP_SPI_MOSI__AG EQU CYREG_PRT6_AG
RP_SPI_MOSI__AMUX EQU CYREG_PRT6_AMUX
RP_SPI_MOSI__BIE EQU CYREG_PRT6_BIE
RP_SPI_MOSI__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RP_SPI_MOSI__BYP EQU CYREG_PRT6_BYP
RP_SPI_MOSI__CTL EQU CYREG_PRT6_CTL
RP_SPI_MOSI__DM0 EQU CYREG_PRT6_DM0
RP_SPI_MOSI__DM1 EQU CYREG_PRT6_DM1
RP_SPI_MOSI__DM2 EQU CYREG_PRT6_DM2
RP_SPI_MOSI__DR EQU CYREG_PRT6_DR
RP_SPI_MOSI__INP_DIS EQU CYREG_PRT6_INP_DIS
RP_SPI_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RP_SPI_MOSI__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RP_SPI_MOSI__LCD_EN EQU CYREG_PRT6_LCD_EN
RP_SPI_MOSI__MASK EQU 0x80
RP_SPI_MOSI__PORT EQU 6
RP_SPI_MOSI__PRT EQU CYREG_PRT6_PRT
RP_SPI_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RP_SPI_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RP_SPI_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RP_SPI_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RP_SPI_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RP_SPI_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RP_SPI_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RP_SPI_MOSI__PS EQU CYREG_PRT6_PS
RP_SPI_MOSI__SHIFT EQU 7
RP_SPI_MOSI__SLW EQU CYREG_PRT6_SLW

/* RP_SPI_SCLK */
RP_SPI_SCLK__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
RP_SPI_SCLK__0__MASK EQU 0x20
RP_SPI_SCLK__0__PC EQU CYREG_PRT6_PC5
RP_SPI_SCLK__0__PORT EQU 6
RP_SPI_SCLK__0__SHIFT EQU 5
RP_SPI_SCLK__AG EQU CYREG_PRT6_AG
RP_SPI_SCLK__AMUX EQU CYREG_PRT6_AMUX
RP_SPI_SCLK__BIE EQU CYREG_PRT6_BIE
RP_SPI_SCLK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RP_SPI_SCLK__BYP EQU CYREG_PRT6_BYP
RP_SPI_SCLK__CTL EQU CYREG_PRT6_CTL
RP_SPI_SCLK__DM0 EQU CYREG_PRT6_DM0
RP_SPI_SCLK__DM1 EQU CYREG_PRT6_DM1
RP_SPI_SCLK__DM2 EQU CYREG_PRT6_DM2
RP_SPI_SCLK__DR EQU CYREG_PRT6_DR
RP_SPI_SCLK__INP_DIS EQU CYREG_PRT6_INP_DIS
RP_SPI_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RP_SPI_SCLK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RP_SPI_SCLK__LCD_EN EQU CYREG_PRT6_LCD_EN
RP_SPI_SCLK__MASK EQU 0x20
RP_SPI_SCLK__PORT EQU 6
RP_SPI_SCLK__PRT EQU CYREG_PRT6_PRT
RP_SPI_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RP_SPI_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RP_SPI_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RP_SPI_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RP_SPI_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RP_SPI_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RP_SPI_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RP_SPI_SCLK__PS EQU CYREG_PRT6_PS
RP_SPI_SCLK__SHIFT EQU 5
RP_SPI_SCLK__SLW EQU CYREG_PRT6_SLW

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
