#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 29 00:30:13 2017
# Process ID: 9836
# Current directory: C:/Users/Yeongil/Documents/SNU/vivado/project_3-2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8248 C:\Users\Yeongil\Documents\SNU\vivado\project_3-2\project_3.xpr
# Log file: C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/vivado.log
# Journal file: C:/Users/Yeongil/Documents/SNU/vivado/project_3-2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/project_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [Board 49-70] Updating board vlnv to compatible board_part vlnv
INFO: [Project 1-230] Project 'project_3.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 789.773 ; gain = 110.953
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2458] undeclared symbol A, assumed default net type wire [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
INFO: [VRFC 10-2458] undeclared symbol B, assumed default net type wire [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 823.402 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port data1 [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 29 00:59:23 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 51.637 ; gain = 0.305
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 29 00:59:23 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 823.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 840.996 ; gain = 17.594
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:44 . Memory (MB): peak = 840.996 ; gain = 17.594
run all
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Clock # 9999
The testbench is finished. Summarizing...
Test #  2-2 :     Wrong
Test #  3-2 :     Wrong
Test #  3-3 :     Wrong
Test #  4-1 :     Wrong
Test #  4-2 :     Wrong
Test #  4-3 :     Wrong
Test #  5-1 :     Wrong
Test #  5-2 :     Wrong
Test #  5-3 :     Wrong
Test #  5-4 :     Wrong
Test #  5-5 :     Wrong
Test #  6-3 :     Wrong
Test #  7-1 :     Wrong
Test #  7-2 :     Wrong
Test #  7-3 :     Wrong
Test #  8-1 :     Wrong
Test #  8-2 :     Wrong
Test #  8-3 :     Wrong
Test #  9-1 :     Wrong
Test #  9-2 :     Wrong
Test # 10-1 :     Wrong
Test # 10-2 :     Wrong
Test # 11-1 :     Wrong
Test # 11-2 :     Wrong
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 14-1 :     Wrong
Test # 15-1 :     Wrong
Test # 16-1 :     Wrong
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 17/56
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 840.996 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2458] undeclared symbol A, assumed default net type wire [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
INFO: [VRFC 10-2458] undeclared symbol B, assumed default net type wire [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 840.996 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port data1 [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 840.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 840.996 ; gain = 0.000
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 840.996 ; gain = 0.000
run all
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Clock # 9999
The testbench is finished. Summarizing...
Test #  2-2 :     Wrong
Test #  3-2 :     Wrong
Test #  3-3 :     Wrong
Test #  4-1 :     Wrong
Test #  4-2 :     Wrong
Test #  4-3 :     Wrong
Test #  5-1 :     Wrong
Test #  5-2 :     Wrong
Test #  5-3 :     Wrong
Test #  5-4 :     Wrong
Test #  5-5 :     Wrong
Test #  6-3 :     Wrong
Test #  7-1 :     Wrong
Test #  7-2 :     Wrong
Test #  7-3 :     Wrong
Test #  8-1 :     Wrong
Test #  8-2 :     Wrong
Test #  8-3 :     Wrong
Test #  9-1 :     Wrong
Test #  9-2 :     Wrong
Test # 10-1 :     Wrong
Test # 10-2 :     Wrong
Test # 11-1 :     Wrong
Test # 11-2 :     Wrong
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 14-1 :     Wrong
Test # 15-1 :     Wrong
Test # 16-1 :     Wrong
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 17/56
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2458] undeclared symbol A, assumed default net type wire [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
INFO: [VRFC 10-2458] undeclared symbol B, assumed default net type wire [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port data1 [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 29 01:01:04 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 29 01:01:04 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 840.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 840.996 ; gain = 0.000
run all
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0x1 (Ans : 0x5)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0x0 (Ans : 0x2)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0x1 (Ans : 0x3)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0x0 (Ans : 0xfffc)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0x0 (Ans : 0xfffe)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0x1 (Ans : 0xfffd)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0x0 (Ans : 0x4)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0x0 (Ans : 0x6)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0x0 (Ans : 0x1)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Test # 16-1 has been failed!
output_port = 0x1 (Ans : 0xffff)
Clock # 9999
The testbench is finished. Summarizing...
Test #  2-2 :     Wrong
Test #  3-2 :     Wrong
Test #  3-3 :     Wrong
Test #  4-1 :     Wrong
Test #  4-2 :     Wrong
Test #  4-3 :     Wrong
Test #  5-1 :     Wrong
Test #  5-2 :     Wrong
Test #  5-3 :     Wrong
Test #  5-4 :     Wrong
Test #  5-5 :     Wrong
Test #  6-3 :     Wrong
Test #  7-1 :     Wrong
Test #  7-2 :     Wrong
Test #  7-3 :     Wrong
Test #  8-1 :     Wrong
Test #  8-2 :     Wrong
Test #  8-3 :     Wrong
Test #  9-1 :     Wrong
Test #  9-2 :     Wrong
Test # 10-1 :     Wrong
Test # 10-2 :     Wrong
Test # 11-1 :     Wrong
Test # 11-2 :     Wrong
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 14-1 :     Wrong
Test # 15-1 :     Wrong
Test # 16-1 :     Wrong
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 17/56
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 840.996 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2458] undeclared symbol A, assumed default net type wire [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
INFO: [VRFC 10-2458] undeclared symbol B, assumed default net type wire [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port data1 [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 840.996 ; gain = 0.000
run all
Test #  1-1 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-1 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-1 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-1 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-2 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-2 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-2 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-2 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-4 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-4 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-4 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  1-4 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  2-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  2-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  2-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  2-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  2-2 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  2-2 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  3-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  3-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  3-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  3-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  3-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  4-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  4-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  4-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  4-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  4-3 has been failed!
output_port = 0xzzzz (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0xzzzz (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0xzzzz (Ans : 0x5)
Test #  4-3 has been failed!
output_port = 0xzzzz (Ans : 0x5)
Test #  5-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  5-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  5-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffe)
Test #  5-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffe)
Test #  5-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  5-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  5-4 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  5-4 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  5-5 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test #  5-5 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test #  5-6 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  5-6 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  5-6 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  5-6 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test #  6-1 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  6-1 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  6-1 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  6-1 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  6-2 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  6-2 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  6-2 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  6-2 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  6-3 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  6-3 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  7-1 has been failed!
output_port = 0xzzzz (Ans : 0x2)
Test #  7-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  7-2 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  7-3 has been failed!
output_port = 0xzzzz (Ans : 0x3)
Test #  8-1 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  8-1 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  8-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffc)
Test #  8-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffc)
Test #  8-3 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test #  8-3 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test #  9-1 has been failed!
output_port = 0xzzzz (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0xzzzz (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0xzzzz (Ans : 0xfffe)
Test #  9-1 has been failed!
output_port = 0xzzzz (Ans : 0xfffe)
Test #  9-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  9-2 has been failed!
output_port = 0xzzzz (Ans : 0xfffd)
Test #  9-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  9-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  9-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test #  9-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test # 10-1 has been failed!
output_port = 0xzzzz (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0xzzzz (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0xzzzz (Ans : 0x4)
Test # 10-1 has been failed!
output_port = 0xzzzz (Ans : 0x4)
Test # 10-2 has been failed!
output_port = 0xzzzz (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0xzzzz (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0xzzzz (Ans : 0x6)
Test # 10-2 has been failed!
output_port = 0xzzzz (Ans : 0x6)
Test # 10-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test # 10-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test # 10-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test # 10-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test # 11-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 11-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 11-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 11-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test # 11-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test # 11-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test # 11-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test # 11-3 has been failed!
output_port = 0xzzzz (Ans : 0x0)
Test # 12-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 12-1 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 12-2 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 12-2 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 13-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 14-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 14-2 has been failed!
output_port = 0xzzzz (Ans : 0x1)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Test # 15-1 has been failed!
output_port = 0xzzzz (Ans : 0xffff)
Clock # 9999
The testbench is finished. Summarizing...
Test #  1-1 :     Wrong
Test #  1-2 :     Wrong
Test #  1-3 :     Wrong
Test #  1-4 :     Wrong
Test #  2-1 :     Wrong
Test #  2-2 :     Wrong
Test #  3-1 :     Wrong
Test #  3-2 :     Wrong
Test #  3-3 :     Wrong
Test #  4-1 :     Wrong
Test #  4-2 :     Wrong
Test #  4-3 :     Wrong
Test #  5-1 :     Wrong
Test #  5-2 :     Wrong
Test #  5-3 :     Wrong
Test #  5-4 :     Wrong
Test #  5-5 :     Wrong
Test #  5-6 :     Wrong
Test #  6-1 :     Wrong
Test #  6-2 :     Wrong
Test #  6-3 :     Wrong
Test #  7-1 :     Wrong
Test #  7-2 :     Wrong
Test #  7-3 :     Wrong
Test #  8-1 :     Wrong
Test #  8-2 :     Wrong
Test #  8-3 :     Wrong
Test #  9-1 :     Wrong
Test #  9-2 :     Wrong
Test #  9-3 :     Wrong
Test # 10-1 :     Wrong
Test # 10-2 :     Wrong
Test # 10-3 :     Wrong
Test # 11-1 :     Wrong
Test # 11-2 :     Wrong
Test # 11-3 :     Wrong
Test # 12-1 :     Wrong
Test # 12-2 :     Wrong
Test # 13-1 :     Wrong
Test # 13-2 :     Wrong
Test # 14-1 :     Wrong
Test # 14-2 :     Wrong
Test # 15-1 :     Wrong
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 0/56
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 840.996 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 842.383 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 29 01:04:32 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 29 01:04:32 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 842.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 842.383 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 842.383 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 842.383 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 842.383 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 43/56
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 842.383 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Control_unit> not found while processing module instance <ctrl_unit> [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:56]
ERROR: [VRFC 10-2063] Module <ALUctrl_unit> not found while processing module instance <aluctrl_unit> [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:57]
ERROR: [VRFC 10-2063] Module <Register> not found while processing module instance <register> [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:58]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <alu> [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v:59]
ERROR: [VRFC 10-2063] Module <memory> not found while processing module instance <Mem> [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 29 01:24:57 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 29 01:24:57 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 893.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 893.594 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 895.160 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALUctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctrl_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.160 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 190940608e974f41b93f95e2968a2fee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUSrcB [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v:28]
WARNING: [VRFC 10-1783] select index 31 into rom is out of bounds [C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Datapath.v" Line 3. Module Datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Control_unit.v" Line 4. Module Control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sources_1/imports/sources_1/imports/sources_1/Rom.v" Line 2. Module ROM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALUctrl_unit
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 29 01:38:02 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 29 01:38:02 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 895.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 895.160 ; gain = 0.000
run all
Clock # 9999
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 1 ms : File "C:/Users/Yeongil/Documents/SNU/vivado/project_3-2/project_3.srcs/sim_1/imports/sim_1/cpu_tb.v" Line 146
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 905.305 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 02:33:16 2017...
