{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500418642821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500418642824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 18 18:57:22 2017 " "Processing started: Tue Jul 18 18:57:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500418642824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418642824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418642824 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1500418643143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/test2.v 0 0 " "Found 0 design units, including 0 entities, in source file Verilog FIles/test2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/test.v 0 0 " "Found 0 design units, including 0 entities, in source file Verilog FIles/test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650703 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "graphics.v(20) " "Verilog HDL information at graphics.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500418650707 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ballpos graphics.v(150) " "Verilog Module Declaration warning at graphics.v(150): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ballpos\"" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v" 150 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418650708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "graphics.v(269) " "Verilog HDL information at graphics.v(269): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v" 269 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500418650708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/graphics.v 4 4 " "Found 4 design units, including 4 entities, in source file Verilog FIles/graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 highlightstate " "Found entity 1: highlightstate" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650709 ""} { "Info" "ISGN_ENTITY_NAME" "2 ballpos " "Found entity 2: ballpos" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650709 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawsquare " "Found entity 3: drawsquare" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650709 ""} { "Info" "ISGN_ENTITY_NAME" "4 ballcollisions " "Found entity 4: ballcollisions" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/drawsquare.v 0 0 " "Found 0 design units, including 0 entities, in source file Verilog FIles/drawsquare.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(33) " "Verilog HDL information at counter.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/counter.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500418650716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/counter.v 3 3 " "Found 3 design units, including 3 entities, in source file Verilog FIles/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterhz " "Found entity 1: counterhz" {  } { { "Verilog FIles/counter.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650717 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "Verilog FIles/counter.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650717 ""} { "Info" "ISGN_ENTITY_NAME" "3 ratedivider " "Found entity 3: ratedivider" {  } { { "Verilog FIles/counter.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650717 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog FIles/writeText.v " "Can't analyze file -- file Verilog FIles/writeText.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1500418650718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/endgame.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog FIles/endgame.v" { { "Info" "ISGN_ENTITY_NAME" "1 endgamemux " "Found entity 1: endgamemux" {  } { { "Verilog FIles/endgame.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/endgame.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/drawStart.v 0 0 " "Found 0 design units, including 0 entities, in source file Verilog FIles/drawStart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/collision.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog FIles/collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "Verilog FIles/collision.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650729 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog FIles/clearscreen.v " "Can't analyze file -- file Verilog FIles/clearscreen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1500418650729 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "moveblock block.v(66) " "Verilog Module Declaration warning at block.v(66): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"moveblock\"" {  } { { "Verilog FIles/block.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/block.v" 66 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418650732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/block.v 2 2 " "Found 2 design units, including 2 entities, in source file Verilog FIles/block.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooseblock " "Found entity 1: chooseblock" {  } { { "Verilog FIles/block.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650733 ""} { "Info" "ISGN_ENTITY_NAME" "2 moveblock " "Found entity 2: moveblock" {  } { { "Verilog FIles/block.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/block.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 project.v(28) " "Verilog HDL Declaration information at project.v(28): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500418650736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 project.v(29) " "Verilog HDL Declaration information at project.v(29): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500418650736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 project.v(30) " "Verilog HDL Declaration information at project.v(30): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500418650736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 project.v(31) " "Verilog HDL Declaration information at project.v(31): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500418650736 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(215) " "Verilog HDL information at project.v(215): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 215 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1500418650737 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "project.v(343) " "Verilog HDL Module Instantiation warning at project.v(343): ignored dangling comma in List of Port Connections" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 343 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1500418650737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 4 4 " "Found 4 design units, including 4 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectVGA " "Found entity 1: projectVGA" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650738 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650738 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650738 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_decoder " "Found entity 4: hex_decoder" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../VGA/vga_adapter/vga_pll.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../VGA/vga_adapter/vga_controller.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../VGA/vga_adapter/vga_address_translator.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../VGA/vga_adapter/vga_adapter.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetn graphics.v(113) " "Verilog HDL Implicit Net warning at graphics.v(113): created implicit net for \"resetn\"" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418650752 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out packed endgame.v(10) " "Verilog HDL Port Declaration warning at endgame.v(10): port declaration for \"out\" declares packed dimensions but the data type declaration does not" {  } { { "Verilog FIles/endgame.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/endgame.v" 10 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1500418650753 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out endgame.v(9) " "HDL info at endgame.v(9): see declaration for object \"out\"" {  } { { "Verilog FIles/endgame.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/endgame.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418650753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectVGA " "Elaborating entity \"projectVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500418650845 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR project.v(34) " "Output port \"LEDR\" at project.v(34) has no driver" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500418650847 "|projectVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "project.v" "VGA" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418650863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "user_input_translator" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418650865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "VideoMemory" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418650898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418650901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418650901 ""}  } { { "../VGA/vga_adapter/vga_adapter.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500418650901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hg1 " "Found entity 1: altsyncram_9hg1" {  } { { "db/altsyncram_9hg1.tdf" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/altsyncram_9hg1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated " "Elaborating entity \"altsyncram_9hg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418650938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418650972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418650972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_9hg1.tdf" "decode2" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/altsyncram_9hg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418650972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418651005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418651005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_9hg1.tdf" "rden_decode_b" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/altsyncram_9hg1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500418651041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418651041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_9hg1.tdf" "mux3" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/db/altsyncram_9hg1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "mypll" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../VGA/vga_adapter/vga_pll.v" "altpll_component" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../VGA/vga_adapter/vga_pll.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1500418651071 ""}  } { { "../VGA/vga_adapter/vga_pll.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1500418651071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "controller" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/VGA/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "project.v" "d0" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651078 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_in project.v(197) " "Verilog HDL or VHDL warning at project.v(197): object \"x_in\" assigned a value but never read" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500418651079 "|projectVGA|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_in project.v(198) " "Verilog HDL or VHDL warning at project.v(198): object \"y_in\" assigned a value but never read" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500418651079 "|projectVGA|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "statereg project.v(211) " "Verilog HDL or VHDL warning at project.v(211): object \"statereg\" assigned a value but never read" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500418651079 "|projectVGA|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startingBlocks project.v(212) " "Verilog HDL or VHDL warning at project.v(212): object \"startingBlocks\" assigned a value but never read" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500418651079 "|projectVGA|datapath:d0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stateleds project.v(194) " "Output port \"stateleds\" at project.v(194) has no driver" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1500418651081 "|projectVGA|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterhz datapath:d0\|counterhz:numblockscounter " "Elaborating entity \"counterhz\" for hierarchy \"datapath:d0\|counterhz:numblockscounter\"" {  } { { "project.v" "numblockscounter" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ratedivider datapath:d0\|counterhz:numblockscounter\|ratedivider:clock50hz " "Elaborating entity \"ratedivider\" for hierarchy \"datapath:d0\|counterhz:numblockscounter\|ratedivider:clock50hz\"" {  } { { "Verilog FIles/counter.v" "clock50hz" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:d0\|counterhz:numblockscounter\|counter:modifiedcounter " "Elaborating entity \"counter\" for hierarchy \"datapath:d0\|counterhz:numblockscounter\|counter:modifiedcounter\"" {  } { { "Verilog FIles/counter.v" "modifiedcounter" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/counter.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawsquare datapath:d0\|drawsquare:white " "Elaborating entity \"drawsquare\" for hierarchy \"datapath:d0\|drawsquare:white\"" {  } { { "project.v" "white" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "colour_in graphics.v(213) " "Verilog HDL or VHDL warning at graphics.v(213): object \"colour_in\" assigned a value but never read" {  } { { "Verilog FIles/graphics.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/Verilog FIles/graphics.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500418651101 "|projectVGA|datapath:d0|drawsquare:white"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballpos datapath:d0\|ballpos:ballpos " "Elaborating entity \"ballpos\" for hierarchy \"datapath:d0\|ballpos:ballpos\"" {  } { { "project.v" "ballpos" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballcollisions datapath:d0\|ballcollisions:bc " "Elaborating entity \"ballcollisions\" for hierarchy \"datapath:d0\|ballcollisions:bc\"" {  } { { "project.v" "bc" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "project.v" "c0" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651106 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numBlocksUsed project.v(414) " "Verilog HDL Always Construct warning at project.v(414): inferring latch(es) for variable \"numBlocksUsed\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1500418651108 "|projectVGA|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project.v(450) " "Verilog HDL Case Statement warning at project.v(450): incomplete case statement has no default case item" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 450 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1500418651108 "|projectVGA|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBlocksUsed\[0\] project.v(414) " "Inferred latch for \"numBlocksUsed\[0\]\" at project.v(414)" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418651110 "|projectVGA|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBlocksUsed\[1\] project.v(414) " "Inferred latch for \"numBlocksUsed\[1\]\" at project.v(414)" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418651110 "|projectVGA|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBlocksUsed\[2\] project.v(414) " "Inferred latch for \"numBlocksUsed\[2\]\" at project.v(414)" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418651110 "|projectVGA|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numBlocksUsed\[3\] project.v(414) " "Inferred latch for \"numBlocksUsed\[3\]\" at project.v(414)" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418651110 "|projectVGA|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hex0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hex0\"" {  } { { "project.v" "hex0" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418651121 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500418651581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|numBlocksUsed\[0\] " "Latch control:c0\|numBlocksUsed\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|numBlocksUsed\[0\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|numBlocksUsed\[0\]" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500418651600 ""}  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500418651600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|numBlocksUsed\[1\] " "Latch control:c0\|numBlocksUsed\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|numBlocksUsed\[1\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|numBlocksUsed\[1\]" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500418651600 ""}  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500418651600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|numBlocksUsed\[2\] " "Latch control:c0\|numBlocksUsed\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|numBlocksUsed\[2\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|numBlocksUsed\[2\]" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500418651600 ""}  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500418651600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:c0\|numBlocksUsed\[3\] " "Latch control:c0\|numBlocksUsed\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:c0\|numBlocksUsed\[3\] " "Ports D and ENA on the latch are fed by the same signal control:c0\|numBlocksUsed\[3\]" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1500418651600 ""}  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 414 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1500418651600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500418651655 "|projectVGA|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500418651655 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500418651696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "92 " "92 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500418651947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file /cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418651982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500418652194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500418652194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500418652285 "|projectVGA|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500418652285 "|projectVGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500418652285 "|projectVGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500418652285 "|projectVGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500418652285 "|projectVGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500418652285 "|projectVGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500418652285 "|projectVGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500418652285 "|projectVGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500418652285 "|projectVGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project.v" "" { Text "/cmshome/shenkev4/Desktop/week3/Cscb58-final-project/final_project/project.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1500418652285 "|projectVGA|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1500418652285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "368 " "Implemented 368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500418652286 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500418652286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Implemented 256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500418652286 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1500418652286 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1500418652286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500418652286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1290 " "Peak virtual memory: 1290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500418652323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 18 18:57:32 2017 " "Processing ended: Tue Jul 18 18:57:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500418652323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500418652323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500418652323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500418652323 ""}
