# EESchema Netlist Version 1.1 created  Wed 22 Jul 2009 12:32:54 BST
(
 ( /4A65C482/4A66F8B4 $noname  U6 NCP699SN33 {Lib=NCP699SN33}
  (    1 +5V )
  (    2 N-000052 )
  (    3 +5V )
  (    4 ? )
  (    5 +3V3 )
 )
 ( /4A65C482/4A66EC25 $noname  C18 100N {Lib=C}
  (    1 GND )
  (    2 +3V3 )
 )
 ( /4A65C482/4A66EA77 $noname  R3 470R {Lib=R}
  (    1 /XCORE/CLK_OUT )
  (    2 N-000056 )
 )
 ( /4A65C482/4A66EA75 $noname  R2 2M2 {Lib=R}
  (    1 /XCORE/CLK_OUT )
  (    2 N-000042 )
 )
 ( /4A65C482/4A66EA32 $noname  C17 33P {Lib=C}
  (    1 N-000056 )
  (    2 GND )
 )
 ( /4A65C482/4A66EA25 $noname  C16 33P {Lib=C}
  (    1 N-000042 )
  (    2 GND )
 )
 ( /4A65C482/4A66EA1F $noname  X1 ABLS2 {Lib=ABLS2}
  (    1 N-000042 )
  (    2 N-000056 )
 )
 ( /4A65C482/4A66E9B5 $noname  U2 NC7SZU04 {Lib=NC7SZU04}
  (    1 ? )
  (    2 N-000042 )
  (    3 GND )
  (    4 /XCORE/CLK_OUT )
  (    5 +3V3 )
 )
 ( /4A65C482/4A66E611 $noname  C19 10N {Lib=C}
  (    1 GND )
  (    2 N-000043 )
 )
 ( /4A65C482/4A66E5E8 $noname  U3 NCP303LSN09 {Lib=NCP303LSN09}
  (    1 /XCORE/RST_N )
  (    2 +1V0 )
  (    3 GND )
  (    4 ? )
  (    5 N-000043 )
 )
 ( /4A65C482/4A65D3EB $noname  C2 100N {Lib=C}
  (    1 GND )
  (    2 +1V0 )
 )
 ( /4A65C482/4A65D3EA $noname  C4 100N {Lib=C}
  (    1 GND )
  (    2 +1V0 )
 )
 ( /4A65C482/4A65D3E9 $noname  C3 100N {Lib=C}
  (    1 GND )
  (    2 +1V0 )
 )
 ( /4A65C482/4A65D3E8 $noname  C1 100N {Lib=C}
  (    1 GND )
  (    2 +1V0 )
 )
 ( /4A65C482/4A65D3E4 $noname  C6 100N {Lib=C}
  (    1 GND )
  (    2 +1V0 )
 )
 ( /4A65C482/4A65D3E3 $noname  C8 100N {Lib=C}
  (    1 GND )
  (    2 +1V0 )
 )
 ( /4A65C482/4A65D3E2 $noname  C7 100N {Lib=C}
  (    1 GND )
  (    2 +1V0 )
 )
 ( /4A65C482/4A65D3E1 $noname  C5 100N {Lib=C}
  (    1 GND )
  (    2 +1V0 )
 )
 ( /4A65C482/4A65C890 $noname  C20 100N {Lib=C}
  (    1 GND )
  (    2 +3V3 )
 )
 ( /4A65C482/4A65C889 $noname  R7 10K {Lib=R}
  (    1 +3V3 )
  (    2 /XCORE/X0D1 )
 )
 ( /4A65C482/4A65C888 $noname  U4 AT25DF041A {Lib=AT25DF041A}
  (    1 /XCORE/X0D1 )
  (    2 /XCORE/X0D0 )
  (    3 ? )
  (    4 GND )
  (    5 /XCORE/X0D11 )
  (    6 /XCORE/X0D10 )
  (    7 +3V3 )
  (    8 +3V3 )
 )
 ( /4A65C482/4A65C524 $noname  C10 100N {Lib=C}
  (    1 GND )
  (    2 +3V3 )
 )
 ( /4A65C482/4A65C523 $noname  C12 100N {Lib=C}
  (    1 GND )
  (    2 +3V3 )
 )
 ( /4A65C482/4A65C522 $noname  C14 100N {Lib=C}
  (    1 GND )
  (    2 +3V3 )
 )
 ( /4A65C482/4A65C521 $noname  C11 100N {Lib=C}
  (    1 GND )
  (    2 +3V3 )
 )
 ( /4A65C482/4A65C520 $noname  C9 100N {Lib=C}
  (    1 GND )
  (    2 +3V3 )
 )
 ( /4A65C482/4A65C51F $noname  C13 100N {Lib=C}
  (    1 GND )
  (    2 +3V3 )
 )
 ( /4A65C482/4A65C518 $noname  C15 1U {Lib=C}
  (    1 GND )
  (    2 N-000057 )
 )
 ( /4A65C482/4A65C517 $noname  R1 4R7 {Lib=R}
  (    1 +1V0 )
  (    2 N-000057 )
 )
 ( /4A65C482/4A65C514 $noname  C25 2U2 {Lib=C}
  (    1 +3V3 )
  (    2 N-000052 )
 )
 ( /4A65C482/4A65C50E $noname  C24 1U {Lib=C}
  (    1 +5V )
  (    2 N-000052 )
 )
 ( /4A65C482/4A65C50C $noname  C22 10U {Lib=C}
  (    1 +1V0 )
  (    2 N-000048 )
 )
 ( /4A65C482/4A65C50B $noname  R8 68K {Lib=R}
  (    1 N-000049 )
  (    2 +1V0 )
 )
 ( /4A65C482/4A65C50A $noname  R9 100K {Lib=R}
  (    1 N-000048 )
  (    2 N-000049 )
 )
 ( /4A65C482/4A65C509 $noname  L1 2U2 {Lib=INDUCTOR}
  (    1 N-000050 )
  (    2 +1V0 )
 )
 ( /4A65C482/4A65C508 $noname  C23 33P {Lib=C}
  (    1 +1V0 )
  (    2 N-000049 )
 )
 ( /4A65C482/4A65C507 $noname  U5 NCP1521B {Lib=NCP1521B}
  (    1 +5V )
  (    2 N-000048 )
  (    3 +5V )
  (    4 N-000049 )
  (    5 N-000050 )
 )
 ( /4A65C482/4A65C506 $noname  C21 4U7 {Lib=C}
  (    1 +5V )
  (    2 N-000048 )
 )
 ( /4A65C482/4A65C504 $noname  F1 FUSE {Lib=FUSE}
  (    1 N-000051 )
  (    2 +5V )
 )
 ( /4A65C482/4A65C502 POWER-IN-JACK-PMS  J1 JACK-PMS {Lib=JACK-PMS}
  (    1 N-000051 )
  (    2 ? )
  (    3 GND )
 )
 ( /4A65C482/4A65C500 $noname  U1 XS1_L1_64LQFP {Lib=XS1_L1_64LQFP}
  (    1 /XCORE/X0D10 )
  (    2 ? )
  (    3 ? )
  (    4 +1V0 )
  (    5 ? )
  (    6 +3V3 )
  (    7 ? )
  (    8 /XCORE/RST_N )
  (    9 /XCORE/CLK_OUT )
  (   10 ? )
  (   11 ? )
  (   12 ? )
  (   13 +1V0 )
  (   14 ? )
  (   15 /XCORE/X0D1 )
  (   16 /XCORE/X0D0 )
  (   17 /XCORE/DEBUG )
  (   18 +3V3 )
  (   19 GND )
  (   20 N-000057 )
  (   21 +1V0 )
  (   22 ? )
  (   23 ? )
  (   24 ? )
  (   25 ? )
  (   26 /XCORE/TRST_N )
  (   27 /XCORE/TMS )
  (   28 +1V0 )
  (   29 /XCORE/TCK )
  (   30 /XCORE/TDI )
  (   31 /XCORE/TDO )
  (   32 +3V3 )
  (   33 ? )
  (   34 ? )
  (   35 ? )
  (   36 ? )
  (   37 +1V0 )
  (   38 ? )
  (   39 ? )
  (   40 +3V3 )
  (   41 ? )
  (   42 ? )
  (   43 ? )
  (   44 ? )
  (   45 ? )
  (   46 ? )
  (   47 ? )
  (   48 ? )
  (   49 ? )
  (   50 ? )
  (   51 ? )
  (   52 +1V0 )
  (   53 +3V3 )
  (   54 ? )
  (   55 ? )
  (   56 ? )
  (   57 ? )
  (   58 ? )
  (   59 ? )
  (   60 +3V3 )
  (   61 +1V0 )
  (   62 ? )
  (   63 ? )
  (   64 /XCORE/X0D11 )
  (   65 GND )
 )
 ( /4A65C482/4A65C4FF $noname  R4 10K {Lib=R}
  (    1 +3V3 )
  (    2 /XCORE/TRST_N )
 )
 ( /4A65C482/4A65C4FD $noname  J2 CONN_10X2 {Lib=CONN_10X2}
  (    1 ? )
  (    2 ? )
  (    3 /XCORE/TRST_N )
  (    4 GND )
  (    5 /XCORE/TDI )
  (    6 ? )
  (    7 /XCORE/TMS )
  (    8 GND )
  (    9 /XCORE/TCK )
  (   10 ? )
  (   11 /XCORE/DEBUG )
  (   12 GND )
  (   13 /XCORE/TDO )
  (   14 ? )
  (   15 /XCORE/RST_N )
  (   16 GND )
  (   17 ? )
  (   18 ? )
  (   19 ? )
  (   20 GND )
 )
 ( /4A65C482/4A65C4FB $noname  R6 10K {Lib=R}
  (    1 +3V3 )
  (    2 /XCORE/RST_N )
 )
 ( /4A65C482/4A65C4FA $noname  R5 10K {Lib=R}
  (    1 /XCORE/DEBUG )
  (    2 +3V3 )
 )
)
*
{ Allowed footprints by component:
$component C18
 SM*
 C?
 C1-1
$endlist
$component R3
 R?
 SM0603
 SM0805
$endlist
$component R2
 R?
 SM0603
 SM0805
$endlist
$component C17
 SM*
 C?
 C1-1
$endlist
$component C16
 SM*
 C?
 C1-1
$endlist
$component C19
 SM*
 C?
 C1-1
$endlist
$component C2
 SM*
 C?
 C1-1
$endlist
$component C4
 SM*
 C?
 C1-1
$endlist
$component C3
 SM*
 C?
 C1-1
$endlist
$component C1
 SM*
 C?
 C1-1
$endlist
$component C6
 SM*
 C?
 C1-1
$endlist
$component C8
 SM*
 C?
 C1-1
$endlist
$component C7
 SM*
 C?
 C1-1
$endlist
$component C5
 SM*
 C?
 C1-1
$endlist
$component C20
 SM*
 C?
 C1-1
$endlist
$component R7
 R?
 SM0603
 SM0805
$endlist
$component C10
 SM*
 C?
 C1-1
$endlist
$component C12
 SM*
 C?
 C1-1
$endlist
$component C14
 SM*
 C?
 C1-1
$endlist
$component C11
 SM*
 C?
 C1-1
$endlist
$component C9
 SM*
 C?
 C1-1
$endlist
$component C13
 SM*
 C?
 C1-1
$endlist
$component C15
 SM*
 C?
 C1-1
$endlist
$component R1
 R?
 SM0603
 SM0805
$endlist
$component C25
 SM*
 C?
 C1-1
$endlist
$component C24
 SM*
 C?
 C1-1
$endlist
$component C22
 SM*
 C?
 C1-1
$endlist
$component R8
 R?
 SM0603
 SM0805
$endlist
$component R9
 R?
 SM0603
 SM0805
$endlist
$component C23
 SM*
 C?
 C1-1
$endlist
$component C21
 SM*
 C?
 C1-1
$endlist
$component R4
 R?
 SM0603
 SM0805
$endlist
$component R6
 R?
 SM0603
 SM0805
$endlist
$component R5
 R?
 SM0603
 SM0805
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 25 "/XCORE/X0D11" "X0D11"
 U4 5
 U1 64
Net 26 "/XCORE/X0D10" "X0D10"
 U4 6
 U1 1
Net 35 "/XCORE/X0D1" "X0D1"
 R7 2
 U4 1
 U1 15
Net 36 "/XCORE/X0D0" "X0D0"
 U4 2
 U1 16
Net 37 "/XCORE/CLK_OUT" "CLK_OUT"
 R3 1
 R2 1
 U2 4
 U1 9
Net 39 "/XCORE/TRST_N" "TRST_N"
 U1 26
 R4 2
 J2 3
Net 40 "+3V3" "+3V3"
 U6 5
 C18 2
 U2 5
 C20 2
 R7 1
 U4 7
 U4 8
 C10 2
 C12 2
 C14 2
 C11 2
 C9 2
 C13 2
 C25 1
 U1 60
 U1 53
 U1 40
 U1 32
 U1 18
 U1 6
 R4 1
 R6 1
 R5 2
Net 41 "GND" "GND"
 C18 1
 C17 2
 C16 2
 U2 3
 C19 1
 U3 3
 C2 1
 C4 1
 C3 1
 C1 1
 C6 1
 C8 1
 C7 1
 C5 1
 C20 1
 U4 4
 C10 1
 C12 1
 C14 1
 C11 1
 C9 1
 C13 1
 C15 1
 J1 3
 U1 65
 U1 19
 J2 20
 J2 16
 J2 12
 J2 8
 J2 4
Net 42 "" ""
 R2 2
 C16 1
 X1 1
 U2 2
Net 43 "" ""
 C19 2
 U3 5
Net 44 "/XCORE/TDI" "TDI"
 U1 30
 J2 5
Net 45 "/XCORE/TDO" "TDO"
 U1 31
 J2 13
Net 46 "/XCORE/TCK" "TCK"
 U1 29
 J2 9
Net 47 "/XCORE/TMS" "TMS"
 U1 27
 J2 7
Net 48 "" ""
 C22 2
 R9 1
 U5 2
 C21 2
Net 49 "" ""
 R8 1
 R9 2
 C23 2
 U5 4
Net 50 "" ""
 L1 1
 U5 5
Net 51 "" ""
 F1 1
 J1 1
Net 52 "" ""
 U6 2
 C25 2
 C24 2
Net 53 "+5V" "+5V"
 U6 3
 U6 1
 C24 1
 U5 3
 U5 1
 C21 1
 F1 2
Net 54 "+1V0" "+1V0"
 U3 2
 C2 2
 C4 2
 C3 2
 C1 2
 C6 2
 C8 2
 C7 2
 C5 2
 R1 1
 C22 1
 R8 2
 L1 2
 C23 1
 U1 61
 U1 52
 U1 37
 U1 28
 U1 21
 U1 13
 U1 4
Net 55 "/XCORE/RST_N" "RST_N"
 U3 1
 U1 8
 J2 15
 R6 2
Net 56 "" ""
 R3 2
 C17 1
 X1 2
Net 57 "" ""
 C15 2
 R1 2
 U1 20
Net 58 "/XCORE/DEBUG" "DEBUG"
 U1 17
 J2 11
 R5 1
}
#End
