##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockPWM
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for PC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
		5.2::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
		5.3::Critical Path Report for (ClockPWM:R vs. ClockPWM:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ClockPWM                     | Frequency: 63.43 MHz  | Target: 0.20 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 56.63 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: PC_IntClock                  | Frequency: 55.96 MHz  | Target: 0.92 MHz   | 
Clock: POT_theACLK                  | N/A                   | Target: 1.60 MHz   | 
Clock: POT_theACLK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockPWM      ClockPWM       5e+006           4984235     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     PC_IntClock    41666.7          24009       N/A              N/A         N/A              N/A         N/A              N/A         
PC_IntClock   PC_IntClock    1.08333e+006     1065463     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  24934         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25443         CyBUS_CLK(fixed-function):R  
Servo(0)_PAD      23644         ClockPWM:R                   
Servo(1)_PAD      23739         ClockPWM:R                   
Servo(2)_PAD      23177         ClockPWM:R                   
Servo(3)_PAD      22279         ClockPWM:R                   
Tx_1(0)_PAD       30811         PC_IntClock:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockPWM
**************************************
Clock: ClockPWM
Frequency: 63.43 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4984235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                   4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2905   6405  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11535  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11535  4984235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.63 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24009p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14188
-------------------------------------   ----- 
End-of-path arrival time (ps)           14188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell9         2009   2009  24009  RISE       1
\PC:BUART:rx_postpoll\/main_1         macrocell8      5963   7972  24009  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell8      3350  11322  24009  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2865  14188  24009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PC_IntClock
*****************************************
Clock: PC_IntClock
Frequency: 55.96 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6190
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11680
-------------------------------------   ----- 
End-of-path arrival time (ps)           11680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q                      macrocell28     1250   1250  1065463  RISE       1
\PC:BUART:counter_load_not\/main_3           macrocell4      4212   5462  1065463  RISE       1
\PC:BUART:counter_load_not\/q                macrocell4      3350   8812  1065463  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2868  11680  1065463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24009p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14188
-------------------------------------   ----- 
End-of-path arrival time (ps)           14188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell9         2009   2009  24009  RISE       1
\PC:BUART:rx_postpoll\/main_1         macrocell8      5963   7972  24009  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell8      3350  11322  24009  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2865  14188  24009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6190
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11680
-------------------------------------   ----- 
End-of-path arrival time (ps)           11680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q                      macrocell28     1250   1250  1065463  RISE       1
\PC:BUART:counter_load_not\/main_3           macrocell4      4212   5462  1065463  RISE       1
\PC:BUART:counter_load_not\/q                macrocell4      3350   8812  1065463  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2868  11680  1065463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (ClockPWM:R vs. ClockPWM:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4984235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                   4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2905   6405  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11535  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11535  4984235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24009p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14188
-------------------------------------   ----- 
End-of-path arrival time (ps)           14188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell9         2009   2009  24009  RISE       1
\PC:BUART:rx_postpoll\/main_1         macrocell8      5963   7972  24009  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell8      3350  11322  24009  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2865  14188  24009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:pollcount_1\/main_3
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell9       2009   2009  24009  RISE       1
\PC:BUART:pollcount_1\/main_3  macrocell37   5963   7972  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:pollcount_0\/main_2
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell9       2009   2009  24009  RISE       1
\PC:BUART:pollcount_0\/main_2  macrocell38   5963   7972  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_state_2\/main_8
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell9       2009   2009  24009  RISE       1
\PC:BUART:rx_state_2\/main_8  macrocell34   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_last\/main_0
Capture Clock  : \PC:BUART:rx_last\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                 iocell9       2009   2009  24009  RISE       1
\PC:BUART:rx_last\/main_0  macrocell40   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell40         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_state_0\/main_9
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell9       2009   2009  24009  RISE       1
\PC:BUART:rx_state_0\/main_9  macrocell31   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_status_3\/main_6
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell9       2009   2009  24009  RISE       1
\PC:BUART:rx_status_3\/main_6  macrocell39   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6190
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11680
-------------------------------------   ----- 
End-of-path arrival time (ps)           11680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q                      macrocell28     1250   1250  1065463  RISE       1
\PC:BUART:counter_load_not\/main_3           macrocell4      4212   5462  1065463  RISE       1
\PC:BUART:counter_load_not\/q                macrocell4      3350   8812  1065463  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2868  11680  1065463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067286p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -5360
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10687
-------------------------------------   ----- 
End-of-path arrival time (ps)           10687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q     macrocell30   1250   1250  1067286  RISE       1
\PC:BUART:rx_counter_load\/main_0  macrocell7    3214   4464  1067286  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell7    3350   7814  1067286  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2873  10687  1067286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 1067781p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15052
-------------------------------------   ----- 
End-of-path arrival time (ps)           15052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1067781  RISE       1
\PC:BUART:rx_status_4\/main_1                 macrocell9      2250   5830  1067781  RISE       1
\PC:BUART:rx_status_4\/q                      macrocell9      3350   9180  1067781  RISE       1
\PC:BUART:sRX:RxSts\/status_4                 statusicell4    5872  15052  1067781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell4        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PC:BUART:sTX:TxSts\/clock
Path slack     : 1070009p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1070009  RISE       1
\PC:BUART:tx_status_0\/main_3                 macrocell5      3599   7179  1070009  RISE       1
\PC:BUART:tx_status_0\/q                      macrocell5      3350  10529  1070009  RISE       1
\PC:BUART:sTX:TxSts\/status_0                 statusicell3    2296  12825  1070009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxSts\/clock                                 statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071234p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1065559  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   5899   6089  1071234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071414p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q                macrocell26     1250   1250  1065566  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   4660   5910  1071414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072169p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q          macrocell35     1250   1250  1072169  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   3904   5154  1072169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:tx_state_0\/main_3
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1072644p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1070009  RISE       1
\PC:BUART:tx_state_0\/main_3                  macrocell27     3599   7179  1072644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072866p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q         macrocell30     1250   1250  1067286  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   3208   4458  1072866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PC:BUART:txn\/main_3
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1073150p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1073150  RISE       1
\PC:BUART:txn\/main_3                macrocell25     2303   6673  1073150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073191p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q                macrocell27     1250   1250  1066798  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   2882   4132  1073191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073229p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4095
-------------------------------------   ---- 
End-of-path arrival time (ps)           4095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q                macrocell31     1250   1250  1067667  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   2845   4095  1073229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_2\/main_5
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1073361p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell29   1250   1250  1073361  RISE       1
\PC:BUART:tx_state_2\/main_5  macrocell28   5213   6463  1073361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1073543p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073543  RISE       1
\PC:BUART:rx_load_fifo\/main_5       macrocell32   4340   6280  1073543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_2\/main_5
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1073543p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073543  RISE       1
\PC:BUART:rx_state_2\/main_5         macrocell34   4340   6280  1073543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_0\/main_6
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1073588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073588  RISE       1
\PC:BUART:rx_state_0\/main_6         macrocell31   4295   6235  1073588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_3\/main_6
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1073588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073588  RISE       1
\PC:BUART:rx_state_3\/main_6         macrocell33   4295   6235  1073588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_1\/main_2
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1073736p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1065559  RISE       1
\PC:BUART:tx_state_1\/main_2               macrocell26     5897   6087  1073736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:txn\/main_4
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1073795p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q  macrocell28   1250   1250  1065463  RISE       1
\PC:BUART:txn\/main_4    macrocell25   4778   6028  1073795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_1\/main_3
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1073795p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell28   1250   1250  1065463  RISE       1
\PC:BUART:tx_state_1\/main_3  macrocell26   4778   6028  1073795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_0\/main_5
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074075p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073543  RISE       1
\PC:BUART:rx_state_0\/main_5         macrocell31   3808   5748  1074075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_3\/main_5
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1074075p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073543  RISE       1
\PC:BUART:rx_state_3\/main_5         macrocell33   3808   5748  1074075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1074131p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073588  RISE       1
\PC:BUART:rx_load_fifo\/main_6       macrocell32   3752   5692  1074131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_2\/main_6
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1074131p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073588  RISE       1
\PC:BUART:rx_state_2\/main_6         macrocell34   3752   5692  1074131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_0\/main_2
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074137p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1072169  RISE       1
\PC:BUART:rx_state_0\/main_2   macrocell31   4436   5686  1074137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_3\/main_2
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1074137p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1072169  RISE       1
\PC:BUART:rx_state_3\/main_2   macrocell33   4436   5686  1074137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_status_3\/main_2
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1074137p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1072169  RISE       1
\PC:BUART:rx_status_3\/main_2  macrocell39   4436   5686  1074137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:txn\/main_6
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1074249p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q  macrocell29   1250   1250  1073361  RISE       1
\PC:BUART:txn\/main_6   macrocell25   4324   5574  1074249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_1\/main_5
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1074249p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell29   1250   1250  1073361  RISE       1
\PC:BUART:tx_state_1\/main_5  macrocell26   4324   5574  1074249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_0\/main_4
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1074361p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell28   1250   1250  1065463  RISE       1
\PC:BUART:tx_state_0\/main_4  macrocell27   4212   5462  1074361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_2\/main_0
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1074401p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell26   1250   1250  1065566  RISE       1
\PC:BUART:tx_state_2\/main_0  macrocell28   4173   5423  1074401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_bitclk\/main_0
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1074401p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q      macrocell26   1250   1250  1065566  RISE       1
\PC:BUART:tx_bitclk\/main_0  macrocell29   4173   5423  1074401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_0\/main_2
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1074457p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1065559  RISE       1
\PC:BUART:tx_state_0\/main_2               macrocell27     5176   5366  1074457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_0\/main_0
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1074465p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell26   1250   1250  1065566  RISE       1
\PC:BUART:tx_state_0\/main_0  macrocell27   4109   5359  1074465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_2\/main_1
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1074805p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell27   1250   1250  1066798  RISE       1
\PC:BUART:tx_state_2\/main_1  macrocell28   3768   5018  1074805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_bitclk\/main_1
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1074805p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q      macrocell27   1250   1250  1066798  RISE       1
\PC:BUART:tx_bitclk\/main_1  macrocell29   3768   5018  1074805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_0\/main_5
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1074810p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell29         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell29   1250   1250  1073361  RISE       1
\PC:BUART:tx_state_0\/main_5  macrocell27   3763   5013  1074810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_0\/main_7
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074812p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074812  RISE       1
\PC:BUART:rx_state_0\/main_7         macrocell31   3071   5011  1074812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_3\/main_7
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1074812p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074812  RISE       1
\PC:BUART:rx_state_3\/main_7         macrocell33   3071   5011  1074812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1074820p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074812  RISE       1
\PC:BUART:rx_load_fifo\/main_7       macrocell32   3064   5004  1074820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_2\/main_7
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1074820p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074812  RISE       1
\PC:BUART:rx_state_2\/main_7         macrocell34   3064   5004  1074820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  1072169  RISE       1
\PC:BUART:rx_load_fifo\/main_2  macrocell32   3532   4782  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_2\/main_2
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  1072169  RISE       1
\PC:BUART:rx_state_2\/main_2   macrocell34   3532   4782  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:txn\/main_1
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1075291p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q  macrocell26   1250   1250  1065566  RISE       1
\PC:BUART:txn\/main_1    macrocell25   3282   4532  1075291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_1\/main_0
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1075291p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell26   1250   1250  1065566  RISE       1
\PC:BUART:tx_state_1\/main_0  macrocell26   3282   4532  1075291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_0\/main_0
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075347p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1067286  RISE       1
\PC:BUART:rx_state_0\/main_0    macrocell31   3226   4476  1075347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_3\/main_0
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1075347p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1067286  RISE       1
\PC:BUART:rx_state_3\/main_0    macrocell33   3226   4476  1075347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075347p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q        macrocell30   1250   1250  1067286  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_0  macrocell36   3226   4476  1075347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_status_3\/main_0
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075347p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1067286  RISE       1
\PC:BUART:rx_status_3\/main_0   macrocell39   3226   4476  1075347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075359p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1067286  RISE       1
\PC:BUART:rx_load_fifo\/main_0  macrocell32   3214   4464  1075359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_2\/main_0
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075359p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell30   1250   1250  1067286  RISE       1
\PC:BUART:rx_state_2\/main_0    macrocell34   3214   4464  1075359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_1\/q
Path End       : \PC:BUART:rx_state_0\/main_8
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075376p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_1\/q      macrocell37   1250   1250  1070091  RISE       1
\PC:BUART:rx_state_0\/main_8  macrocell31   3197   4447  1075376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_1\/q
Path End       : \PC:BUART:rx_status_3\/main_5
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075376p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_1\/q       macrocell37   1250   1250  1070091  RISE       1
\PC:BUART:rx_status_3\/main_5  macrocell39   3197   4447  1075376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:rx_state_0\/main_10
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075381p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell38   1250   1250  1070096  RISE       1
\PC:BUART:rx_state_0\/main_10  macrocell31   3192   4442  1075381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:rx_status_3\/main_7
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075381p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell38   1250   1250  1070096  RISE       1
\PC:BUART:rx_status_3\/main_7  macrocell39   3192   4442  1075381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075548p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075548  RISE       1
\PC:BUART:rx_bitclk_enable\/main_2   macrocell35   2336   4276  1075548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075564  RISE       1
\PC:BUART:rx_bitclk_enable\/main_0   macrocell35   2320   4260  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:pollcount_1\/main_0
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075564  RISE       1
\PC:BUART:pollcount_1\/main_0        macrocell37   2320   4260  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:pollcount_0\/main_0
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075564  RISE       1
\PC:BUART:pollcount_0\/main_0        macrocell38   2320   4260  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075569  RISE       1
\PC:BUART:rx_bitclk_enable\/main_1   macrocell35   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:pollcount_1\/main_1
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075569  RISE       1
\PC:BUART:pollcount_1\/main_1        macrocell37   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:pollcount_0\/main_1
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075569  RISE       1
\PC:BUART:pollcount_0\/main_1        macrocell38   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_2\/main_2
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1065559  RISE       1
\PC:BUART:tx_state_2\/main_2               macrocell28     3993   4183  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_bitclk\/main_2
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1065559  RISE       1
\PC:BUART:tx_bitclk\/main_2                macrocell29     3993   4183  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:txn\/main_2
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1075696p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q  macrocell27   1250   1250  1066798  RISE       1
\PC:BUART:txn\/main_2    macrocell25   2877   4127  1075696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_1\/main_1
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1075696p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell27   1250   1250  1066798  RISE       1
\PC:BUART:tx_state_1\/main_1  macrocell26   2877   4127  1075696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_0\/main_1
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1075697p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell27   1250   1250  1066798  RISE       1
\PC:BUART:tx_state_0\/main_1  macrocell27   2877   4127  1075697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell27         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075740p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q         macrocell31   1250   1250  1067667  RISE       1
\PC:BUART:rx_load_fifo\/main_1  macrocell32   2833   4083  1075740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_2\/main_1
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075740p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell31   1250   1250  1067667  RISE       1
\PC:BUART:rx_state_2\/main_1  macrocell34   2833   4083  1075740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_0\/main_1
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell31   1250   1250  1067667  RISE       1
\PC:BUART:rx_state_0\/main_1  macrocell31   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_3\/main_1
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell31   1250   1250  1067667  RISE       1
\PC:BUART:rx_state_3\/main_1  macrocell33   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q               macrocell31   1250   1250  1067667  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_1  macrocell36   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_status_3\/main_1
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q        macrocell31   1250   1250  1067667  RISE       1
\PC:BUART:rx_status_3\/main_1  macrocell39   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:txn\/q
Path End       : \PC:BUART:txn\/main_0
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell25         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:txn\/q       macrocell25   1250   1250  1075798  RISE       1
\PC:BUART:txn\/main_0  macrocell25   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q         macrocell33   1250   1250  1067808  RISE       1
\PC:BUART:rx_load_fifo\/main_3  macrocell32   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_2\/main_3
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell33   1250   1250  1067808  RISE       1
\PC:BUART:rx_state_2\/main_3  macrocell34   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_0\/main_3
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell33   1250   1250  1067808  RISE       1
\PC:BUART:rx_state_0\/main_3  macrocell31   2688   3938  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_3\/main_3
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell33   1250   1250  1067808  RISE       1
\PC:BUART:rx_state_3\/main_3  macrocell33   2688   3938  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q               macrocell33   1250   1250  1067808  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_2  macrocell36   2688   3938  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_status_3\/main_3
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075885p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q        macrocell33   1250   1250  1067808  RISE       1
\PC:BUART:rx_status_3\/main_3  macrocell39   2688   3938  1075885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1076028p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q         macrocell34   1250   1250  1067955  RISE       1
\PC:BUART:rx_load_fifo\/main_4  macrocell32   2546   3796  1076028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_2\/main_4
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1076028p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell34   1250   1250  1067955  RISE       1
\PC:BUART:rx_state_2\/main_4  macrocell34   2546   3796  1076028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_0\/main_4
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1076029p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell34   1250   1250  1067955  RISE       1
\PC:BUART:rx_state_0\/main_4  macrocell31   2545   3795  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell31         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_3\/main_4
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1076029p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell34   1250   1250  1067955  RISE       1
\PC:BUART:rx_state_3\/main_4  macrocell33   2545   3795  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell33         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076029p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q               macrocell34   1250   1250  1067955  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_3  macrocell36   2545   3795  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_status_3\/main_4
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1076029p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q        macrocell34   1250   1250  1067955  RISE       1
\PC:BUART:rx_status_3\/main_4  macrocell39   2545   3795  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell39         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_2\/main_3
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1076049p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell28   1250   1250  1065463  RISE       1
\PC:BUART:tx_state_2\/main_3  macrocell28   2525   3775  1076049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_bitclk\/main_3
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1076049p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q      macrocell28   1250   1250  1065463  RISE       1
\PC:BUART:tx_bitclk\/main_3  macrocell29   2525   3775  1076049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell29         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_load_fifo\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076249p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3130
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:rx_load_fifo\/q            macrocell32     1250   1250  1069658  RISE       1
\PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   2705   3955  1076249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_1\/q
Path End       : \PC:BUART:pollcount_1\/main_2
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_1\/q       macrocell37   1250   1250  1070091  RISE       1
\PC:BUART:pollcount_1\/main_2  macrocell37   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:pollcount_1\/main_4
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell38   1250   1250  1070096  RISE       1
\PC:BUART:pollcount_1\/main_4  macrocell37   2302   3552  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:pollcount_0\/main_3
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 1076271p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell38   1250   1250  1070096  RISE       1
\PC:BUART:pollcount_0\/main_3  macrocell38   2302   3552  1076271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell38         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_last\/q
Path End       : \PC:BUART:rx_state_2\/main_9
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_last\/q          macrocell40   1250   1250  1076330  RISE       1
\PC:BUART:rx_state_2\/main_9  macrocell34   2243   3493  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:txn\/main_5
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1076512p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3311
-------------------------------------   ---- 
End-of-path arrival time (ps)           3311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076512  RISE       1
\PC:BUART:txn\/main_5                      macrocell25     3121   3311  1076512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell25         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_1\/main_4
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1076512p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3311
-------------------------------------   ---- 
End-of-path arrival time (ps)           3311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076512  RISE       1
\PC:BUART:tx_state_1\/main_4               macrocell26     3121   3311  1076512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_2\/main_4
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1077387p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2436
-------------------------------------   ---- 
End-of-path arrival time (ps)           2436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076512  RISE       1
\PC:BUART:tx_state_2\/main_4               macrocell28     2246   2436  1077387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell28         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_status_3\/q
Path End       : \PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 1079331p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell39         0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\PC:BUART:rx_status_3\/q       macrocell39    1250   1250  1079331  RISE       1
\PC:BUART:sRX:RxSts\/status_3  statusicell4   2252   3502  1079331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell4        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4984235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                   4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2905   6405  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11535  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11535  4984235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4984239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -4230
----------------------------------------------   ------- 
End-of-path required time (ps)                   4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2901   6401  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11531  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11531  4984239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell2       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4987414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12086
-------------------------------------   ----- 
End-of-path arrival time (ps)           12086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  4984235  RISE       1
\PWM1:PWMUDB:status_2\/main_1          macrocell2      2910   6410  4987414  RISE       1
\PWM1:PWMUDB:status_2\/q               macrocell2      3350   9760  4987414  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2326  12086  4987414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4987421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  4984239  RISE       1
\PWM2:PWMUDB:status_2\/main_1          macrocell1      2910   6410  4987421  RISE       1
\PWM2:PWMUDB:status_2\/q               macrocell1      3350   9760  4987421  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  12079  4987421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4987535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2905   6405  4987535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4987535p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  4984235  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2905   6405  4987535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4987537p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2903   6403  4987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell2       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4987539p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  4984239  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2901   6401  4987539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : \PWM2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4989151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  4985964  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3539   4789  4989151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell2       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM2:PWMUDB:prevCompare1\/clock_0
Path slack     : 4989211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  4989211  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  4989211  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  4989211  RISE       1
\PWM2:PWMUDB:prevCompare1\/main_0     macrocell12     3529   7279  4989211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare1\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_452/main_1
Capture Clock  : Net_452/clock_0
Path slack     : 4989247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7243
-------------------------------------   ---- 
End-of-path arrival time (ps)           7243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  4989247  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  4989247  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  4989247  RISE       1
Net_452/main_1                        macrocell24     3373   7243  4989247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_452/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : \PWM2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4989264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  4985964  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3426   4676  4989264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:runmode_enable\/q
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4989406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:runmode_enable\/q         macrocell18     1250   1250  4986106  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3284   4534  4989406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:runmode_enable\/q
Path End       : \PWM1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4989418p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -6060
----------------------------------------------   ------- 
End-of-path required time (ps)                   4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:runmode_enable\/q         macrocell18     1250   1250  4986106  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3272   4522  4989418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM2:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM2:PWMUDB:prevCompare2\/clock_0
Path slack     : 4989682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6808
-------------------------------------   ---- 
End-of-path arrival time (ps)           6808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  4989682  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  4989682  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  4989682  RISE       1
\PWM2:PWMUDB:prevCompare2\/main_0     macrocell13     2938   6808  4989682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare2\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_463/main_1
Capture Clock  : Net_463/clock_0
Path slack     : 4989687p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  4989682  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  4989682  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  4989682  RISE       1
Net_463/main_1                        macrocell17     2933   6803  4989687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_463/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM2:PWMUDB:status_1\/main_1
Capture Clock  : \PWM2:PWMUDB:status_1\/clock_0
Path slack     : 4989703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6787
-------------------------------------   ---- 
End-of-path arrival time (ps)           6787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  4989682  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  4989682  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  4989682  RISE       1
\PWM2:PWMUDB:status_1\/main_1         macrocell15     2917   6787  4989703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM1:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM1:PWMUDB:prevCompare2\/clock_0
Path slack     : 4990002p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6488
-------------------------------------   ---- 
End-of-path arrival time (ps)           6488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  4989247  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  4989247  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  4989247  RISE       1
\PWM1:PWMUDB:prevCompare2\/main_0     macrocell20     2618   6488  4990002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:prevCompare2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM1:PWMUDB:status_1\/main_1
Capture Clock  : \PWM1:PWMUDB:status_1\/clock_0
Path slack     : 4990002p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6488
-------------------------------------   ---- 
End-of-path arrival time (ps)           6488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  4989247  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  4989247  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  4989247  RISE       1
\PWM1:PWMUDB:status_1\/main_1         macrocell22     2618   6488  4990002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_1\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_462/main_1
Capture Clock  : Net_462/clock_0
Path slack     : 4990136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  4989211  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  4989211  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  4989211  RISE       1
Net_462/main_1                        macrocell16     2604   6354  4990136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_462/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_451/main_1
Capture Clock  : Net_451/clock_0
Path slack     : 4990139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  4990139  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  4990139  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  4990139  RISE       1
Net_451/main_1                        macrocell23     2601   6351  4990139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_451/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM2:PWMUDB:status_0\/clock_0
Path slack     : 4990145p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  4989211  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  4989211  RISE       1
\PWM2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  4989211  RISE       1
\PWM2:PWMUDB:status_0\/main_1         macrocell14     2595   6345  4990145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM1:PWMUDB:prevCompare1\/clock_0
Path slack     : 4990153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  4990139  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  4990139  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  4990139  RISE       1
\PWM1:PWMUDB:prevCompare1\/main_0     macrocell19     2587   6337  4990153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:prevCompare1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM1:PWMUDB:status_0\/clock_0
Path slack     : 4990153p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  4990139  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  4990139  RISE       1
\PWM1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  4990139  RISE       1
\PWM1:PWMUDB:status_0\/main_1         macrocell21     2587   6337  4990153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_0\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:runmode_enable\/q
Path End       : Net_452/main_0
Capture Clock  : Net_452/clock_0
Path slack     : 4991059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:runmode_enable\/q  macrocell18   1250   1250  4986106  RISE       1
Net_452/main_0                  macrocell24   4181   5431  4991059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_452/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : Net_462/main_0
Capture Clock  : Net_462/clock_0
Path slack     : 4991708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  4985964  RISE       1
Net_462/main_0                  macrocell16   3532   4782  4991708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_462/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:runmode_enable\/q
Path End       : Net_463/main_0
Capture Clock  : Net_463/clock_0
Path slack     : 4991815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  4985964  RISE       1
Net_463/main_0                  macrocell17   3425   4675  4991815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_463/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:runmode_enable\/q
Path End       : Net_451/main_0
Capture Clock  : Net_451/clock_0
Path slack     : 4991980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:runmode_enable\/q  macrocell18   1250   1250  4986106  RISE       1
Net_451/main_0                  macrocell23   3260   4510  4991980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_451/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:prevCompare1\/q
Path End       : \PWM2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM2:PWMUDB:status_0\/clock_0
Path slack     : 4992327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare1\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:prevCompare1\/q   macrocell12   1250   1250  4992327  RISE       1
\PWM2:PWMUDB:status_0\/main_0  macrocell14   2913   4163  4992327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:prevCompare2\/q
Path End       : \PWM2:PWMUDB:status_1\/main_0
Capture Clock  : \PWM2:PWMUDB:status_1\/clock_0
Path slack     : 4992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:prevCompare2\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:prevCompare2\/q   macrocell13   1250   1250  4992943  RISE       1
\PWM2:PWMUDB:status_1\/main_0  macrocell15   2297   3547  4992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_1\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:prevCompare2\/q
Path End       : \PWM1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM1:PWMUDB:status_1\/clock_0
Path slack     : 4992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:prevCompare2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:prevCompare2\/q   macrocell20   1250   1250  4992945  RISE       1
\PWM1:PWMUDB:status_1\/main_0  macrocell22   2295   3545  4992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_1\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM2:PWMUDB:runmode_enable\/clock_0
Path slack     : 4992947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk1:ctrlreg\/clock                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  4992947  RISE       1
\PWM2:PWMUDB:runmode_enable\/main_0      macrocell11    2333   3543  4992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:runmode_enable\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:prevCompare1\/q
Path End       : \PWM1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM1:PWMUDB:status_0\/clock_0
Path slack     : 4992949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:prevCompare1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:prevCompare1\/q   macrocell19   1250   1250  4992949  RISE       1
\PWM1:PWMUDB:status_0\/main_0  macrocell21   2291   3541  4992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_0\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM1:PWMUDB:runmode_enable\/clock_0
Path slack     : 4992966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk1:ctrlreg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  4992966  RISE       1
\PWM1:PWMUDB:runmode_enable\/main_0      macrocell18    2314   3524  4992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:runmode_enable\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:status_0\/q
Path End       : \PWM1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_0\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:status_0\/q               macrocell21    1250   1250  4995926  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2324   3574  4995926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/clock                         statusicell2        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:status_0\/q
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_0\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:status_0\/q               macrocell14    1250   1250  4995927  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  4995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2:PWMUDB:status_1\/q
Path End       : \PWM2:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:status_1\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM2:PWMUDB:status_1\/q               macrocell15    1250   1250  4995929  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  4995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM2:PWMUDB:genblk8:stsreg\/clock                         statusicell1        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1:PWMUDB:status_1\/q
Path End       : \PWM1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995951p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (ClockPWM:R#1 vs. ClockPWM:R#2)   5000000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:status_1\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM1:PWMUDB:status_1\/q               macrocell22    1250   1250  4995951  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2299   3549  4995951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM1:PWMUDB:genblk8:stsreg\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

