{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566936843582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566936843583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 17:14:03 2019 " "Processing started: Tue Aug 27 17:14:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566936843583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936843583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AOC_AllanPortes -c AOC_AllanPortes " "Command: quartus_map --read_settings_files=on --write_settings_files=off AOC_AllanPortes -c AOC_AllanPortes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936843583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566936843888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566936843888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Program_Counter.v(11) " "Verilog HDL information at Program_Counter.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Program_Counter.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Program_Counter.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1566936854302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Program_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file Program_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInstruction " "Found entity 1: MemoryInstruction" {  } { { "MemoryInstruction.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MemoryInstruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Found entity 1: RegBank" {  } { { "RegBank.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/RegBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitExtender.v 1 1 " "Found 1 design units, including 1 entities, in source file BitExtender.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitExtender " "Found entity 1: BitExtender" {  } { { "BitExtender.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/BitExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BigMux.v 1 1 " "Found 1 design units, including 1 entities, in source file BigMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BigMux " "Found entity 1: BigMux" {  } { { "BigMux.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/BigMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxBank1.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxBank1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxBank1 " "Found entity 1: MuxBank1" {  } { { "MuxBank1.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MuxBank1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxULA.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxULA.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxULA " "Found entity 1: MuxULA" {  } { { "MuxULA.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MuxULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxDataMem.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxDataMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxDataMem " "Found entity 1: MuxDataMem" {  } { { "MuxDataMem.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MuxDataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxBitExtender.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxBitExtender.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxBitExtender " "Found entity 1: MuxBitExtender" {  } { { "MuxBitExtender.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MuxBitExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_Module/Conversor_BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file IO_Module/Conversor_BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 Conversor_BCD " "Found entity 1: Conversor_BCD" {  } { { "IO_Module/Conversor_BCD.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/IO_Module/Conversor_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "inputcontrol inputControl Processador.v(66) " "Verilog HDL Declaration information at Processador.v(66): object \"inputcontrol\" differs only in case from object \"inputControl\" in the same scope" {  } { { "Processador.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1566936854310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processador.v 1 1 " "Found 1 design units, including 1 entities, in source file Processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitExtender26.v 1 1 " "Found 1 design units, including 1 entities, in source file BitExtender26.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitExtender26 " "Found entity 1: BitExtender26" {  } { { "BitExtender26.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/BitExtender26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854311 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "/Documents/ProcessadorSEM.v " "Can't analyze file -- file /Documents/ProcessadorSEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1566936854311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_Module/InOut_Module.v 1 1 " "Found 1 design units, including 1 entities, in source file IO_Module/InOut_Module.v" { { "Info" "ISGN_ENTITY_NAME" "1 InOut_Module " "Found entity 1: InOut_Module" {  } { { "IO_Module/InOut_Module.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/IO_Module/InOut_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_Module/Display.v 1 1 " "Found 1 design units, including 1 entities, in source file IO_Module/Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "IO_Module/Display.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/IO_Module/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_Module/MUXInput.v 1 1 " "Found 1 design units, including 1 entities, in source file IO_Module/MUXInput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXInput " "Found entity 1: MUXInput" {  } { { "IO_Module/MUXInput.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/IO_Module/MUXInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Deboucer.v 1 1 " "Found 1 design units, including 1 entities, in source file Deboucer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce_v " "Found entity 1: DeBounce_v" {  } { { "Deboucer.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Deboucer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file Temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxInput.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxInput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxInput " "Found entity 1: MuxInput" {  } { { "MuxInput.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MuxInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566936854315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566936854374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Processador.v(144) " "Verilog HDL assignment warning at Processador.v(144): truncated value with size 32 to match size of target (1)" {  } { { "Processador.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1566936854376 "|Processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Temporizador:Temp " "Elaborating entity \"Temporizador\" for hierarchy \"Temporizador:Temp\"" {  } { { "Processador.v" "Temp" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936854377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:PC\"" {  } { { "Processador.v" "PC" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936854378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Program_Counter.v(26) " "Verilog HDL assignment warning at Program_Counter.v(26): truncated value with size 32 to match size of target (10)" {  } { { "Program_Counter.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Program_Counter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1566936854379 "|Processador|Program_Counter:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInstruction MemoryInstruction:InstrMem " "Elaborating entity \"MemoryInstruction\" for hierarchy \"MemoryInstruction:InstrMem\"" {  } { { "Processador.v" "InstrMem" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936854379 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "61 60 0 0 mem MemoryInstruction.v(208) " "Verilog HDL error at MemoryInstruction.v(208): index 61 cannot fall outside the declared range \[60:0\] for dimension 0 of array \"mem\"" {  } { { "MemoryInstruction.v" "" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/MemoryInstruction.v" 208 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936854400 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MemoryInstruction:InstrMem " "Can't elaborate user hierarchy \"MemoryInstruction:InstrMem\"" {  } { { "Processador.v" "InstrMem" { Text "/home-local/aluno/Downloads/AOC_AllanPortes/Processador.v" 149 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566936854409 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "893 " "Peak virtual memory: 893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566936854476 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 27 17:14:14 2019 " "Processing ended: Tue Aug 27 17:14:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566936854476 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566936854476 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566936854476 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854476 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566936854593 ""}
