Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    LALO-PC
Date:        Thu Mar 15 11:32:43 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch barrelSRL00_barrelSRL_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\barrelSRL00_barrelSRL.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Thu Mar 15 11:32:44 2018

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\barrelSRL00_barrelSRL.srr"
Running: barrelSRL in foreground

Running proj_1|barrelSRL

Running: compile (Compile) on proj_1|barrelSRL
# Thu Mar 15 11:32:45 2018

Running: compile_flow (Compile Process) on proj_1|barrelSRL
# Thu Mar 15 11:32:45 2018

Running: compiler (Compile Input) on proj_1|barrelSRL
# Thu Mar 15 11:32:45 2018
Copied C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\synwork\barrelSRL00_barrelSRL_comp.srs to C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\barrelSRL00_barrelSRL.srs

compiler completed
# Thu Mar 15 11:32:47 2018

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|barrelSRL
# Thu Mar 15 11:32:47 2018

multi_srs_gen completed
# Thu Mar 15 11:32:48 2018

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\synwork\barrelSRL00_barrelSRL_mult.srs to C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\barrelSRL00_barrelSRL.srs
Copied C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\barrelSRL00_barrelSRL.srr to C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\barrelSRL00_barrelSRL.srf
Complete: Compile Process on proj_1|barrelSRL

Running: premap (Pre-mapping) on proj_1|barrelSRL
# Thu Mar 15 11:32:48 2018

premap completed with warnings
# Thu Mar 15 11:32:49 2018

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|barrelSRL

Running: map (Map) on proj_1|barrelSRL
# Thu Mar 15 11:32:49 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|barrelSRL
# Thu Mar 15 11:32:49 2018
Copied C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\synwork\barrelSRL00_barrelSRL_m.srm to C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\barrelSRL00_barrelSRL.srm

fpga_mapper completed with warnings
# Thu Mar 15 11:32:52 2018

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|barrelSRL
Copied C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\barrelSRL00_barrelSRL.srr to C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\barrelSRL00_barrelSRL.srf
Complete: Logic Synthesis on proj_1|barrelSRL
TCL script complete: "barrelSRL00_barrelSRL_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\lalo\Desktop\quinto semestre\arquitectura\barrelSRL00\barrelSRL\proj_1.prj
batch mode default:no
