vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\bilet_20\bilet_20.vhd"
