{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727391677663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727391677663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 17:01:17 2024 " "Processing started: Thu Sep 26 17:01:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727391677663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391677663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391677663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727391678288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727391678288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 3 3 " "Found 3 design units, including 3 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685585 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_enable " "Found entity 2: clock_enable" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685585 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff_en " "Found entity 3: my_dff_en" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spimaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file spimaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spiMaster " "Found entity 1: spiMaster" {  } { { "spiMaster.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/spiMaster.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vgaController.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/videoGen.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.sv 1 1 " "Found 1 design units, including 1 entities, in source file mef.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEF " "Found entity 1: MEF" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pantalla_inicial.sv 1 1 " "Found 1 design units, including 1 entities, in source file pantalla_inicial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pantalla_Inicial " "Found entity 1: Pantalla_Inicial" {  } { { "Pantalla_Inicial.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Pantalla_Inicial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixRegister " "Found entity 1: matrixRegister" {  } { { "matrixRegister.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixControl " "Found entity 1: matrixControl" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file mef_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_testbench " "Found entity 1: MEF_testbench" {  } { { "MEF_testbench.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727391685609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391685609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Idebounced MEF.sv(218) " "Verilog HDL Implicit Net warning at MEF.sv(218): created implicit net for \"Idebounced\"" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wdebounced MEF.sv(223) " "Verilog HDL Implicit Net warning at MEF.sv(223): created implicit net for \"Wdebounced\"" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685609 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MEF.sv(219) " "Verilog HDL Instantiation warning at MEF.sv(219): instance has no name" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 219 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727391685609 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MEF.sv(224) " "Verilog HDL Instantiation warning at MEF.sv(224): instance has no name" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 224 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1727391685609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MEF " "Elaborating entity \"MEF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727391685641 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "W_deb MEF.sv(161) " "Output port \"W_deb\" at MEF.sv(161) has no driver" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727391685649 "|MEF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I_deb MEF.sv(162) " "Output port \"I_deb\" at MEF.sv(162) has no driver" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727391685649 "|MEF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "MEF.sv" "vgapll" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "MEF.sv" "vgaCont" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pantalla_Inicial Pantalla_Inicial:pantallaInicial " "Elaborating entity \"Pantalla_Inicial\" for hierarchy \"Pantalla_Inicial:pantallaInicial\"" {  } { { "MEF.sv" "pantallaInicial" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:vgagen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:vgagen\"" {  } { { "MEF.sv" "vgagen" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:comb_4 " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:comb_4\"" {  } { { "MEF.sv" "comb_4" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_enable Debounce:comb_4\|clock_enable:u1 " "Elaborating entity \"clock_enable\" for hierarchy \"Debounce:comb_4\|clock_enable:u1\"" {  } { { "Debounce.sv" "u1" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Debounce.sv(33) " "Verilog HDL assignment warning at Debounce.sv(33): truncated value with size 32 to match size of target (27)" {  } { { "Debounce.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727391685676 "|MEF|Debounce:comb_4|clock_enable:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff_en Debounce:comb_4\|my_dff_en:d0 " "Elaborating entity \"my_dff_en\" for hierarchy \"Debounce:comb_4\|my_dff_en:d0\"" {  } { { "Debounce.sv" "d0" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/Debounce.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixControl matrixControl:u_matrixControl " "Elaborating entity \"matrixControl\" for hierarchy \"matrixControl:u_matrixControl\"" {  } { { "MEF.sv" "u_matrixControl" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixRegister matrixRegister:u_matrixRegister " "Elaborating entity \"matrixRegister\" for hierarchy \"matrixRegister:u_matrixRegister\"" {  } { { "MEF.sv" "u_matrixRegister" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391685676 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727391686162 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[0\] matrixControl:u_matrixControl\|temp_matrix\[0\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[0\]~1 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[0\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[0\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[0\]~1\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727391686173 "|MEF|matrixControl:u_matrixControl|temp_matrix[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[1\] matrixControl:u_matrixControl\|temp_matrix\[1\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[1\]~5 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[1\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[1\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[1\]~5\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727391686173 "|MEF|matrixControl:u_matrixControl|temp_matrix[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[2\] matrixControl:u_matrixControl\|temp_matrix\[2\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[2\]~9 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[2\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[2\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[2\]~9\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727391686173 "|MEF|matrixControl:u_matrixControl|temp_matrix[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[3\] matrixControl:u_matrixControl\|temp_matrix\[3\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[3\]~13 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[3\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[3\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[3\]~13\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727391686173 "|MEF|matrixControl:u_matrixControl|temp_matrix[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[4\] matrixControl:u_matrixControl\|temp_matrix\[4\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[4\]~17 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[4\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[4\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[4\]~17\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727391686173 "|MEF|matrixControl:u_matrixControl|temp_matrix[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[5\] matrixControl:u_matrixControl\|temp_matrix\[5\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[5\]~21 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[5\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[5\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[5\]~21\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727391686173 "|MEF|matrixControl:u_matrixControl|temp_matrix[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[6\] matrixControl:u_matrixControl\|temp_matrix\[6\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[6\]~25 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[6\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[6\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[6\]~25\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727391686173 "|MEF|matrixControl:u_matrixControl|temp_matrix[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[7\] matrixControl:u_matrixControl\|temp_matrix\[7\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[7\]~29 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[7\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[7\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[7\]~29\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727391686173 "|MEF|matrixControl:u_matrixControl|temp_matrix[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixControl:u_matrixControl\|temp_matrix\[8\] matrixControl:u_matrixControl\|temp_matrix\[8\]~_emulated matrixControl:u_matrixControl\|temp_matrix\[8\]~33 " "Register \"matrixControl:u_matrixControl\|temp_matrix\[8\]\" is converted into an equivalent circuit using register \"matrixControl:u_matrixControl\|temp_matrix\[8\]~_emulated\" and latch \"matrixControl:u_matrixControl\|temp_matrix\[8\]~33\"" {  } { { "matrixControl.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/matrixControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727391686173 "|MEF|matrixControl:u_matrixControl|temp_matrix[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1727391686173 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[1\] GND " "Pin \"estado\[1\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|estado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[2\] GND " "Pin \"estado\[2\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|estado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[3\] GND " "Pin \"estado\[3\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|estado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] GND " "Pin \"g\[4\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] GND " "Pin \"g\[5\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] GND " "Pin \"g\[6\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[7\] GND " "Pin \"g\[7\]\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "W_deb GND " "Pin \"W_deb\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|W_deb"} { "Warning" "WMLS_MLS_STUCK_PIN" "I_deb GND " "Pin \"I_deb\" is stuck at GND" {  } { { "MEF.sv" "" { Text "C:/Users/gabri/OneDrive/Desktop/Proyectos pichudos/GGuzman_SHernandez_SChen_digital-design-lab-2024/Laboratorio3/MEF.sv" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727391686274 "|MEF|I_deb"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727391686274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727391686358 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727391686578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727391686717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727391686717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727391686765 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727391686765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "212 " "Implemented 212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727391686765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727391686765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727391686782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 17:01:26 2024 " "Processing ended: Thu Sep 26 17:01:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727391686782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727391686782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727391686782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727391686782 ""}
