{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588751744756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588751744756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 15:55:44 2020 " "Processing started: Wed May 06 15:55:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588751744756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588751744756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_with_VHDL -c seven_with_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_with_VHDL -c seven_with_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588751744756 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1588751744935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1588751745086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_with_vhdl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seven_with_vhdl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seven_with_VHDL " "Found entity 1: seven_with_VHDL" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588751745179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1588751745179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_with_VHDL " "Elaborating entity \"seven_with_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1588751745199 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name5 " "Pin \"pin_name5\" is missing source" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 336 808 984 352 "pin_name5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1588751745251 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name6 " "Pin \"pin_name6\" is missing source" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 352 808 984 368 "pin_name6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1588751745252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name7 " "Pin \"pin_name7\" is missing source" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 368 808 984 384 "pin_name7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1588751745252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name8 " "Pin \"pin_name8\" is missing source" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 384 808 984 400 "pin_name8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1588751745252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name9 " "Pin \"pin_name9\" is missing source" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 400 808 984 416 "pin_name9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1588751745252 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name10 " "Pin \"pin_name10\" is missing source" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 416 808 984 432 "pin_name10" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1588751745253 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name11 " "Pin \"pin_name11\" is missing source" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 432 808 984 448 "pin_name11" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1588751745253 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name1 " "Pin \"pin_name1\" not connected" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 440 392 568 456 "pin_name1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1588751745260 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name2 " "Pin \"pin_name2\" not connected" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 456 400 568 472 "pin_name2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1588751745260 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name3 " "Pin \"pin_name3\" not connected" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 472 400 568 488 "pin_name3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1588751745260 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name4 " "Pin \"pin_name4\" not connected" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 488 400 568 504 "pin_name4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1588751745260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test_vec.vhd 2 1 " "Using design file test_vec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_vec-rtl " "Found design unit 1: test_vec-rtl" {  } { { "test_vec.vhd" "" { Text "C:/altera/13.1/seven_stage_shower_with_VHDL/test_vec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588751745617 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_vec " "Found entity 1: test_vec" {  } { { "test_vec.vhd" "" { Text "C:/altera/13.1/seven_stage_shower_with_VHDL/test_vec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1588751745617 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1588751745617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_vec test_vec:inst1 " "Elaborating entity \"test_vec\" for hierarchy \"test_vec:inst1\"" {  } { { "seven_with_VHDL.bdf" "inst1" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 448 616 816 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1588751745622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name5 GND " "Pin \"pin_name5\" is stuck at GND" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 336 808 984 352 "pin_name5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588751746104 "|seven_with_VHDL|pin_name5"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name6 GND " "Pin \"pin_name6\" is stuck at GND" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 352 808 984 368 "pin_name6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588751746104 "|seven_with_VHDL|pin_name6"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name7 GND " "Pin \"pin_name7\" is stuck at GND" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 368 808 984 384 "pin_name7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588751746104 "|seven_with_VHDL|pin_name7"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name8 GND " "Pin \"pin_name8\" is stuck at GND" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 384 808 984 400 "pin_name8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588751746104 "|seven_with_VHDL|pin_name8"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name9 GND " "Pin \"pin_name9\" is stuck at GND" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 400 808 984 416 "pin_name9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588751746104 "|seven_with_VHDL|pin_name9"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name10 GND " "Pin \"pin_name10\" is stuck at GND" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 416 808 984 432 "pin_name10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588751746104 "|seven_with_VHDL|pin_name10"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name11 GND " "Pin \"pin_name11\" is stuck at GND" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 432 808 984 448 "pin_name11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588751746104 "|seven_with_VHDL|pin_name11"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE1 GND " "Pin \"DE1\" is stuck at GND" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 536 608 784 552 "DE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588751746104 "|seven_with_VHDL|DE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE2 GND " "Pin \"DE2\" is stuck at GND" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 576 608 784 592 "DE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588751746104 "|seven_with_VHDL|DE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DE3 GND " "Pin \"DE3\" is stuck at GND" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 624 608 784 640 "DE3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1588751746104 "|seven_with_VHDL|DE3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1588751746104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1588751746198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588751746198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name1 " "No output dependent on input pin \"pin_name1\"" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 440 392 568 456 "pin_name1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588751746255 "|seven_with_VHDL|pin_name1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name2 " "No output dependent on input pin \"pin_name2\"" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 456 400 568 472 "pin_name2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588751746255 "|seven_with_VHDL|pin_name2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name3 " "No output dependent on input pin \"pin_name3\"" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 472 400 568 488 "pin_name3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588751746255 "|seven_with_VHDL|pin_name3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name4 " "No output dependent on input pin \"pin_name4\"" {  } { { "seven_with_VHDL.bdf" "" { Schematic "C:/altera/13.1/seven_stage_shower_with_VHDL/seven_with_VHDL.bdf" { { 488 400 568 504 "pin_name4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588751746255 "|seven_with_VHDL|pin_name4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1588751746255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1588751746255 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1588751746255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1588751746255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588751746281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 15:55:46 2020 " "Processing ended: Wed May 06 15:55:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588751746281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588751746281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588751746281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588751746281 ""}
