// Seed: 998563799
module module_0;
  wire id_1;
  ;
  assign module_1.id_1 = 0;
endmodule
program module_1 (
    output wand id_0,
    input tri id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    output wand id_6,
    input wor id_7,
    input wor id_8,
    input tri id_9
    , id_12,
    output wor id_10
);
  logic id_13 = 1;
  logic id_14 = 1;
  module_0 modCall_1 ();
endprogram
module module_2 #(
    parameter id_3 = 32'd91
) (
    output wire id_0,
    output wor id_1,
    output wand id_2,
    output uwire _id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6,
    input wire id_7,
    input wand id_8,
    input tri id_9,
    inout logic id_10,
    output supply1 id_11,
    output tri1 id_12,
    output uwire id_13,
    input tri1 id_14,
    output wire id_15,
    input tri id_16,
    input supply1 id_17
);
  module_0 modCall_1 ();
  logic [id_3 : id_3] id_19;
  assign id_2 = -1;
  always id_10 <= -1 | id_6;
endmodule
