`timescale 1ns / 1ps
module LogicSLT(
    input [2:0] OP,
    input [15:0] A,
    input [15:0] B,
    output lt,
    output eq,
    output [15:0] OUT
    );
    
endmodule