

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>de_canonicalize.v &mdash; Raisin64 0.1 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="de_isa_def.vh" href="de_isa_def.html" />
    <link rel="prev" title="de_badDetect.v" href="de_badDetect.html" /> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> Raisin64
          

          
          </a>

          
            
            
              <div class="version">
                0.1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../cpu.html">Raisin64 CPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../software.html">Code Snippets and Software</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools.html">Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nexysddr.html">Nexys 4 DDR Reference Implementation</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../modules.html">Reference Index</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../isa.html">Raisin64 Instruction Set</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../modules.html">Verilog Module Index</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="de_badDetect.html">de_badDetect.v</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">de_canonicalize.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="de_isa_def.html">de_isa_def.vh</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_advint.html">ex_advint.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_alu.html">ex_alu.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="raisin64.html">Raisin64.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="rf_reg.html">rf_reg.v</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Raisin64</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../../modules.html">Reference Index</a> &raquo;</li>
        
          <li><a href="../modules.html">Verilog Module Index</a> &raquo;</li>
        
      <li>de_canonicalize.v</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/cpu/modules/de_canonicalize.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="de-canonicalize-v">
<h1>de_canonicalize.v<a class="headerlink" href="#de-canonicalize-v" title="Permalink to this headline">¶</a></h1>
<div class="figure align-center" id="id1">
<object data="../../_images/symbol-9bf243b0d9f8b64cdd27eeb4d009f6eb4861d823.svg" type="image/svg+xml">
            <p class="warning">de_canonicalize.v</p></object>
<p class="caption"><span class="caption-text">de_canonicalize.v</span><a class="headerlink" href="#id1" title="Permalink to this image">¶</a></p>
</div>
<div class="highlight-verilog notranslate"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">//Raisin64 Decode Unit - Opcode Canonicalization</span>
<span class="c1">//Converts compact instructions into their true 64-bit native format</span>

<span class="k">module</span> <span class="n">de_canonicalize</span><span class="p">(</span>
    <span class="c1">//# {{data|Instruction Data}}</span>
    <span class="k">input</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">instIn</span><span class="p">,</span>
    <span class="k">output</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">instOut</span>
    <span class="p">);</span>

    <span class="no">`include</span> <span class="s">&quot;de_isa_def.vh&quot;</span>

    <span class="kt">reg</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">instOut_pre</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">instOut</span> <span class="o">=</span> <span class="n">instOut_pre</span><span class="p">;</span>

    <span class="c1">//Expands input instruction into full 64-bit format</span>
    <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="n">instOut_pre</span> <span class="o">=</span> <span class="mh">64&#39;h0</span><span class="p">;</span>

        <span class="c1">//Set the output size field appropriately</span>
        <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">62</span><span class="p">]</span> <span class="o">=</span> <span class="mh">2&#39;h3</span><span class="p">;</span>

        <span class="c1">//16-Bit input instructions</span>
        <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">instIn</span><span class="p">[</span><span class="mh">63</span><span class="p">])</span>
        <span class="k">begin</span>
            <span class="c1">//Switch on Opcode field</span>
            <span class="k">case</span><span class="p">(</span><span class="n">instIn</span><span class="p">[</span><span class="mh">62</span><span class="o">:</span><span class="mh">60</span><span class="p">])</span>
                <span class="no">`OP16_ADD</span><span class="o">:</span>     <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span> <span class="o">=</span> <span class="no">`OP_ADD</span><span class="p">;</span> <span class="c1">//ADD Rd = Rd + Rs</span>
                <span class="no">`OP16_SUB</span><span class="o">:</span>     <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span> <span class="o">=</span> <span class="no">`OP_SUB</span><span class="p">;</span> <span class="c1">//SUB Rd = Rd - Rs</span>
                <span class="no">`OP16_ADDI</span><span class="o">:</span>    <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span> <span class="o">=</span> <span class="no">`OP_ADDI</span><span class="p">;</span> <span class="c1">//ADDI Rd = Rd + sign_extend(imm)</span>
                <span class="no">`OP16_SUBI</span><span class="o">:</span>    <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span> <span class="o">=</span> <span class="no">`OP_SUBI</span><span class="p">;</span> <span class="c1">//SUBI Rd = Rd - imm</span>
                <span class="no">`OP16_SYSCALL</span><span class="o">:</span> <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span> <span class="o">=</span> <span class="no">`OP_SYSCALL</span><span class="p">;</span> <span class="c1">//SYSCALL</span>
                <span class="no">`OP16_J</span><span class="o">:</span>       <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span> <span class="o">=</span> <span class="no">`OP_J</span><span class="p">;</span> <span class="c1">//J Rs</span>
                <span class="no">`OP16_JAL</span><span class="o">:</span>     <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span> <span class="o">=</span> <span class="no">`OP_JAL</span><span class="p">;</span> <span class="c1">//JAL Rs</span>
            <span class="k">endcase</span>

            <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">55</span><span class="o">:</span><span class="mh">50</span><span class="p">]</span> <span class="o">=</span> <span class="n">instIn</span><span class="p">[</span><span class="mh">59</span><span class="o">:</span><span class="mh">54</span><span class="p">];</span> <span class="c1">//Put the Rd/Rs1 into Rd</span>
            <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">49</span><span class="o">:</span><span class="mh">44</span><span class="p">]</span> <span class="o">=</span> <span class="mh">6&#39;h0</span><span class="p">;</span> <span class="c1">//Rd2 is not used in this format</span>
            <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">43</span><span class="o">:</span><span class="mh">38</span><span class="p">]</span> <span class="o">=</span> <span class="n">instIn</span><span class="p">[</span><span class="mh">59</span><span class="o">:</span><span class="mh">54</span><span class="p">];</span> <span class="c1">//Put the Rd/Rs1 into Rs1</span>
            <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">37</span><span class="o">:</span><span class="mh">32</span><span class="p">]</span> <span class="o">=</span> <span class="n">instIn</span><span class="p">[</span><span class="mh">53</span><span class="o">:</span><span class="mh">48</span><span class="p">];</span> <span class="c1">//Populate Rs2 (imm type instructions ignore this)</span>

            <span class="c1">//Sign extended immediate field and populate</span>
            <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="o">=</span> <span class="p">{{</span><span class="mh">26</span><span class="p">{</span><span class="n">instIn</span><span class="p">[</span><span class="mh">53</span><span class="p">]}},</span><span class="n">instIn</span><span class="p">[</span><span class="mh">53</span><span class="o">:</span><span class="mh">48</span><span class="p">]};</span> <span class="c1">//reg type instructions ignore this</span>
        <span class="k">end</span>

        <span class="c1">//32-bit instructions</span>
        <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">instIn</span><span class="p">[</span><span class="mh">62</span><span class="p">])</span>
        <span class="k">begin</span>
            <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span> <span class="o">=</span> <span class="n">instIn</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">];</span> <span class="c1">//Set Type/Unit/Op fields</span>
            <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">55</span><span class="o">:</span><span class="mh">50</span><span class="p">]</span> <span class="o">=</span> <span class="n">instIn</span><span class="p">[</span><span class="mh">55</span><span class="o">:</span><span class="mh">50</span><span class="p">];</span> <span class="c1">//Set Rd</span>

            <span class="c1">//32I-Type instruction</span>
            <span class="k">if</span><span class="p">(</span><span class="n">instIn</span><span class="p">[</span><span class="mh">61</span><span class="p">])</span> <span class="k">begin</span>
                <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">43</span><span class="o">:</span><span class="mh">38</span><span class="p">]</span> <span class="o">=</span> <span class="n">instIn</span><span class="p">[</span><span class="mh">49</span><span class="o">:</span><span class="mh">44</span><span class="p">];</span> <span class="c1">//Set Rs1</span>

                <span class="c1">//Sign-Extended type</span>
                <span class="k">if</span><span class="p">(</span><span class="n">instIn</span><span class="p">[</span><span class="mh">60</span><span class="p">]</span> <span class="o">||</span> <span class="c1">//Most sign-extended Ops (remember, JALI and JI are invalid for 32I)</span>
                   <span class="n">instIn</span><span class="p">[</span><span class="mh">60</span><span class="o">:</span><span class="mh">58</span><span class="p">]</span><span class="o">==</span><span class="mh">3&#39;h0</span> <span class="o">||</span> <span class="c1">//ADDI/SUBI signed versions sign extend</span>
                   <span class="n">instIn</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span><span class="o">==</span><span class="no">`OP_SLTI</span> <span class="o">||</span> <span class="c1">//SLTI and SGTI are signed and sign extend</span>
                   <span class="n">instIn</span><span class="p">[</span><span class="mh">61</span><span class="o">:</span><span class="mh">56</span><span class="p">]</span><span class="o">==</span><span class="no">`OP_SGTI</span><span class="p">)</span>
                      <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{{</span><span class="mh">20</span><span class="p">{</span><span class="n">instIn</span><span class="p">[</span><span class="mh">43</span><span class="p">]}},</span><span class="n">instIn</span><span class="p">[</span><span class="mh">43</span><span class="o">:</span><span class="mh">32</span><span class="p">]};</span> 
                <span class="c1">//Non Sign-extended type</span>
                <span class="k">else</span> <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">instIn</span><span class="p">[</span><span class="mh">43</span><span class="o">:</span><span class="mh">32</span><span class="p">];</span>

            <span class="c1">//32R-Type instructions</span>
            <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
                <span class="c1">//Set the other operands</span>
                <span class="n">instOut_pre</span><span class="p">[</span><span class="mh">49</span><span class="o">:</span><span class="mh">32</span><span class="p">]</span> <span class="o">=</span> <span class="n">instIn</span><span class="p">[</span><span class="mh">49</span><span class="o">:</span><span class="mh">32</span><span class="p">];</span>

                <span class="c1">//No immediate</span>
            <span class="k">end</span>
        <span class="k">end</span>
        <span class="c1">//64-bit instructions</span>
        <span class="k">else</span> <span class="n">instOut_pre</span> <span class="o">=</span> <span class="n">instIn</span><span class="p">;</span>
    <span class="k">end</span>
<span class="k">endmodule</span>
</pre></div>
</td></tr></table></div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="de_isa_def.html" class="btn btn-neutral float-right" title="de_isa_def.vh" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="de_badDetect.html" class="btn btn-neutral" title="de_badDetect.v" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, Christopher Parish

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
    

  

  <script type="text/javascript" src="../../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>