#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  7 16:47:16 2020
# Process ID: 12580
# Current directory: C:/Users/PikesPlace/Documents/HW5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19560 C:\Users\PikesPlace\Documents\HW5\HW5.xpr
# Log file: C:/Users/PikesPlace/Documents/HW5/vivado.log
# Journal file: C:/Users/PikesPlace/Documents/HW5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/PikesPlace/Documents/HW5/HW5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 667.203 ; gain = 86.340
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'DA_1' [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim/xsim.dir/RISC_CPU_PIPELINE_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  7 17:59:58 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 738.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 767.039 ; gain = 28.375
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'DA_1' [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 789.164 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'DA_1' [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'DA_1' [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'DA_1' [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v:40]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v w ]
add_files -fileset sim_1 C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v
update_compile_order -fileset sim_1
set_property top Register_file_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Register_file_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Register_file_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Register_file_TB_behav xil_defaultlib.Register_file_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'DA' on this module [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v:15]
ERROR: [VRFC 10-3180] cannot find port 'RW' on this module [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Register_file_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Register_file_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file_TB
ERROR: [VRFC 10-1412] syntax error near endmodule [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v:67]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v:67]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Register_file_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Register_file_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file_TB
ERROR: [VRFC 10-1412] syntax error near endmodule [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v:48]
ERROR: [VRFC 10-2790] Verilog 2000 keyword endmodule used in incorrect context [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v:48]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Register_file_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Register_file_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Register_file_TB_behav xil_defaultlib.Register_file_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'DA_1' [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.Register_file_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Register_file_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim/xsim.dir/Register_file_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  7 18:44:38 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Register_file_TB_behav -key {Behavioral:sim_1:Functional:Register_file_TB} -tclbatch {Register_file_TB.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/clk was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/rst was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/PC was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/PC_1 was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/PC_2 was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/IR was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/RW was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/DA was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/MD was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/BS was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/PS was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/MW was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/FS was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/SH was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/A was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/B was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/VxorN was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/F was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/Data_out was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/D_DATA was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/RW_1 was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/Bus_Anet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/Bus_Bnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/Data_outnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/Fnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/BrAnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/RAAnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/IRnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/BrA was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/RAA was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/PC_1net was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/PC_net was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/Bus_Dnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/RWnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/PSnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/MWnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/VxorNnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/Znet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/MDnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/BSnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/SHnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/FSnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/AAnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/BAnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/DAnet was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/A_DATA was not found in the design.
WARNING: Simulation object /RISC_CPU_PIPELINE_tb/uut/B_DATA was not found in the design.
source Register_file_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Register_file_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 895.820 ; gain = 4.125
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Register_file_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Register_file_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Register_file_TB_behav xil_defaultlib.Register_file_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'DA_1' [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.Register_file_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Register_file_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 895.820 ; gain = 0.000
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Register_file_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Register_file_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Register_file_TB_behav xil_defaultlib.Register_file_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'DA_1' [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Register_file_TB_behav -key {Behavioral:sim_1:Functional:Register_file_TB} -tclbatch {Register_file_TB.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source Register_file_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Register_file_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 895.820 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Register_file_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Register_file_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/Register_file_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Register_file_TB_behav xil_defaultlib.Register_file_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.Register_file_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Register_file_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 896.645 ; gain = 0.000
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top RISC_CPU_PIPELINE_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
WARNING: Simulation object /Register_file_TB/uut/clk was not found in the design.
WARNING: Simulation object /Register_file_TB/uut/rst was not found in the design.
WARNING: Simulation object /Register_file_TB/uut/RW_1 was not found in the design.
WARNING: Simulation object /Register_file_TB/uut/DA_1 was not found in the design.
WARNING: Simulation object /Register_file_TB/uut/AA was not found in the design.
WARNING: Simulation object /Register_file_TB/uut/BA was not found in the design.
WARNING: Simulation object /Register_file_TB/uut/D_DATA was not found in the design.
WARNING: Simulation object /Register_file_TB/uut/A_DATA was not found in the design.
WARNING: Simulation object /Register_file_TB/uut/B_DATA was not found in the design.
WARNING: Simulation object /Register_file_TB/uut/REGISTER was not found in the design.
WARNING: Simulation object /Register_file_TB/uut/i was not found in the design.
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.195 ; gain = 11.453
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.195 ; gain = 0.000
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1037.195 ; gain = 0.000
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.305 ; gain = 0.000
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1134.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1159.703 ; gain = 0.504
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1159.703 ; gain = 0.000
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1159.703 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1159.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.668 ; gain = 0.301
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim/xsim.dir/RISC_CPU_PIPELINE_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  9 19:08:41 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1192.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1192.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1192.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.668 ; gain = 0.000
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.668 ; gain = 0.000
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1518.836 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1518.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1518.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISC_CPU_PIPELINE_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISC_CPU_PIPELINE_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/ALU.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Constant_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Constant_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/DOF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DOF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/EX_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/IF_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Dec
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Dec.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:7]
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Instruction_Mem.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/RISC_CPU_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/TOP_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sources_1/new/WB_SECT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_SECT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PikesPlace/Documents/HW5/HW5.srcs/sim_1/new/RISC_CPU_PIPELINE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU_PIPELINE_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4b768b75a12a41ba91161ef903ec07eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_PIPELINE_tb_behav xil_defaultlib.RISC_CPU_PIPELINE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.MUX_C
Compiling module xil_defaultlib.TOP_SECT
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.IF_SECT
Compiling module xil_defaultlib.Constant_unit
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_B
Compiling module xil_defaultlib.Instruction_Dec
Compiling module xil_defaultlib.DOF_SECT
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.EX_SECT
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.WB_SECT
Compiling module xil_defaultlib.RISC_CPU_PIPELINE
Compiling module xil_defaultlib.RISC_CPU_PIPELINE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_PIPELINE_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PikesPlace/Documents/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISC_CPU_PIPELINE_tb_behav -key {Behavioral:sim_1:Functional:RISC_CPU_PIPELINE_tb} -tclbatch {RISC_CPU_PIPELINE_tb.tcl} -view {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg
source RISC_CPU_PIPELINE_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISC_CPU_PIPELINE_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1518.836 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
save_wave_config {C:/Users/PikesPlace/Documents/HW5/RISC_CPU_PIPELINE_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 10 00:03:53 2020...
