##map clk_100M_in to PIN W5 (internal)
set_property PACKAGE_PIN W5 [get_ports {CLK_100M_in}]
set_property IOSTANDARD LVCMOS33 [get_ports {CLK_100M_in}]
## RST_in to BTNU
set_property PACKAGE_PIN T18 [get_ports {RST_in}]
set_property IOSTANDARD LVCMOS33 [get_ports {RST_in}]
## w to BTNC
set_property PACKAGE_PIN U18 [get_ports {w}]
set_property IOSTANDARD LVCMOS33 [get_ports {w}] 
## z to  LD5
set_property PACKAGE_PIN U15 [get_ports {z}]
set_property IOSTANDARD LVCMOS33 [get_ports {z}]
## CLK_2S to LD6
set_property PACKAGE_PIN U14 [get_ports {CLK_2S}]
set_property IOSTANDARD LVCMOS33 [get_ports {CLK_2S}]