Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_delays_tb_behav xil_defaultlib.random_delays_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 63 into 'random' is out of bounds [/rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/prng.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.prng
Compiling module xil_defaultlib.random_delays
Compiling module xil_defaultlib.random_delays_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot random_delays_tb_behav
