#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Aug 21 14:22:14 2021
# Process ID: 7904
# Current directory: E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.runs/synth_1/top.vds
# Journal file: E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xcku040-ffva1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 395.258 ; gain = 103.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/top.v:27]
INFO: [Synth 8-638] synthesizing module 'reg_config' [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/reg_config.v:2]
INFO: [Synth 8-638] synthesizing module 'i2c_com' [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/i2c_com.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/i2c_com.v:58]
WARNING: [Synth 8-6014] Unused sequential element ack1_reg was removed.  [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/i2c_com.v:29]
WARNING: [Synth 8-6014] Unused sequential element ack2_reg was removed.  [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/i2c_com.v:29]
WARNING: [Synth 8-6014] Unused sequential element ack3_reg was removed.  [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/i2c_com.v:29]
INFO: [Synth 8-256] done synthesizing module 'i2c_com' (1#1) [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/i2c_com.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/reg_config.v:50]
WARNING: [Synth 8-5788] Register i2c_data_reg in module reg_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/reg_config.v:19]
INFO: [Synth 8-256] done synthesizing module 'reg_config' (2#1) [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/reg_config.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/top.v:27]
WARNING: [Synth 8-3917] design top has port pwr_en driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 447.219 ; gain = 155.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 447.219 ; gain = 155.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1011.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1011.188 ; gain = 719.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1011.188 ; gain = 719.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1011.188 ; gain = 719.281
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element reg_index_reg was removed.  [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/reg_config.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1011.188 ; gain = 719.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_com 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 4     
Module reg_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element reg_config_inst/reg_index_reg was removed.  [E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.srcs/sources_1/reg_config.v:46]
WARNING: [Synth 8-3917] design top has port pwr_en driven by constant 1
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[1]' (FDE) to 'reg_config_inst/i2c_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[2]' (FDE) to 'reg_config_inst/i2c_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[3]' (FDE) to 'reg_config_inst/i2c_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[4]' (FDE) to 'reg_config_inst/i2c_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[0]' (FDE) to 'reg_config_inst/i2c_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[5]' (FDE) to 'reg_config_inst/i2c_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[6]' (FDE) to 'reg_config_inst/i2c_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[7]' (FDE) to 'reg_config_inst/i2c_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[9]' (FDE) to 'reg_config_inst/i2c_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[10]' (FDE) to 'reg_config_inst/i2c_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[11]' (FDE) to 'reg_config_inst/i2c_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[12]' (FDE) to 'reg_config_inst/i2c_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[13]' (FDE) to 'reg_config_inst/i2c_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[14]' (FDE) to 'reg_config_inst/i2c_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[16]' (FDE) to 'reg_config_inst/i2c_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[17]' (FDE) to 'reg_config_inst/i2c_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[18]' (FDE) to 'reg_config_inst/i2c_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[19]' (FDE) to 'reg_config_inst/i2c_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[20]' (FDE) to 'reg_config_inst/i2c_data_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_config_inst/i2c_data_reg[21] )
INFO: [Synth 8-3886] merging instance 'reg_config_inst/i2c_data_reg[22]' (FDE) to 'reg_config_inst/i2c_data_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\reg_config_inst/i2c_data_reg[23] )
INFO: [Synth 8-3886] merging instance 'reg_config_inst/clock_20k_cnt_reg[13]' (FDC) to 'reg_config_inst/clock_20k_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/clock_20k_cnt_reg[15]' (FDC) to 'reg_config_inst/clock_20k_cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/clock_20k_cnt_reg[11]' (FDC) to 'reg_config_inst/clock_20k_cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'reg_config_inst/clock_20k_cnt_reg[12]' (FDC) to 'reg_config_inst/clock_20k_cnt_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_config_inst/clock_20k_cnt_reg[14] )
WARNING: [Synth 8-3332] Sequential element (reg_config_inst/clock_20k_cnt_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (reg_config_inst/i2c_data_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (reg_config_inst/i2c_data_reg[21]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1011.188 ; gain = 719.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1261.977 ; gain = 970.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1262.051 ; gain = 970.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (reg_config_inst/i2c_data_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (reg_config_inst/reg_index_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (reg_config_inst/reg_index_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1281.699 ; gain = 989.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1281.699 ; gain = 989.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1281.699 ; gain = 989.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1281.699 ; gain = 989.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1281.699 ; gain = 989.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1281.699 ; gain = 989.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1281.699 ; gain = 989.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     8|
|4     |LUT3  |     4|
|5     |LUT4  |     6|
|6     |LUT5  |     8|
|7     |LUT6  |    20|
|8     |FDCE  |    17|
|9     |FDRE  |     2|
|10    |FDSE  |     8|
|11    |IBUF  |     2|
|12    |OBUF  |     2|
|13    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |    81|
|2     |  reg_config_inst |reg_config |    75|
|3     |    u1            |i2c_com    |    31|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1281.699 ; gain = 989.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1281.699 ; gain = 425.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1281.699 ; gain = 989.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1300.551 ; gain = 1022.918
INFO: [Common 17-1381] The checkpoint 'E:/ax/ku040/02_lp873220_pwr_test/02_lp873220_pwr_test/02_lp873220_pwr_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1300.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 21 14:22:58 2021...
