
.//main.elf:     file format elf32-sparc


Disassembly of section .text:

40000000 <_start>:
40000000:	40 00 00 b4 	call  400002d0 <clear_stack_pointers>
40000004:	01 00 00 00 	nop 

40000008 <CORTOS_SET_PSR>:
40000008:	21 00 00 04 	sethi  %hi(0x1000), %l0
4000000c:	a0 14 20 e0 	or  %l0, 0xe0, %l0	! 10e0 <__DYNAMIC+0x10e0>
40000010:	81 88 00 10 	mov  %l0, %psr

40000014 <COROTS_WIMSET>:
40000014:	a0 10 20 01 	mov  1, %l0
40000018:	81 94 20 00 	mov  %l0, %wim
4000001c:	21 10 00 28 	sethi  %hi(0x4000a000), %l0
40000020:	a0 14 20 00 	mov  %l0, %l0	! 4000a000 <trap_table_base>
40000024:	81 9c 20 00 	mov  %l0, %tbr

40000028 <CORTOS_READ_CORE_THREAD_ID>:
40000028:	a3 47 40 00 	rd  %asr29, %l1

4000002c <CORTOS_SETUP_THREADS>:
4000002c:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000030:	80 a4 40 12 	cmp  %l1, %l2
40000034:	12 80 00 32 	bne  400000fc <SETUP_THREAD_0_1>
40000038:	01 00 00 00 	nop 
4000003c:	1d 10 00 63 	sethi  %hi(0x40018c00), %sp
40000040:	9c 13 a3 a0 	or  %sp, 0x3a0, %sp	! 40018fa0 <ajit_global_sw_trap_handlers+0x6730>
40000044:	bc 10 00 00 	mov  %g0, %fp
40000048:	05 10 00 47 	sethi  %hi(0x40011c00), %g2
4000004c:	84 10 a0 58 	or  %g2, 0x58, %g2	! 40011c58 <INIT_BY_00_DONE>
40000050:	c4 00 80 00 	ld  [ %g2 ], %g2
40000054:	86 10 20 00 	clr  %g3
40000058:	c6 20 80 00 	st  %g3, [ %g2 ]
4000005c:	05 10 00 47 	sethi  %hi(0x40011c00), %g2
40000060:	84 10 a0 54 	or  %g2, 0x54, %g2	! 40011c54 <PT_FLAG>
40000064:	c4 00 80 00 	ld  [ %g2 ], %g2
40000068:	86 10 20 00 	clr  %g3
4000006c:	c6 20 80 00 	st  %g3, [ %g2 ]
40000070:	40 00 00 6d 	call  40000224 <__cortos_init_region_to_zero>
40000074:	01 00 00 00 	nop 
40000078:	40 00 1f e2 	call  40008000 <page_table_setup>
4000007c:	01 00 00 00 	nop 
40000080:	2d 10 00 47 	sethi  %hi(0x40011c00), %l6
40000084:	ac 15 a0 54 	or  %l6, 0x54, %l6	! 40011c54 <PT_FLAG>
40000088:	ec 05 80 00 	ld  [ %l6 ], %l6
4000008c:	ae 10 20 01 	mov  1, %l7
40000090:	ee 25 80 00 	st  %l7, [ %l6 ]
40000094:	40 00 20 e3 	call  40008420 <set_context_table_pointer>
40000098:	01 00 00 00 	nop 
4000009c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
400000a0:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
400000a4:	40 00 0f ea 	call  4000404c <cortos_init_locks>
400000a8:	01 00 00 00 	nop 
400000ac:	40 00 12 22 	call  40004934 <__cortos_bpool>
400000b0:	01 00 00 00 	nop 
400000b4:	40 00 00 ba 	call  4000039c <cortos_init_hw_traps>
400000b8:	01 00 00 00 	nop 
400000bc:	40 00 00 bb 	call  400003a8 <cortos_init_sw_traps>
400000c0:	01 00 00 00 	nop 
400000c4:	40 00 12 d1 	call  40004c08 <cortos_init_printing>
400000c8:	01 00 00 00 	nop 
400000cc:	40 00 11 dc 	call  4000483c <cortos_init_logging>
400000d0:	01 00 00 00 	nop 
400000d4:	40 00 01 82 	call  400006dc <setup>
400000d8:	01 00 00 00 	nop 
400000dc:	05 10 00 47 	sethi  %hi(0x40011c00), %g2
400000e0:	84 10 a0 58 	or  %g2, 0x58, %g2	! 40011c58 <INIT_BY_00_DONE>
400000e4:	c4 00 80 00 	ld  [ %g2 ], %g2
400000e8:	86 10 20 01 	mov  1, %g3
400000ec:	c6 20 80 00 	st  %g3, [ %g2 ]
400000f0:	a3 47 40 00 	rd  %asr29, %l1
400000f4:	10 80 00 28 	b  40000194 <CORTOS_START_THREADS>
400000f8:	01 00 00 00 	nop 

400000fc <SETUP_THREAD_0_1>:
400000fc:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000100:	a4 14 a0 01 	or  %l2, 1, %l2	! 50520001 <ajit_global_sw_trap_handlers+0x1050d791>
40000104:	80 a4 40 12 	cmp  %l1, %l2
40000108:	12 80 00 6e 	bne  400002c0 <CORTOS_HALT_ERROR>
4000010c:	01 00 00 00 	nop 
40000110:	1d 10 00 6f 	sethi  %hi(0x4001bc00), %sp
40000114:	9c 13 a3 a0 	or  %sp, 0x3a0, %sp	! 4001bfa0 <ajit_global_sw_trap_handlers+0x9730>
40000118:	bc 10 00 00 	mov  %g0, %fp
4000011c:	40 00 00 5f 	call  40000298 <__cortos_wait_for_init_by_00>
40000120:	01 00 00 00 	nop 
40000124:	10 80 00 10 	b  40000164 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>
40000128:	01 00 00 00 	nop 

4000012c <AFTER_PTABLE_SETUP>:
4000012c:	2d 10 00 47 	sethi  %hi(0x40011c00), %l6
40000130:	ac 15 a0 54 	or  %l6, 0x54, %l6	! 40011c54 <PT_FLAG>
40000134:	ec 05 80 00 	ld  [ %l6 ], %l6
40000138:	ee 05 80 00 	ld  [ %l6 ], %l7
4000013c:	b0 10 20 01 	mov  1, %i0
40000140:	80 a6 00 17 	cmp  %i0, %l7
40000144:	12 bf ff fa 	bne  4000012c <AFTER_PTABLE_SETUP>
40000148:	01 00 00 00 	nop 
4000014c:	40 00 20 b5 	call  40008420 <set_context_table_pointer>
40000150:	01 00 00 00 	nop 
40000154:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000158:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
4000015c:	10 80 00 0e 	b  40000194 <CORTOS_START_THREADS>
40000160:	01 00 00 00 	nop 

40000164 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>:
40000164:	2d 10 00 47 	sethi  %hi(0x40011c00), %l6
40000168:	ac 15 a0 54 	or  %l6, 0x54, %l6	! 40011c54 <PT_FLAG>
4000016c:	ec 05 80 00 	ld  [ %l6 ], %l6
40000170:	ee 05 80 00 	ld  [ %l6 ], %l7
40000174:	b0 10 20 01 	mov  1, %i0
40000178:	80 a6 00 17 	cmp  %i0, %l7
4000017c:	12 bf ff fa 	bne  40000164 <ODD_THREAD_WAIT_ON_PTABLE_SETUP>
40000180:	01 00 00 00 	nop 
40000184:	40 00 20 a7 	call  40008420 <set_context_table_pointer>
40000188:	01 00 00 00 	nop 
4000018c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000190:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N

40000194 <CORTOS_START_THREADS>:
40000194:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000198:	80 a4 40 12 	cmp  %l1, %l2
4000019c:	12 80 00 06 	bne  400001b4 <EXECUTE_THREAD_0_1>
400001a0:	01 00 00 00 	nop 
400001a4:	40 00 01 67 	call  40000740 <main_00>
400001a8:	01 00 00 00 	nop 

400001ac <START_THREAD_0_0_LOOP>:
400001ac:	10 80 00 47 	b  400002c8 <CORTOS_HALT_OKAY>
400001b0:	01 00 00 00 	nop 

400001b4 <EXECUTE_THREAD_0_1>:
400001b4:	25 14 14 80 	sethi  %hi(0x50520000), %l2
400001b8:	a4 14 a0 01 	or  %l2, 1, %l2	! 50520001 <ajit_global_sw_trap_handlers+0x1050d791>
400001bc:	80 a4 40 12 	cmp  %l1, %l2
400001c0:	12 80 00 40 	bne  400002c0 <CORTOS_HALT_ERROR>
400001c4:	01 00 00 00 	nop 
400001c8:	40 00 01 aa 	call  40000870 <main_01>
400001cc:	01 00 00 00 	nop 

400001d0 <START_THREAD_0_1_LOOP>:
400001d0:	10 80 00 3e 	b  400002c8 <CORTOS_HALT_OKAY>
400001d4:	01 00 00 00 	nop 

400001d8 <__cortos_clear_stack_pointers>:
400001d8:	81 90 00 00 	mov  %g0, %wim
400001dc:	9c 10 00 00 	mov  %g0, %sp
400001e0:	81 e0 00 00 	save 
400001e4:	9c 10 00 00 	mov  %g0, %sp
400001e8:	81 e0 00 00 	save 
400001ec:	9c 10 00 00 	mov  %g0, %sp
400001f0:	81 e0 00 00 	save 
400001f4:	9c 10 00 00 	mov  %g0, %sp
400001f8:	81 e0 00 00 	save 
400001fc:	9c 10 00 00 	mov  %g0, %sp
40000200:	81 e0 00 00 	save 
40000204:	9c 10 00 00 	mov  %g0, %sp
40000208:	81 e0 00 00 	save 
4000020c:	9c 10 00 00 	mov  %g0, %sp
40000210:	81 e0 00 00 	save 
40000214:	9c 10 00 00 	mov  %g0, %sp
40000218:	81 e0 00 00 	save 
4000021c:	81 c3 e0 08 	retl 
40000220:	01 00 00 00 	nop 

40000224 <__cortos_init_region_to_zero>:
40000224:	21 10 00 48 	sethi  %hi(0x40012000), %l0
40000228:	a0 14 20 00 	mov  %l0, %l0	! 40012000 <loggingLockAddr>
4000022c:	25 10 00 4c 	sethi  %hi(0x40013000), %l2
40000230:	a4 14 a0 00 	mov  %l2, %l2	! 40013000 <ajit_global_sw_trap_handlers+0x790>
40000234:	a4 24 a0 04 	sub  %l2, 4, %l2

40000238 <_cortos_zero_init_area_BssSection>:
40000238:	c0 2c 00 00 	clrb  [ %l0 ]
4000023c:	80 a4 00 12 	cmp  %l0, %l2
40000240:	12 bf ff fe 	bne  40000238 <_cortos_zero_init_area_BssSection>
40000244:	a0 04 20 01 	inc  %l0
40000248:	21 10 00 4c 	sethi  %hi(0x40013000), %l0
4000024c:	a0 14 20 00 	mov  %l0, %l0	! 40013000 <ajit_global_sw_trap_handlers+0x790>
40000250:	25 10 00 50 	sethi  %hi(0x40014000), %l2
40000254:	a4 14 a0 00 	mov  %l2, %l2	! 40014000 <ajit_global_sw_trap_handlers+0x1790>
40000258:	a4 24 a0 04 	sub  %l2, 4, %l2

4000025c <_cortos_zero_init_area_CacheableLocks>:
4000025c:	c0 2c 00 00 	clrb  [ %l0 ]
40000260:	80 a4 00 12 	cmp  %l0, %l2
40000264:	12 bf ff fe 	bne  4000025c <_cortos_zero_init_area_CacheableLocks>
40000268:	a0 04 20 01 	inc  %l0
4000026c:	21 10 00 50 	sethi  %hi(0x40014000), %l0
40000270:	a0 14 20 00 	mov  %l0, %l0	! 40014000 <ajit_global_sw_trap_handlers+0x1790>
40000274:	25 10 00 54 	sethi  %hi(0x40015000), %l2
40000278:	a4 14 a0 00 	mov  %l2, %l2	! 40015000 <ajit_global_sw_trap_handlers+0x2790>
4000027c:	a4 24 a0 04 	sub  %l2, 4, %l2

40000280 <_cortos_zero_init_area_NonCacheableLocks>:
40000280:	c0 2c 00 00 	clrb  [ %l0 ]
40000284:	80 a4 00 12 	cmp  %l0, %l2
40000288:	12 bf ff fe 	bne  40000280 <_cortos_zero_init_area_NonCacheableLocks>
4000028c:	a0 04 20 01 	inc  %l0
40000290:	81 c3 e0 08 	retl 
40000294:	01 00 00 00 	nop 

40000298 <__cortos_wait_for_init_by_00>:
40000298:	2d 10 00 47 	sethi  %hi(0x40011c00), %l6
4000029c:	ac 15 a0 58 	or  %l6, 0x58, %l6	! 40011c58 <INIT_BY_00_DONE>
400002a0:	ec 05 80 00 	ld  [ %l6 ], %l6

400002a4 <_CORTOS_WAIT_FOR_INIT_BY_00>:
400002a4:	ee 05 80 00 	ld  [ %l6 ], %l7
400002a8:	b0 10 20 01 	mov  1, %i0
400002ac:	80 a6 00 17 	cmp  %i0, %l7
400002b0:	12 bf ff fd 	bne  400002a4 <_CORTOS_WAIT_FOR_INIT_BY_00>
400002b4:	01 00 00 00 	nop 
400002b8:	81 c3 e0 08 	retl 
400002bc:	01 00 00 00 	nop 

400002c0 <CORTOS_HALT_ERROR>:
400002c0:	a1 80 20 01 	mov  1, %asr16
400002c4:	91 d0 20 00 	ta  0

400002c8 <CORTOS_HALT_OKAY>:
400002c8:	a1 80 20 00 	mov  %g0, %asr16
400002cc:	91 d0 20 00 	ta  0

400002d0 <clear_stack_pointers>:
400002d0:	81 90 00 00 	mov  %g0, %wim
400002d4:	9c 10 00 00 	mov  %g0, %sp
400002d8:	81 e0 00 00 	save 
400002dc:	9c 10 00 00 	mov  %g0, %sp
400002e0:	81 e0 00 00 	save 
400002e4:	9c 10 00 00 	mov  %g0, %sp
400002e8:	81 e0 00 00 	save 
400002ec:	9c 10 00 00 	mov  %g0, %sp
400002f0:	81 e0 00 00 	save 
400002f4:	9c 10 00 00 	mov  %g0, %sp
400002f8:	81 e0 00 00 	save 
400002fc:	9c 10 00 00 	mov  %g0, %sp
40000300:	81 e0 00 00 	save 
40000304:	9c 10 00 00 	mov  %g0, %sp
40000308:	81 e0 00 00 	save 
4000030c:	9c 10 00 00 	mov  %g0, %sp
40000310:	81 e0 00 00 	save 
40000314:	81 c3 e0 08 	retl 
40000318:	01 00 00 00 	nop 

4000031c <cortos_lock_acquire_buzy>:
4000031c:	9d e3 bf a0 	save  %sp, -96, %sp

40000320 <wait_for_lock>:
40000320:	e2 0e 00 00 	ldub  [ %i0 ], %l1
40000324:	80 94 40 00 	tst  %l1
40000328:	12 bf ff fe 	bne  40000320 <wait_for_lock>
4000032c:	01 00 00 00 	nop 

40000330 <try_to_lock>:
40000330:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
40000334:	80 94 40 00 	tst  %l1
40000338:	02 80 00 03 	be  40000344 <out>
4000033c:	01 00 00 00 	nop 
40000340:	30 bf ff f8 	b,a   40000320 <wait_for_lock>

40000344 <out>:
40000344:	b0 10 20 01 	mov  1, %i0	! 1 <__DYNAMIC+0x1>
40000348:	81 e8 00 00 	restore 
4000034c:	81 c3 e0 08 	retl 
40000350:	01 00 00 00 	nop 

40000354 <cortos_lock_acquire>:
40000354:	9d e3 bf a0 	save  %sp, -96, %sp

40000358 <try_to_lock_once>:
40000358:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
4000035c:	80 94 40 00 	tst  %l1
40000360:	02 80 00 03 	be  4000036c <lock_acquired>
40000364:	01 00 00 00 	nop 
40000368:	30 80 00 03 	b,a   40000374 <lock_not_acquired>

4000036c <lock_acquired>:
4000036c:	10 80 00 03 	b  40000378 <exit_cortos_lock_acquire>
40000370:	b0 10 20 01 	mov  1, %i0

40000374 <lock_not_acquired>:
40000374:	b0 10 00 00 	mov  %g0, %i0

40000378 <exit_cortos_lock_acquire>:
40000378:	81 e8 00 00 	restore 
4000037c:	81 c3 e0 08 	retl 
40000380:	01 00 00 00 	nop 

40000384 <cortos_lock_release>:
40000384:	9d e3 bf a0 	save  %sp, -96, %sp
40000388:	81 43 c0 00 	stbar 
4000038c:	c0 2e 00 00 	clrb  [ %i0 ]
40000390:	81 e8 00 00 	restore 
40000394:	81 c3 e0 08 	retl 
40000398:	01 00 00 00 	nop 

4000039c <cortos_init_hw_traps>:
4000039c:	82 13 c0 00 	mov  %o7, %g1
400003a0:	40 00 00 05 	call  400003b4 <ajit_initialize_interrupt_handlers_to_null>
400003a4:	9e 10 40 00 	mov  %g1, %o7

400003a8 <cortos_init_sw_traps>:
400003a8:	82 13 c0 00 	mov  %o7, %g1
400003ac:	40 00 0f e9 	call  40004350 <ajit_initialize_sw_trap_handlers_to_null>
400003b0:	9e 10 40 00 	mov  %g1, %o7

400003b4 <ajit_initialize_interrupt_handlers_to_null>:
400003b4:	03 10 00 48 	sethi  %hi(0x40012000), %g1
400003b8:	82 10 60 10 	or  %g1, 0x10, %g1	! 40012010 <ajit_global_interrupt_handlers>
400003bc:	84 00 60 40 	add  %g1, 0x40, %g2
400003c0:	c0 20 40 00 	clr  [ %g1 ]
400003c4:	82 00 60 04 	add  %g1, 4, %g1
400003c8:	80 a0 40 02 	cmp  %g1, %g2
400003cc:	32 bf ff fe 	bne,a   400003c4 <ajit_initialize_interrupt_handlers_to_null+0x10>
400003d0:	c0 20 40 00 	clr  [ %g1 ]
400003d4:	81 c3 e0 08 	retl 
400003d8:	01 00 00 00 	nop 

400003dc <ajit_set_interrupt_handler>:
400003dc:	80 a2 20 0f 	cmp  %o0, 0xf
400003e0:	18 80 00 05 	bgu  400003f4 <ajit_set_interrupt_handler+0x18>
400003e4:	91 2a 20 02 	sll  %o0, 2, %o0
400003e8:	03 10 00 48 	sethi  %hi(0x40012000), %g1
400003ec:	82 10 60 10 	or  %g1, 0x10, %g1	! 40012010 <ajit_global_interrupt_handlers>
400003f0:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]
400003f4:	81 c3 e0 08 	retl 
400003f8:	01 00 00 00 	nop 

400003fc <ajit_generic_interrupt_handler>:
400003fc:	9d e3 bf 98 	save  %sp, -104, %sp
40000400:	90 07 bf fe 	add  %fp, -2, %o0
40000404:	40 00 0a f6 	call  40002fdc <ajit_get_core_and_thread_id>
40000408:	92 07 bf ff 	add  %fp, -1, %o1
4000040c:	c4 0f bf fe 	ldub  [ %fp + -2 ], %g2
40000410:	84 00 80 02 	add  %g2, %g2, %g2
40000414:	3b 3f ff cc 	sethi  %hi(0xffff3000), %i5
40000418:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
4000041c:	82 00 40 02 	add  %g1, %g2, %g1
40000420:	83 28 60 02 	sll  %g1, 2, %g1
40000424:	c4 00 40 1d 	ld  [ %g1 + %i5 ], %g2
40000428:	84 08 bf fe 	and  %g2, -2, %g2
4000042c:	b1 36 20 04 	srl  %i0, 4, %i0
40000430:	b0 0e 20 ff 	and  %i0, 0xff, %i0
40000434:	86 06 3f ef 	add  %i0, -17, %g3
40000438:	80 a0 e0 0e 	cmp  %g3, 0xe
4000043c:	18 80 00 16 	bgu  40000494 <ajit_generic_interrupt_handler+0x98>
40000440:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
40000444:	b0 06 3f f0 	add  %i0, -16, %i0
40000448:	07 10 00 48 	sethi  %hi(0x40012000), %g3
4000044c:	b1 2e 20 02 	sll  %i0, 2, %i0
40000450:	86 10 e0 10 	or  %g3, 0x10, %g3
40000454:	c6 00 c0 18 	ld  [ %g3 + %i0 ], %g3
40000458:	80 a0 e0 00 	cmp  %g3, 0
4000045c:	02 80 00 0f 	be  40000498 <ajit_generic_interrupt_handler+0x9c>
40000460:	84 10 a0 01 	or  %g2, 1, %g2
40000464:	9f c0 c0 00 	call  %g3
40000468:	01 00 00 00 	nop 
4000046c:	c4 0f bf fe 	ldub  [ %fp + -2 ], %g2
40000470:	84 00 80 02 	add  %g2, %g2, %g2
40000474:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40000478:	82 00 40 02 	add  %g1, %g2, %g1
4000047c:	83 28 60 02 	sll  %g1, 2, %g1
40000480:	c4 00 40 1d 	ld  [ %g1 + %i5 ], %g2
40000484:	84 10 a0 01 	or  %g2, 1, %g2
40000488:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
4000048c:	81 c7 e0 08 	ret 
40000490:	81 e8 00 00 	restore 
40000494:	84 10 a0 01 	or  %g2, 1, %g2
40000498:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
4000049c:	91 d0 20 00 	ta  0
400004a0:	81 c7 e0 08 	ret 
400004a4:	81 e8 00 00 	restore 

400004a8 <readInterruptControlRegister>:
400004a8:	90 02 00 08 	add  %o0, %o0, %o0
400004ac:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400004b0:	92 02 00 09 	add  %o0, %o1, %o1
400004b4:	91 2a 60 02 	sll  %o1, 2, %o0
400004b8:	81 c3 e0 08 	retl 
400004bc:	d0 02 00 01 	ld  [ %o0 + %g1 ], %o0

400004c0 <writeInterruptControlRegister>:
400004c0:	90 02 00 08 	add  %o0, %o0, %o0
400004c4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400004c8:	92 02 00 09 	add  %o0, %o1, %o1
400004cc:	91 2a 60 02 	sll  %o1, 2, %o0
400004d0:	81 c3 e0 08 	retl 
400004d4:	d4 22 00 01 	st  %o2, [ %o0 + %g1 ]

400004d8 <enableInterruptController>:
400004d8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400004dc:	90 02 00 08 	add  %o0, %o0, %o0
400004e0:	92 02 40 08 	add  %o1, %o0, %o1
400004e4:	93 2a 60 02 	sll  %o1, 2, %o1
400004e8:	c4 02 40 01 	ld  [ %o1 + %g1 ], %g2
400004ec:	84 10 a0 01 	or  %g2, 1, %g2
400004f0:	81 c3 e0 08 	retl 
400004f4:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

400004f8 <disableInterruptController>:
400004f8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400004fc:	90 02 00 08 	add  %o0, %o0, %o0
40000500:	92 02 40 08 	add  %o1, %o0, %o1
40000504:	93 2a 60 02 	sll  %o1, 2, %o1
40000508:	c4 02 40 01 	ld  [ %o1 + %g1 ], %g2
4000050c:	84 08 bf fe 	and  %g2, -2, %g2
40000510:	81 c3 e0 08 	retl 
40000514:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000518 <enableInterrupt>:
40000518:	84 10 20 01 	mov  1, %g2
4000051c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000520:	90 02 00 08 	add  %o0, %o0, %o0
40000524:	95 28 80 0a 	sll  %g2, %o2, %o2
40000528:	92 02 40 08 	add  %o1, %o0, %o1
4000052c:	93 2a 60 02 	sll  %o1, 2, %o1
40000530:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000534:	84 10 c0 0a 	or  %g3, %o2, %g2
40000538:	81 c3 e0 08 	retl 
4000053c:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000540 <enableAllInterrupts>:
40000540:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000544:	90 02 00 08 	add  %o0, %o0, %o0
40000548:	05 00 00 3f 	sethi  %hi(0xfc00), %g2
4000054c:	92 02 40 08 	add  %o1, %o0, %o1
40000550:	84 10 a3 fe 	or  %g2, 0x3fe, %g2
40000554:	93 2a 60 02 	sll  %o1, 2, %o1
40000558:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
4000055c:	84 10 c0 02 	or  %g3, %g2, %g2
40000560:	81 c3 e0 08 	retl 
40000564:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000568 <enableInterruptControllerAndAllInterrupts>:
40000568:	90 02 00 08 	add  %o0, %o0, %o0
4000056c:	05 00 00 3f 	sethi  %hi(0xfc00), %g2
40000570:	92 02 00 09 	add  %o0, %o1, %o1
40000574:	84 10 a3 ff 	or  %g2, 0x3ff, %g2
40000578:	91 2a 60 02 	sll  %o1, 2, %o0
4000057c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000580:	81 c3 e0 08 	retl 
40000584:	c4 22 00 01 	st  %g2, [ %o0 + %g1 ]

40000588 <setInterruptMask>:
40000588:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000058c:	90 02 00 08 	add  %o0, %o0, %o0
40000590:	92 02 40 08 	add  %o1, %o0, %o1
40000594:	93 2a 60 02 	sll  %o1, 2, %o1
40000598:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
4000059c:	05 3f ff c0 	sethi  %hi(0xffff0000), %g2
400005a0:	84 10 a0 01 	or  %g2, 1, %g2	! ffff0001 <ajit_global_sw_trap_handlers+0xbffdd791>
400005a4:	84 08 c0 02 	and  %g3, %g2, %g2
400005a8:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
400005ac:	86 10 e3 fe 	or  %g3, 0x3fe, %g3	! fffe <__DYNAMIC+0xfffe>
400005b0:	94 0a 80 03 	and  %o2, %g3, %o2
400005b4:	84 10 80 0a 	or  %g2, %o2, %g2
400005b8:	81 c3 e0 08 	retl 
400005bc:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

400005c0 <disableInterrupt>:
400005c0:	84 10 20 01 	mov  1, %g2
400005c4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400005c8:	90 02 00 08 	add  %o0, %o0, %o0
400005cc:	95 28 80 0a 	sll  %g2, %o2, %o2
400005d0:	92 02 40 08 	add  %o1, %o0, %o1
400005d4:	93 2a 60 02 	sll  %o1, 2, %o1
400005d8:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
400005dc:	84 28 c0 0a 	andn  %g3, %o2, %g2
400005e0:	81 c3 e0 08 	retl 
400005e4:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

400005e8 <ntt_thread>:
400005e8:	9d e3 bf a0 	save  %sp, -96, %sp
400005ec:	11 10 00 45 	sethi  %hi(0x40011400), %o0
400005f0:	40 00 11 c0 	call  40004cf0 <cortos_printf>
400005f4:	90 12 23 e8 	or  %o0, 0x3e8, %o0	! 400117e8 <__clz_tab+0x100>
400005f8:	d0 06 00 00 	ld  [ %i0 ], %o0
400005fc:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40000600:	40 00 0f bf 	call  400044fc <ct_ntt>
40000604:	31 10 00 46 	sethi  %hi(0x40011800), %i0
40000608:	40 00 11 ba 	call  40004cf0 <cortos_printf>
4000060c:	91 ee 20 08 	restore  %i0, 8, %o0

40000610 <set_NTT_Args>:
40000610:	d2 22 00 00 	st  %o1, [ %o0 ]
40000614:	81 c3 e0 08 	retl 
40000618:	d4 22 20 04 	st  %o2, [ %o0 + 4 ]

4000061c <ntt_top>:
4000061c:	9d e3 bb 90 	save  %sp, -1136, %sp
40000620:	03 10 00 48 	sethi  %hi(0x40012000), %g1
40000624:	82 10 62 50 	or  %g1, 0x250, %g1	! 40012250 <tc>
40000628:	11 10 00 46 	sethi  %hi(0x40011800), %o0
4000062c:	c2 27 bb f0 	st  %g1, [ %fp + -1040 ]
40000630:	40 00 11 b0 	call  40004cf0 <cortos_printf>
40000634:	90 12 20 28 	or  %o0, 0x28, %o0
40000638:	ba 07 be 00 	add  %fp, -512, %i5
4000063c:	82 10 20 00 	clr  %g1
40000640:	88 07 bc 00 	add  %fp, -1024, %g4
40000644:	c6 06 00 00 	ld  [ %i0 ], %g3
40000648:	c4 06 20 04 	ld  [ %i0 + 4 ], %g2
4000064c:	c6 21 00 01 	st  %g3, [ %g4 + %g1 ]
40000650:	c4 27 40 01 	st  %g2, [ %i5 + %g1 ]
40000654:	82 00 60 04 	add  %g1, 4, %g1
40000658:	80 a0 62 00 	cmp  %g1, 0x200
4000065c:	12 bf ff fa 	bne  40000644 <ntt_top+0x28>
40000660:	b0 06 20 08 	add  %i0, 8, %i0
40000664:	c8 27 bb f8 	st  %g4, [ %fp + -1032 ]
40000668:	39 10 00 01 	sethi  %hi(0x40000400), %i4
4000066c:	f2 27 bb fc 	st  %i1, [ %fp + -1028 ]
40000670:	b8 17 21 e8 	or  %i4, 0x1e8, %i4
40000674:	d0 07 bb f0 	ld  [ %fp + -1040 ], %o0
40000678:	92 10 00 1c 	mov  %i4, %o1
4000067c:	40 00 0e c9 	call  400041a0 <scheduleChannelJob>
40000680:	94 07 bb f8 	add  %fp, -1032, %o2
40000684:	80 a2 20 00 	cmp  %o0, 0
40000688:	12 bf ff fb 	bne  40000674 <ntt_top+0x58>
4000068c:	90 10 00 1d 	mov  %i5, %o0
40000690:	92 10 00 19 	mov  %i1, %o1
40000694:	40 00 0f 9a 	call  400044fc <ct_ntt>
40000698:	3b 10 00 46 	sethi  %hi(0x40011800), %i5
4000069c:	ba 17 60 48 	or  %i5, 0x48, %i5	! 40011848 <__clz_tab+0x160>
400006a0:	10 80 00 04 	b  400006b0 <ntt_top+0x94>
400006a4:	c0 27 bb f4 	clr  [ %fp + -1036 ]
400006a8:	40 00 11 92 	call  40004cf0 <cortos_printf>
400006ac:	90 10 00 1d 	mov  %i5, %o0
400006b0:	92 07 bb f4 	add  %fp, -1036, %o1
400006b4:	d0 07 bb f0 	ld  [ %fp + -1040 ], %o0
400006b8:	40 00 0e f1 	call  4000427c <getChannelResponse>
400006bc:	01 00 00 00 	nop 
400006c0:	80 a2 20 00 	cmp  %o0, 0
400006c4:	12 bf ff f9 	bne  400006a8 <ntt_top+0x8c>
400006c8:	11 10 00 46 	sethi  %hi(0x40011800), %o0
400006cc:	40 00 11 89 	call  40004cf0 <cortos_printf>
400006d0:	90 12 20 70 	or  %o0, 0x70, %o0	! 40011870 <__clz_tab+0x188>
400006d4:	81 c7 e0 08 	ret 
400006d8:	81 e8 00 00 	restore 

400006dc <setup>:
400006dc:	9d e3 bf a0 	save  %sp, -96, %sp
400006e0:	94 10 20 00 	clr  %o2
400006e4:	90 10 20 01 	mov  1, %o0
400006e8:	40 00 0b fa 	call  400036d0 <__ajit_serial_configure_via_vmap__>
400006ec:	92 10 20 00 	clr  %o1
400006f0:	13 01 31 2d 	sethi  %hi(0x4c4b400), %o1
400006f4:	11 00 00 70 	sethi  %hi(0x1c000), %o0
400006f8:	40 00 0b 77 	call  400034d4 <__ajit_serial_set_baudrate_via_vmap__>
400006fc:	90 12 22 00 	or  %o0, 0x200, %o0	! 1c200 <__DYNAMIC+0x1c200>
40000700:	40 00 0d 0a 	call  40003b28 <__ajit_serial_set_uart_reset_via_vmap__>
40000704:	90 10 20 00 	clr  %o0
40000708:	11 10 00 46 	sethi  %hi(0x40011800), %o0
4000070c:	40 00 11 79 	call  40004cf0 <cortos_printf>
40000710:	90 12 20 90 	or  %o0, 0x90, %o0	! 40011890 <__clz_tab+0x1a8>
40000714:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
40000718:	92 10 20 01 	mov  1, %o1
4000071c:	90 17 62 50 	or  %i5, 0x250, %o0
40000720:	40 00 0e 98 	call  40004180 <initChannel>
40000724:	31 10 00 46 	sethi  %hi(0x40011800), %i0
40000728:	b0 16 20 a8 	or  %i0, 0xa8, %i0	! 400118a8 <__clz_tab+0x1c0>
4000072c:	f2 07 62 50 	ld  [ %i5 + 0x250 ], %i1
40000730:	ba 17 62 50 	or  %i5, 0x250, %i5
40000734:	f4 07 60 14 	ld  [ %i5 + 0x14 ], %i2
40000738:	40 00 11 6e 	call  40004cf0 <cortos_printf>
4000073c:	81 e8 00 00 	restore 

40000740 <main_00>:
40000740:	9d e3 b9 90 	save  %sp, -1648, %sp
40000744:	3b 10 00 46 	sethi  %hi(0x40011800), %i5
40000748:	40 00 11 6a 	call  40004cf0 <cortos_printf>
4000074c:	90 17 60 d0 	or  %i5, 0xd0, %o0	! 400118d0 <__clz_tab+0x1e8>
40000750:	11 10 00 46 	sethi  %hi(0x40011800), %o0
40000754:	40 00 11 67 	call  40004cf0 <cortos_printf>
40000758:	90 12 21 30 	or  %o0, 0x130, %o0	! 40011930 <__clz_tab+0x248>
4000075c:	40 00 11 65 	call  40004cf0 <cortos_printf>
40000760:	90 17 60 d0 	or  %i5, 0xd0, %o0
40000764:	90 07 b9 fe 	add  %fp, -1538, %o0
40000768:	40 00 0a 1d 	call  40002fdc <ajit_get_core_and_thread_id>
4000076c:	92 07 b9 ff 	add  %fp, -1537, %o1
40000770:	90 10 20 01 	mov  1, %o0
40000774:	92 10 20 00 	clr  %o1
40000778:	40 00 0b d6 	call  400036d0 <__ajit_serial_configure_via_vmap__>
4000077c:	94 10 20 00 	clr  %o2
40000780:	94 10 22 00 	mov  0x200, %o2
40000784:	90 07 ba 00 	add  %fp, -1536, %o0
40000788:	13 10 00 44 	sethi  %hi(0x40011000), %o1
4000078c:	40 00 14 0b 	call  400057b8 <__GI_memcpy>
40000790:	92 12 60 00 	mov  %o1, %o1	! 40011000 <__sparc_get_pc_thunk.l7+0x6000>
40000794:	94 10 24 00 	mov  0x400, %o2
40000798:	90 07 bc 00 	add  %fp, -1024, %o0
4000079c:	13 10 00 44 	sethi  %hi(0x40011000), %o1
400007a0:	40 00 14 06 	call  400057b8 <__GI_memcpy>
400007a4:	92 12 62 00 	or  %o1, 0x200, %o1	! 40011200 <__sparc_get_pc_thunk.l7+0x6200>
400007a8:	d4 0f b9 ff 	ldub  [ %fp + -1537 ], %o2
400007ac:	d2 0f b9 fe 	ldub  [ %fp + -1538 ], %o1
400007b0:	11 10 00 46 	sethi  %hi(0x40011800), %o0
400007b4:	40 00 11 4f 	call  40004cf0 <cortos_printf>
400007b8:	90 12 21 90 	or  %o0, 0x190, %o0	! 40011990 <__clz_tab+0x2a8>
400007bc:	40 00 0a 13 	call  40003008 <__ajit_get_clock_time>
400007c0:	b0 10 20 01 	mov  1, %i0
400007c4:	b8 10 00 08 	mov  %o0, %i4
400007c8:	ba 10 00 09 	mov  %o1, %i5
400007cc:	90 07 bc 00 	add  %fp, -1024, %o0
400007d0:	40 00 0f 4b 	call  400044fc <ct_ntt>
400007d4:	92 07 ba 00 	add  %fp, -1536, %o1
400007d8:	40 00 0a 0c 	call  40003008 <__ajit_get_clock_time>
400007dc:	01 00 00 00 	nop 
400007e0:	92 a2 40 1d 	subcc  %o1, %i5, %o1
400007e4:	40 00 18 85 	call  400069f8 <__floatundidf>
400007e8:	90 62 00 1c 	subx  %o0, %i4, %o0
400007ec:	c1 3f b9 f0 	std  %f0, [ %fp + -1552 ]
400007f0:	c4 1f b9 f0 	ldd  [ %fp + -1552 ], %g2
400007f4:	11 10 00 46 	sethi  %hi(0x40011800), %o0
400007f8:	94 10 00 03 	mov  %g3, %o2
400007fc:	92 10 00 02 	mov  %g2, %o1
40000800:	40 00 11 3c 	call  40004cf0 <cortos_printf>
40000804:	90 12 21 c0 	or  %o0, 0x1c0, %o0
40000808:	40 00 0a 00 	call  40003008 <__ajit_get_clock_time>
4000080c:	01 00 00 00 	nop 
40000810:	b8 10 00 08 	mov  %o0, %i4
40000814:	ba 10 00 09 	mov  %o1, %i5
40000818:	90 07 bc 00 	add  %fp, -1024, %o0
4000081c:	7f ff ff 80 	call  4000061c <ntt_top>
40000820:	92 07 ba 00 	add  %fp, -1536, %o1
40000824:	40 00 09 f9 	call  40003008 <__ajit_get_clock_time>
40000828:	01 00 00 00 	nop 
4000082c:	92 a2 40 1d 	subcc  %o1, %i5, %o1
40000830:	40 00 18 72 	call  400069f8 <__floatundidf>
40000834:	90 62 00 1c 	subx  %o0, %i4, %o0
40000838:	c1 3f b9 f0 	std  %f0, [ %fp + -1552 ]
4000083c:	c4 1f b9 f0 	ldd  [ %fp + -1552 ], %g2
40000840:	11 10 00 46 	sethi  %hi(0x40011800), %o0
40000844:	92 10 00 02 	mov  %g2, %o1
40000848:	94 10 00 03 	mov  %g3, %o2
4000084c:	40 00 11 29 	call  40004cf0 <cortos_printf>
40000850:	90 12 21 f0 	or  %o0, 0x1f0, %o0
40000854:	92 10 20 00 	clr  %o1
40000858:	94 10 20 00 	clr  %o2
4000085c:	11 10 00 48 	sethi  %hi(0x40012000), %o0
40000860:	40 00 0e 50 	call  400041a0 <scheduleChannelJob>
40000864:	90 12 22 50 	or  %o0, 0x250, %o0	! 40012250 <tc>
40000868:	81 c7 e0 08 	ret 
4000086c:	81 e8 00 00 	restore 

40000870 <main_01>:
40000870:	9d e3 bf 98 	save  %sp, -104, %sp
40000874:	11 10 00 46 	sethi  %hi(0x40011800), %o0
40000878:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
4000087c:	90 12 22 18 	or  %o0, 0x218, %o0
40000880:	40 00 11 1c 	call  40004cf0 <cortos_printf>
40000884:	ba 17 62 50 	or  %i5, 0x250, %i5
40000888:	b8 10 00 1d 	mov  %i5, %i4
4000088c:	92 07 bf f8 	add  %fp, -8, %o1
40000890:	94 07 bf fc 	add  %fp, -4, %o2
40000894:	40 00 0e 94 	call  400042e4 <getChannelJob>
40000898:	90 10 00 1d 	mov  %i5, %o0
4000089c:	80 a2 20 00 	cmp  %o0, 0
400008a0:	12 bf ff fc 	bne  40000890 <main_01+0x20>
400008a4:	92 07 bf f8 	add  %fp, -8, %o1
400008a8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400008ac:	80 a0 60 00 	cmp  %g1, 0
400008b0:	02 80 00 09 	be  400008d4 <main_01+0x64>
400008b4:	01 00 00 00 	nop 
400008b8:	9f c0 40 00 	call  %g1
400008bc:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
400008c0:	90 10 00 1c 	mov  %i4, %o0
400008c4:	40 00 0e 53 	call  40004210 <setChannelResponse>
400008c8:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
400008cc:	10 bf ff f1 	b  40000890 <main_01+0x20>
400008d0:	92 07 bf f8 	add  %fp, -8, %o1
400008d4:	81 c7 e0 08 	ret 
400008d8:	91 e8 20 01 	restore  %g0, 1, %o0
400008dc:	40 00 22 60 	call  4000925c <PAGE_TABLE_BASE+0xa5c>
400008e0:	40 00 20 a8 	call  40008b80 <PAGE_TABLE_BASE+0x380>
400008e4:	40 00 20 a8 	call  40008b84 <PAGE_TABLE_BASE+0x384>
400008e8:	40 00 20 a8 	call  40008b88 <PAGE_TABLE_BASE+0x388>
400008ec:	40 00 20 a8 	call  40008b8c <PAGE_TABLE_BASE+0x38c>
400008f0:	40 00 20 a8 	call  40008b90 <PAGE_TABLE_BASE+0x390>
400008f4:	40 00 20 a8 	call  40008b94 <PAGE_TABLE_BASE+0x394>
400008f8:	40 00 20 a8 	call  40008b98 <PAGE_TABLE_BASE+0x398>
400008fc:	40 00 20 a8 	call  40008b9c <PAGE_TABLE_BASE+0x39c>
40000900:	40 00 20 a8 	call  40008ba0 <PAGE_TABLE_BASE+0x3a0>
40000904:	40 00 20 a8 	call  40008ba4 <PAGE_TABLE_BASE+0x3a4>
40000908:	40 00 20 a8 	call  40008ba8 <PAGE_TABLE_BASE+0x3a8>
4000090c:	40 00 20 a8 	call  40008bac <PAGE_TABLE_BASE+0x3ac>
40000910:	40 00 20 a8 	call  40008bb0 <PAGE_TABLE_BASE+0x3b0>
40000914:	40 00 20 a8 	call  40008bb4 <PAGE_TABLE_BASE+0x3b4>
40000918:	40 00 20 a8 	call  40008bb8 <PAGE_TABLE_BASE+0x3b8>
4000091c:	40 00 20 a8 	call  40008bbc <PAGE_TABLE_BASE+0x3bc>
40000920:	40 00 20 a8 	call  40008bc0 <PAGE_TABLE_BASE+0x3c0>
40000924:	40 00 20 a8 	call  40008bc4 <PAGE_TABLE_BASE+0x3c4>
40000928:	40 00 20 a8 	call  40008bc8 <PAGE_TABLE_BASE+0x3c8>
4000092c:	40 00 20 a8 	call  40008bcc <PAGE_TABLE_BASE+0x3cc>
40000930:	40 00 20 a8 	call  40008bd0 <PAGE_TABLE_BASE+0x3d0>
40000934:	40 00 20 a8 	call  40008bd4 <PAGE_TABLE_BASE+0x3d4>
40000938:	40 00 20 a8 	call  40008bd8 <PAGE_TABLE_BASE+0x3d8>
4000093c:	40 00 20 a8 	call  40008bdc <PAGE_TABLE_BASE+0x3dc>
40000940:	40 00 20 a8 	call  40008be0 <PAGE_TABLE_BASE+0x3e0>
40000944:	40 00 20 a8 	call  40008be4 <PAGE_TABLE_BASE+0x3e4>
40000948:	40 00 20 a8 	call  40008be8 <PAGE_TABLE_BASE+0x3e8>
4000094c:	40 00 20 a8 	call  40008bec <PAGE_TABLE_BASE+0x3ec>
40000950:	40 00 20 a8 	call  40008bf0 <PAGE_TABLE_BASE+0x3f0>
40000954:	40 00 20 a8 	call  40008bf4 <PAGE_TABLE_BASE+0x3f4>
40000958:	40 00 20 a8 	call  40008bf8 <PAGE_TABLE_BASE+0x3f8>
4000095c:	40 00 26 14 	call  4000a1ac <HW_trap_0x1a+0xc>
40000960:	40 00 25 c4 	call  4000a070 <HW_trap_0x07>
40000964:	40 00 26 14 	call  4000a1b4 <HW_trap_0x1b+0x4>
40000968:	40 00 20 a8 	call  40008c08 <PAGE_TABLE_BASE+0x408>
4000096c:	40 00 20 a8 	call  40008c0c <PAGE_TABLE_BASE+0x40c>
40000970:	40 00 20 a8 	call  40008c10 <PAGE_TABLE_BASE+0x410>
40000974:	40 00 20 a8 	call  40008c14 <PAGE_TABLE_BASE+0x414>
40000978:	40 00 20 a8 	call  40008c18 <PAGE_TABLE_BASE+0x418>
4000097c:	40 00 20 a8 	call  40008c1c <PAGE_TABLE_BASE+0x41c>
40000980:	40 00 20 a8 	call  40008c20 <PAGE_TABLE_BASE+0x420>
40000984:	40 00 20 a8 	call  40008c24 <PAGE_TABLE_BASE+0x424>
40000988:	40 00 20 a8 	call  40008c28 <PAGE_TABLE_BASE+0x428>
4000098c:	40 00 20 a8 	call  40008c2c <PAGE_TABLE_BASE+0x42c>
40000990:	40 00 20 a8 	call  40008c30 <PAGE_TABLE_BASE+0x430>
40000994:	40 00 20 a8 	call  40008c34 <PAGE_TABLE_BASE+0x434>
40000998:	40 00 20 a8 	call  40008c38 <PAGE_TABLE_BASE+0x438>
4000099c:	40 00 20 a8 	call  40008c3c <PAGE_TABLE_BASE+0x43c>
400009a0:	40 00 20 a8 	call  40008c40 <PAGE_TABLE_BASE+0x440>
400009a4:	40 00 20 a8 	call  40008c44 <PAGE_TABLE_BASE+0x444>
400009a8:	40 00 23 a4 	call  40009838 <window_underflow_trap_handler+0x3d4>
400009ac:	40 00 20 a8 	call  40008c4c <PAGE_TABLE_BASE+0x44c>
400009b0:	40 00 20 a8 	call  40008c50 <PAGE_TABLE_BASE+0x450>
400009b4:	40 00 20 a8 	call  40008c54 <PAGE_TABLE_BASE+0x454>
400009b8:	40 00 20 a8 	call  40008c58 <PAGE_TABLE_BASE+0x458>
400009bc:	40 00 20 a8 	call  40008c5c <PAGE_TABLE_BASE+0x45c>
400009c0:	40 00 20 a8 	call  40008c60 <PAGE_TABLE_BASE+0x460>
400009c4:	40 00 20 a8 	call  40008c64 <PAGE_TABLE_BASE+0x464>
400009c8:	40 00 20 a8 	call  40008c68 <PAGE_TABLE_BASE+0x468>
400009cc:	40 00 20 a8 	call  40008c6c <PAGE_TABLE_BASE+0x46c>
400009d0:	40 00 23 a4 	call  40009860 <window_underflow_trap_handler+0x3fc>
400009d4:	40 00 22 fc 	call  400095c4 <window_underflow_trap_handler+0x160>
400009d8:	40 00 23 a4 	call  40009868 <window_underflow_trap_handler+0x404>
400009dc:	40 00 26 14 	call  4000a22c <HW_trap_0x22+0xc>
400009e0:	40 00 25 c4 	call  4000a0f0 <HW_trap_0x0f>
400009e4:	40 00 26 14 	call  4000a234 <HW_trap_0x23+0x4>
400009e8:	40 00 20 a8 	call  40008c88 <PAGE_TABLE_BASE+0x488>
400009ec:	40 00 23 a4 	call  4000987c <window_underflow_trap_handler+0x418>
400009f0:	40 00 20 a8 	call  40008c90 <PAGE_TABLE_BASE+0x490>
400009f4:	40 00 20 a8 	call  40008c94 <PAGE_TABLE_BASE+0x494>
400009f8:	40 00 20 a8 	call  40008c98 <PAGE_TABLE_BASE+0x498>
400009fc:	40 00 20 a8 	call  40008c9c <PAGE_TABLE_BASE+0x49c>
40000a00:	40 00 22 d0 	call  40009540 <window_underflow_trap_handler+0xdc>
40000a04:	40 00 23 a4 	call  40009894 <window_underflow_trap_handler+0x430>
40000a08:	40 00 22 9c 	call  40009478 <window_underflow_trap_handler+0x14>
40000a0c:	40 00 20 a8 	call  40008cac <PAGE_TABLE_BASE+0x4ac>
40000a10:	40 00 20 a8 	call  40008cb0 <PAGE_TABLE_BASE+0x4b0>
40000a14:	40 00 24 84 	call  40009c24 <window_underflow_trap_handler+0x7c0>
40000a18:	40 00 20 a8 	call  40008cb8 <PAGE_TABLE_BASE+0x4b8>
40000a1c:	40 00 23 a4 	call  400098ac <window_underflow_trap_handler+0x448>
40000a20:	40 00 20 a8 	call  40008cc0 <PAGE_TABLE_BASE+0x4c0>
40000a24:	40 00 20 a8 	call  40008cc4 <PAGE_TABLE_BASE+0x4c4>
40000a28:	40 00 23 a4 	call  400098b8 <window_underflow_trap_handler+0x454>
40000a2c:	40 00 21 2c 	call  40008edc <PAGE_TABLE_BASE+0x6dc>
40000a30:	40 00 1f fc 	call  40008a20 <PAGE_TABLE_BASE+0x220>
40000a34:	40 00 1f fc 	call  40008a24 <PAGE_TABLE_BASE+0x224>
40000a38:	40 00 21 20 	call  40008eb8 <PAGE_TABLE_BASE+0x6b8>
40000a3c:	40 00 1f fc 	call  40008a2c <PAGE_TABLE_BASE+0x22c>
40000a40:	40 00 1f fc 	call  40008a30 <PAGE_TABLE_BASE+0x230>
40000a44:	40 00 1f fc 	call  40008a34 <PAGE_TABLE_BASE+0x234>
40000a48:	40 00 1f fc 	call  40008a38 <PAGE_TABLE_BASE+0x238>
40000a4c:	40 00 1f fc 	call  40008a3c <PAGE_TABLE_BASE+0x23c>
40000a50:	40 00 1f fc 	call  40008a40 <PAGE_TABLE_BASE+0x240>
40000a54:	40 00 1f fc 	call  40008a44 <PAGE_TABLE_BASE+0x244>
40000a58:	40 00 21 14 	call  40008ea8 <PAGE_TABLE_BASE+0x6a8>
40000a5c:	40 00 1f fc 	call  40008a4c <PAGE_TABLE_BASE+0x24c>
40000a60:	40 00 21 08 	call  40008e80 <PAGE_TABLE_BASE+0x680>
40000a64:	40 00 1f fc 	call  40008a54 <PAGE_TABLE_BASE+0x254>
40000a68:	40 00 1f fc 	call  40008a58 <PAGE_TABLE_BASE+0x258>
40000a6c:	40 00 20 fc 	call  40008e5c <PAGE_TABLE_BASE+0x65c>
40000a70:	40 00 22 44 	call  40009380 <PAGE_TABLE_BASE+0xb80>
40000a74:	40 00 20 94 	call  40008cc4 <PAGE_TABLE_BASE+0x4c4>
40000a78:	40 00 22 34 	call  40009348 <PAGE_TABLE_BASE+0xb48>
40000a7c:	40 00 20 94 	call  40008ccc <PAGE_TABLE_BASE+0x4cc>
40000a80:	40 00 22 14 	call  400092d0 <PAGE_TABLE_BASE+0xad0>
40000a84:	40 00 20 94 	call  40008cd4 <PAGE_TABLE_BASE+0x4d4>
40000a88:	40 00 20 94 	call  40008cd8 <PAGE_TABLE_BASE+0x4d8>
40000a8c:	40 00 20 94 	call  40008cdc <PAGE_TABLE_BASE+0x4dc>
40000a90:	40 00 20 94 	call  40008ce0 <PAGE_TABLE_BASE+0x4e0>
40000a94:	40 00 20 94 	call  40008ce4 <PAGE_TABLE_BASE+0x4e4>
40000a98:	40 00 20 94 	call  40008ce8 <PAGE_TABLE_BASE+0x4e8>
40000a9c:	40 00 20 94 	call  40008cec <PAGE_TABLE_BASE+0x4ec>
40000aa0:	40 00 20 88 	call  40008cc0 <PAGE_TABLE_BASE+0x4c0>
40000aa4:	40 00 20 94 	call  40008cf4 <PAGE_TABLE_BASE+0x4f4>
40000aa8:	40 00 20 94 	call  40008cf8 <PAGE_TABLE_BASE+0x4f8>
40000aac:	40 00 20 94 	call  40008cfc <PAGE_TABLE_BASE+0x4fc>
40000ab0:	40 00 20 94 	call  40008d00 <PAGE_TABLE_BASE+0x500>
40000ab4:	40 00 20 94 	call  40008d04 <PAGE_TABLE_BASE+0x504>
40000ab8:	40 00 20 88 	call  40008cd8 <PAGE_TABLE_BASE+0x4d8>

40000abc <get_components>:
40000abc:	9d e3 bf 80 	save  %sp, -128, %sp
40000ac0:	84 10 00 18 	mov  %i0, %g2
40000ac4:	86 10 00 19 	mov  %i1, %g3
40000ac8:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
40000acc:	a5 36 20 1f 	srl  %i0, 0x1f, %l2
40000ad0:	80 8c a0 ff 	btst  0xff, %l2
40000ad4:	02 80 00 05 	be  40000ae8 <get_components+0x2c>
40000ad8:	f6 07 a0 40 	ld  [ %fp + 0x40 ], %i3
40000adc:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40000ae0:	91 a0 00 a8 	fnegs  %f8, %f8
40000ae4:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40000ae8:	40 00 17 51 	call  4000682c <__fixdfdi>
40000aec:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
40000af0:	83 2e a0 03 	sll  %i2, 3, %g1
40000af4:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40000af8:	84 10 a2 00 	or  %g2, 0x200, %g2	! 40011600 <powers_of_10>
40000afc:	d5 18 80 01 	ldd  [ %g2 + %g1 ], %f10
40000b00:	a0 10 00 08 	mov  %o0, %l0
40000b04:	a2 10 00 09 	mov  %o1, %l1
40000b08:	40 00 17 a7 	call  400069a4 <__floatdidf>
40000b0c:	d5 3f bf f0 	std  %f10, [ %fp + -16 ]
40000b10:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40000b14:	d5 1f bf f0 	ldd  [ %fp + -16 ], %f10
40000b18:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40000b1c:	91 a0 09 4a 	fmuld  %f0, %f10, %f8
40000b20:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
40000b24:	d1 3f bf e8 	std  %f8, [ %fp + -24 ]
40000b28:	40 00 17 41 	call  4000682c <__fixdfdi>
40000b2c:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
40000b30:	b8 10 00 08 	mov  %o0, %i4
40000b34:	40 00 17 9c 	call  400069a4 <__floatdidf>
40000b38:	ba 10 00 09 	mov  %o1, %i5
40000b3c:	33 10 00 46 	sethi  %hi(0x40011800), %i1
40000b40:	d1 1f bf e8 	ldd  [ %fp + -24 ], %f8
40000b44:	d5 1e 62 38 	ldd  [ %i1 + 0x238 ], %f10
40000b48:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40000b4c:	81 a8 0a ca 	fcmped  %f0, %f10
40000b50:	01 00 00 00 	nop 
40000b54:	1d 80 00 29 	fbule  40000bf8 <get_components+0x13c>
40000b58:	01 00 00 00 	nop 
40000b5c:	86 87 60 01 	addcc  %i5, 1, %g3
40000b60:	84 47 20 00 	addx  %i4, 0, %g2
40000b64:	ba 10 00 03 	mov  %g3, %i5
40000b68:	b8 10 00 02 	mov  %g2, %i4
40000b6c:	90 10 00 02 	mov  %g2, %o0
40000b70:	40 00 17 8d 	call  400069a4 <__floatdidf>
40000b74:	92 10 00 03 	mov  %g3, %o1
40000b78:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40000b7c:	81 aa 0a c0 	fcmped  %f8, %f0
40000b80:	01 00 00 00 	nop 
40000b84:	1b 80 00 29 	fble  40000c28 <get_components+0x16c>
40000b88:	86 84 60 01 	addcc  %l1, 1, %g3
40000b8c:	80 a6 a0 00 	cmp  %i2, 0
40000b90:	12 80 00 15 	bne  40000be4 <get_components+0x128>
40000b94:	90 10 00 10 	mov  %l0, %o0
40000b98:	40 00 17 83 	call  400069a4 <__floatdidf>
40000b9c:	92 10 00 11 	mov  %l1, %o1
40000ba0:	d1 1e 62 38 	ldd  [ %i1 + 0x238 ], %f8
40000ba4:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
40000ba8:	81 a2 88 c0 	fsubd  %f10, %f0, %f0
40000bac:	81 a8 0a c8 	fcmped  %f0, %f8
40000bb0:	01 00 00 00 	nop 
40000bb4:	19 80 00 05 	fbuge  40000bc8 <get_components+0x10c>
40000bb8:	01 00 00 00 	nop 
40000bbc:	01 00 00 00 	nop 
40000bc0:	1d 80 00 09 	fbule  40000be4 <get_components+0x128>
40000bc4:	01 00 00 00 	nop 
40000bc8:	84 0c 20 00 	and  %l0, 0, %g2
40000bcc:	86 0c 60 01 	and  %l1, 1, %g3
40000bd0:	84 10 80 03 	or  %g2, %g3, %g2
40000bd4:	80 a0 00 02 	cmp  %g0, %g2
40000bd8:	82 40 20 00 	addx  %g0, 0, %g1
40000bdc:	a2 84 40 01 	addcc  %l1, %g1, %l1
40000be0:	a0 44 20 00 	addx  %l0, 0, %l0
40000be4:	e0 3e c0 00 	std  %l0, [ %i3 ]
40000be8:	f8 3e e0 08 	std  %i4, [ %i3 + 8 ]
40000bec:	e4 2e e0 10 	stb  %l2, [ %i3 + 0x10 ]
40000bf0:	81 c7 e0 0c 	jmp  %i7 + 0xc
40000bf4:	91 e8 00 1b 	restore  %g0, %i3, %o0
40000bf8:	81 a8 0a 4a 	fcmpd  %f0, %f10
40000bfc:	01 00 00 00 	nop 
40000c00:	03 bf ff e4 	fbne  40000b90 <get_components+0xd4>
40000c04:	80 a6 a0 00 	cmp  %i2, 0
40000c08:	80 97 00 1d 	orcc  %i4, %i5, %g0
40000c0c:	12 80 00 0d 	bne  40000c40 <get_components+0x184>
40000c10:	84 0f 20 00 	and  %i4, 0, %g2
40000c14:	86 87 60 01 	addcc  %i5, 1, %g3
40000c18:	84 47 20 00 	addx  %i4, 0, %g2
40000c1c:	ba 10 00 03 	mov  %g3, %i5
40000c20:	10 bf ff db 	b  40000b8c <get_components+0xd0>
40000c24:	b8 10 00 02 	mov  %g2, %i4
40000c28:	b8 10 20 00 	clr  %i4
40000c2c:	84 44 20 00 	addx  %l0, 0, %g2
40000c30:	a2 10 00 03 	mov  %g3, %l1
40000c34:	a0 10 00 02 	mov  %g2, %l0
40000c38:	10 bf ff d5 	b  40000b8c <get_components+0xd0>
40000c3c:	ba 10 20 00 	clr  %i5
40000c40:	86 0f 60 01 	and  %i5, 1, %g3
40000c44:	80 90 80 03 	orcc  %g2, %g3, %g0
40000c48:	22 bf ff d2 	be,a   40000b90 <get_components+0xd4>
40000c4c:	80 a6 a0 00 	cmp  %i2, 0
40000c50:	10 bf ff f2 	b  40000c18 <get_components+0x15c>
40000c54:	86 87 60 01 	addcc  %i5, 1, %g3

40000c58 <putchar_wrapper>:
40000c58:	9d e3 bf a0 	save  %sp, -96, %sp
40000c5c:	40 00 0b 03 	call  40003868 <__ajit_serial_putchar_via_vmap__>
40000c60:	90 10 00 18 	mov  %i0, %o0
40000c64:	80 a2 20 00 	cmp  %o0, 0
40000c68:	02 bf ff fd 	be  40000c5c <putchar_wrapper+0x4>
40000c6c:	01 00 00 00 	nop 
40000c70:	40 00 0a 09 	call  40003494 <__ajit_read_serial_control_register_via_vmap__>
40000c74:	01 00 00 00 	nop 
40000c78:	90 0a 20 09 	and  %o0, 9, %o0
40000c7c:	80 a2 20 09 	cmp  %o0, 9
40000c80:	02 bf ff fc 	be  40000c70 <putchar_wrapper+0x18>
40000c84:	01 00 00 00 	nop 
40000c88:	81 c7 e0 08 	ret 
40000c8c:	81 e8 00 00 	restore 

40000c90 <out_rev_>:
40000c90:	9d e3 bf a0 	save  %sp, -96, %sp
40000c94:	80 8f 20 03 	btst  3, %i4
40000c98:	12 80 00 1e 	bne  40000d10 <out_rev_+0x80>
40000c9c:	e0 06 20 0c 	ld  [ %i0 + 0xc ], %l0
40000ca0:	80 a6 80 1b 	cmp  %i2, %i3
40000ca4:	1a 80 00 1c 	bcc  40000d14 <out_rev_+0x84>
40000ca8:	80 a6 a0 00 	cmp  %i2, 0
40000cac:	ba 06 a0 01 	add  %i2, 1, %i5
40000cb0:	82 10 00 10 	mov  %l0, %g1
40000cb4:	10 80 00 09 	b  40000cd8 <out_rev_+0x48>
40000cb8:	a2 10 20 20 	mov  0x20, %l1
40000cbc:	9f c0 80 00 	call  %g2
40000cc0:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40000cc4:	80 a7 40 1b 	cmp  %i5, %i3
40000cc8:	02 80 00 13 	be  40000d14 <out_rev_+0x84>
40000ccc:	80 a6 a0 00 	cmp  %i2, 0
40000cd0:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40000cd4:	ba 07 60 01 	inc  %i5
40000cd8:	84 00 60 01 	add  %g1, 1, %g2
40000cdc:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40000ce0:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40000ce4:	80 a0 80 01 	cmp  %g2, %g1
40000ce8:	08 bf ff f8 	bleu  40000cc8 <out_rev_+0x38>
40000cec:	80 a7 40 1b 	cmp  %i5, %i3
40000cf0:	c4 06 00 00 	ld  [ %i0 ], %g2
40000cf4:	80 a0 a0 00 	cmp  %g2, 0
40000cf8:	12 bf ff f1 	bne  40000cbc <out_rev_+0x2c>
40000cfc:	90 10 20 20 	mov  0x20, %o0
40000d00:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40000d04:	80 a7 40 1b 	cmp  %i5, %i3
40000d08:	12 bf ff f2 	bne  40000cd0 <out_rev_+0x40>
40000d0c:	e2 28 80 01 	stb  %l1, [ %g2 + %g1 ]
40000d10:	80 a6 a0 00 	cmp  %i2, 0
40000d14:	02 80 00 17 	be  40000d70 <out_rev_+0xe0>
40000d18:	80 8f 20 02 	btst  2, %i4
40000d1c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40000d20:	b4 06 bf ff 	add  %i2, -1, %i2
40000d24:	84 00 60 01 	add  %g1, 1, %g2
40000d28:	d0 0e 40 1a 	ldub  [ %i1 + %i2 ], %o0
40000d2c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40000d30:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40000d34:	80 a0 40 02 	cmp  %g1, %g2
40000d38:	1a bf ff f7 	bcc  40000d14 <out_rev_+0x84>
40000d3c:	80 a6 a0 00 	cmp  %i2, 0
40000d40:	c4 06 00 00 	ld  [ %i0 ], %g2
40000d44:	80 a0 a0 00 	cmp  %g2, 0
40000d48:	22 80 00 1f 	be,a   40000dc4 <out_rev_+0x134>
40000d4c:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40000d50:	91 2a 20 18 	sll  %o0, 0x18, %o0
40000d54:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40000d58:	9f c0 80 00 	call  %g2
40000d5c:	91 3a 20 18 	sra  %o0, 0x18, %o0
40000d60:	80 a6 a0 00 	cmp  %i2, 0
40000d64:	32 bf ff ef 	bne,a   40000d20 <out_rev_+0x90>
40000d68:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40000d6c:	80 8f 20 02 	btst  2, %i4
40000d70:	02 80 00 1b 	be  40000ddc <out_rev_+0x14c>
40000d74:	ba 10 20 20 	mov  0x20, %i5
40000d78:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40000d7c:	86 20 40 10 	sub  %g1, %l0, %g3
40000d80:	80 a6 c0 03 	cmp  %i3, %g3
40000d84:	08 80 00 16 	bleu  40000ddc <out_rev_+0x14c>
40000d88:	84 00 60 01 	add  %g1, 1, %g2
40000d8c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40000d90:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40000d94:	80 a0 c0 01 	cmp  %g3, %g1
40000d98:	28 80 00 0d 	bleu,a   40000dcc <out_rev_+0x13c>
40000d9c:	82 10 00 02 	mov  %g2, %g1
40000da0:	c4 06 00 00 	ld  [ %i0 ], %g2
40000da4:	80 a0 a0 00 	cmp  %g2, 0
40000da8:	22 80 00 0f 	be,a   40000de4 <out_rev_+0x154>
40000dac:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40000db0:	90 10 20 20 	mov  0x20, %o0
40000db4:	9f c0 80 00 	call  %g2
40000db8:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40000dbc:	10 bf ff f0 	b  40000d7c <out_rev_+0xec>
40000dc0:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40000dc4:	10 bf ff d3 	b  40000d10 <out_rev_+0x80>
40000dc8:	d0 28 80 01 	stb  %o0, [ %g2 + %g1 ]
40000dcc:	86 20 40 10 	sub  %g1, %l0, %g3
40000dd0:	80 a6 c0 03 	cmp  %i3, %g3
40000dd4:	18 bf ff ee 	bgu  40000d8c <out_rev_+0xfc>
40000dd8:	84 00 60 01 	add  %g1, 1, %g2
40000ddc:	81 c7 e0 08 	ret 
40000de0:	81 e8 00 00 	restore 
40000de4:	10 bf ff e5 	b  40000d78 <out_rev_+0xe8>
40000de8:	fa 28 80 01 	stb  %i5, [ %g2 + %g1 ]

40000dec <print_integer>:
40000dec:	9d e3 bf 80 	save  %sp, -128, %sp
40000df0:	e6 07 a0 5c 	ld  [ %fp + 0x5c ], %l3
40000df4:	80 96 40 1a 	orcc  %i1, %i2, %g0
40000df8:	12 80 00 4f 	bne  40000f34 <print_integer+0x148>
40000dfc:	e4 07 a0 60 	ld  [ %fp + 0x60 ], %l2
40000e00:	80 8c a8 00 	btst  0x800, %l2
40000e04:	02 80 00 a8 	be  400010a4 <print_integer+0x2b8>
40000e08:	80 a7 20 10 	cmp  %i4, 0x10
40000e0c:	22 80 00 c2 	be,a   40001114 <print_integer+0x328>
40000e10:	a4 0c bf ef 	and  %l2, -17, %l2
40000e14:	82 10 20 01 	mov  1, %g1
40000e18:	a0 10 20 00 	clr  %l0
40000e1c:	a2 07 bf e0 	add  %fp, -32, %l1
40000e20:	80 8c a0 02 	btst  2, %l2
40000e24:	12 80 00 05 	bne  40000e38 <print_integer+0x4c>
40000e28:	94 10 00 10 	mov  %l0, %o2
40000e2c:	80 a4 e0 00 	cmp  %l3, 0
40000e30:	12 80 00 76 	bne  40001008 <print_integer+0x21c>
40000e34:	80 8c a0 01 	btst  1, %l2
40000e38:	80 a2 80 1d 	cmp  %o2, %i5
40000e3c:	1a 80 00 0d 	bcc  40000e70 <print_integer+0x84>
40000e40:	80 88 60 ff 	btst  0xff, %g1
40000e44:	12 80 00 06 	bne  40000e5c <print_integer+0x70>
40000e48:	84 10 20 30 	mov  0x30, %g2
40000e4c:	10 80 00 0a 	b  40000e74 <print_integer+0x88>
40000e50:	80 a4 00 0a 	cmp  %l0, %o2
40000e54:	1a 80 00 08 	bcc  40000e74 <print_integer+0x88>
40000e58:	80 a4 00 0a 	cmp  %l0, %o2
40000e5c:	c4 2c 40 0a 	stb  %g2, [ %l1 + %o2 ]
40000e60:	94 02 a0 01 	inc  %o2
40000e64:	80 a2 a0 1f 	cmp  %o2, 0x1f
40000e68:	08 bf ff fb 	bleu  40000e54 <print_integer+0x68>
40000e6c:	80 a2 80 1d 	cmp  %o2, %i5
40000e70:	80 a4 00 0a 	cmp  %l0, %o2
40000e74:	1a 80 00 05 	bcc  40000e88 <print_integer+0x9c>
40000e78:	84 40 20 00 	addx  %g0, 0, %g2
40000e7c:	80 a7 20 08 	cmp  %i4, 8
40000e80:	22 80 00 02 	be,a   40000e88 <print_integer+0x9c>
40000e84:	a4 0c bf ef 	and  %l2, -17, %l2
40000e88:	03 00 00 08 	sethi  %hi(0x2000), %g1
40000e8c:	82 10 60 10 	or  %g1, 0x10, %g1	! 2010 <__DYNAMIC+0x2010>
40000e90:	80 8c 80 01 	btst  %l2, %g1
40000e94:	02 80 00 16 	be  40000eec <print_integer+0x100>
40000e98:	80 a2 a0 1f 	cmp  %o2, 0x1f
40000e9c:	80 8c a8 00 	btst  0x800, %l2
40000ea0:	02 80 00 4a 	be  40000fc8 <print_integer+0x1dc>
40000ea4:	80 a2 a0 00 	cmp  %o2, 0
40000ea8:	80 a7 20 10 	cmp  %i4, 0x10
40000eac:	02 80 00 90 	be  400010ec <print_integer+0x300>
40000eb0:	80 a2 a0 1f 	cmp  %o2, 0x1f
40000eb4:	18 80 00 07 	bgu  40000ed0 <print_integer+0xe4>
40000eb8:	80 a7 20 02 	cmp  %i4, 2
40000ebc:	12 80 00 05 	bne  40000ed0 <print_integer+0xe4>
40000ec0:	82 07 80 0a 	add  %fp, %o2, %g1
40000ec4:	84 10 20 62 	mov  0x62, %g2
40000ec8:	94 02 a0 01 	inc  %o2
40000ecc:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40000ed0:	80 a2 a0 1f 	cmp  %o2, 0x1f
40000ed4:	18 80 00 11 	bgu  40000f18 <print_integer+0x12c>
40000ed8:	82 07 80 0a 	add  %fp, %o2, %g1
40000edc:	84 10 20 30 	mov  0x30, %g2
40000ee0:	94 02 a0 01 	inc  %o2
40000ee4:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40000ee8:	80 a2 a0 1f 	cmp  %o2, 0x1f
40000eec:	18 80 00 0b 	bgu  40000f18 <print_integer+0x12c>
40000ef0:	80 a6 e0 00 	cmp  %i3, 0
40000ef4:	12 80 00 61 	bne  40001078 <print_integer+0x28c>
40000ef8:	80 8c a0 04 	btst  4, %l2
40000efc:	12 80 00 71 	bne  400010c0 <print_integer+0x2d4>
40000f00:	80 8c a0 08 	btst  8, %l2
40000f04:	02 80 00 05 	be  40000f18 <print_integer+0x12c>
40000f08:	82 07 80 0a 	add  %fp, %o2, %g1
40000f0c:	84 10 20 20 	mov  0x20, %g2
40000f10:	94 02 a0 01 	inc  %o2
40000f14:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40000f18:	90 10 00 18 	mov  %i0, %o0
40000f1c:	92 10 00 11 	mov  %l1, %o1
40000f20:	96 10 00 13 	mov  %l3, %o3
40000f24:	7f ff ff 5b 	call  40000c90 <out_rev_>
40000f28:	98 10 00 12 	mov  %l2, %o4
40000f2c:	81 c7 e0 08 	ret 
40000f30:	81 e8 00 00 	restore 
40000f34:	82 0c a0 20 	and  %l2, 0x20, %g1
40000f38:	a0 10 20 00 	clr  %l0
40000f3c:	80 a0 00 01 	cmp  %g0, %g1
40000f40:	a2 07 bf e0 	add  %fp, -32, %l1
40000f44:	a8 40 3f ff 	addx  %g0, -1, %l4
40000f48:	a8 0d 20 20 	and  %l4, 0x20, %l4
40000f4c:	10 80 00 12 	b  40000f94 <print_integer+0x1a8>
40000f50:	a8 05 20 41 	add  %l4, 0x41, %l4
40000f54:	d2 2c 40 10 	stb  %o1, [ %l1 + %l0 ]
40000f58:	90 10 00 19 	mov  %i1, %o0
40000f5c:	92 10 00 1a 	mov  %i2, %o1
40000f60:	94 10 20 00 	clr  %o2
40000f64:	40 00 18 9a 	call  400071cc <__udivdi3>
40000f68:	96 10 00 1c 	mov  %i4, %o3
40000f6c:	a0 04 20 01 	inc  %l0
40000f70:	80 a4 20 20 	cmp  %l0, 0x20
40000f74:	b2 10 00 08 	mov  %o0, %i1
40000f78:	82 40 20 00 	addx  %g0, 0, %g1
40000f7c:	80 88 60 ff 	btst  0xff, %g1
40000f80:	02 bf ff a8 	be  40000e20 <print_integer+0x34>
40000f84:	b4 10 00 09 	mov  %o1, %i2
40000f88:	80 96 40 09 	orcc  %i1, %o1, %g0
40000f8c:	02 bf ff a6 	be  40000e24 <print_integer+0x38>
40000f90:	80 8c a0 02 	btst  2, %l2
40000f94:	90 10 00 19 	mov  %i1, %o0
40000f98:	92 10 00 1a 	mov  %i2, %o1
40000f9c:	94 10 20 00 	clr  %o2
40000fa0:	40 00 19 58 	call  40007500 <__umoddi3>
40000fa4:	96 10 00 1c 	mov  %i4, %o3
40000fa8:	83 2a 60 18 	sll  %o1, 0x18, %g1
40000fac:	83 38 60 18 	sra  %g1, 0x18, %g1
40000fb0:	80 a0 60 09 	cmp  %g1, 9
40000fb4:	24 bf ff e8 	ble,a   40000f54 <print_integer+0x168>
40000fb8:	92 02 60 30 	add  %o1, 0x30, %o1
40000fbc:	92 02 7f f6 	add  %o1, -10, %o1
40000fc0:	10 bf ff e5 	b  40000f54 <print_integer+0x168>
40000fc4:	92 02 40 14 	add  %o1, %l4, %o1
40000fc8:	02 bf ff b9 	be  40000eac <print_integer+0xc0>
40000fcc:	80 a7 20 10 	cmp  %i4, 0x10
40000fd0:	80 a2 80 13 	cmp  %o2, %l3
40000fd4:	02 80 00 06 	be  40000fec <print_integer+0x200>
40000fd8:	80 a0 a0 00 	cmp  %g2, 0
40000fdc:	80 a7 40 0a 	cmp  %i5, %o2
40000fe0:	12 bf ff b3 	bne  40000eac <print_integer+0xc0>
40000fe4:	80 a7 20 10 	cmp  %i4, 0x10
40000fe8:	80 a0 a0 00 	cmp  %g2, 0
40000fec:	02 80 00 55 	be  40001140 <print_integer+0x354>
40000ff0:	80 a7 20 02 	cmp  %i4, 2
40000ff4:	82 82 bf ff 	addcc  %o2, -1, %g1
40000ff8:	12 80 00 58 	bne  40001158 <print_integer+0x36c>
40000ffc:	80 a7 20 02 	cmp  %i4, 2
40001000:	10 bf ff aa 	b  40000ea8 <print_integer+0xbc>
40001004:	94 10 20 00 	clr  %o2
40001008:	02 bf ff 8d 	be  40000e3c <print_integer+0x50>
4000100c:	80 a2 80 1d 	cmp  %o2, %i5
40001010:	80 a6 e0 00 	cmp  %i3, 0
40001014:	32 80 00 05 	bne,a   40001028 <print_integer+0x23c>
40001018:	a6 04 ff ff 	add  %l3, -1, %l3
4000101c:	80 8c a0 0c 	btst  0xc, %l2
40001020:	32 80 00 02 	bne,a   40001028 <print_integer+0x23c>
40001024:	a6 04 ff ff 	add  %l3, -1, %l3
40001028:	80 a4 00 13 	cmp  %l0, %l3
4000102c:	1a 80 00 55 	bcc  40001180 <print_integer+0x394>
40001030:	80 88 60 ff 	btst  0xff, %g1
40001034:	02 80 00 53 	be  40001180 <print_integer+0x394>
40001038:	84 10 20 30 	mov  0x30, %g2
4000103c:	82 07 80 10 	add  %fp, %l0, %g1
40001040:	94 04 20 01 	add  %l0, 1, %o2
40001044:	10 80 00 06 	b  4000105c <print_integer+0x270>
40001048:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
4000104c:	1a bf ff 7c 	bcc  40000e3c <print_integer+0x50>
40001050:	80 a2 80 1d 	cmp  %o2, %i5
40001054:	c4 2c 40 0a 	stb  %g2, [ %l1 + %o2 ]
40001058:	94 02 a0 01 	inc  %o2
4000105c:	80 a2 a0 20 	cmp  %o2, 0x20
40001060:	82 40 20 00 	addx  %g0, 0, %g1
40001064:	80 88 60 ff 	btst  0xff, %g1
40001068:	32 bf ff f9 	bne,a   4000104c <print_integer+0x260>
4000106c:	80 a2 80 13 	cmp  %o2, %l3
40001070:	10 bf ff 73 	b  40000e3c <print_integer+0x50>
40001074:	80 a2 80 1d 	cmp  %o2, %i5
40001078:	82 07 80 0a 	add  %fp, %o2, %g1
4000107c:	84 10 20 2d 	mov  0x2d, %g2
40001080:	94 02 a0 01 	inc  %o2
40001084:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001088:	90 10 00 18 	mov  %i0, %o0
4000108c:	92 10 00 11 	mov  %l1, %o1
40001090:	96 10 00 13 	mov  %l3, %o3
40001094:	7f ff fe ff 	call  40000c90 <out_rev_>
40001098:	98 10 00 12 	mov  %l2, %o4
4000109c:	81 c7 e0 08 	ret 
400010a0:	81 e8 00 00 	restore 
400010a4:	82 10 20 30 	mov  0x30, %g1
400010a8:	a4 0c bf ef 	and  %l2, -17, %l2
400010ac:	c2 2f bf e0 	stb  %g1, [ %fp + -32 ]
400010b0:	a0 10 20 01 	mov  1, %l0
400010b4:	82 10 20 01 	mov  1, %g1
400010b8:	10 bf ff 5a 	b  40000e20 <print_integer+0x34>
400010bc:	a2 07 bf e0 	add  %fp, -32, %l1
400010c0:	82 07 80 0a 	add  %fp, %o2, %g1
400010c4:	84 10 20 2b 	mov  0x2b, %g2
400010c8:	94 02 a0 01 	inc  %o2
400010cc:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
400010d0:	90 10 00 18 	mov  %i0, %o0
400010d4:	92 10 00 11 	mov  %l1, %o1
400010d8:	96 10 00 13 	mov  %l3, %o3
400010dc:	7f ff fe ed 	call  40000c90 <out_rev_>
400010e0:	98 10 00 12 	mov  %l2, %o4
400010e4:	81 c7 e0 08 	ret 
400010e8:	81 e8 00 00 	restore 
400010ec:	80 8c a0 20 	btst  0x20, %l2
400010f0:	12 80 00 0d 	bne  40001124 <print_integer+0x338>
400010f4:	80 a2 a0 1f 	cmp  %o2, 0x1f
400010f8:	18 bf ff 89 	bgu  40000f1c <print_integer+0x130>
400010fc:	90 10 00 18 	mov  %i0, %o0
40001100:	82 07 80 0a 	add  %fp, %o2, %g1
40001104:	84 10 20 78 	mov  0x78, %g2
40001108:	94 02 a0 01 	inc  %o2
4000110c:	10 bf ff 71 	b  40000ed0 <print_integer+0xe4>
40001110:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001114:	82 10 20 01 	mov  1, %g1
40001118:	a0 10 20 00 	clr  %l0
4000111c:	10 bf ff 41 	b  40000e20 <print_integer+0x34>
40001120:	a2 07 bf e0 	add  %fp, -32, %l1
40001124:	18 bf ff 7e 	bgu  40000f1c <print_integer+0x130>
40001128:	90 10 00 18 	mov  %i0, %o0
4000112c:	82 07 80 0a 	add  %fp, %o2, %g1
40001130:	84 10 20 58 	mov  0x58, %g2
40001134:	94 02 a0 01 	inc  %o2
40001138:	10 bf ff 66 	b  40000ed0 <print_integer+0xe4>
4000113c:	c4 28 7f e0 	stb  %g2, [ %g1 + -32 ]
40001140:	02 bf ff 5b 	be  40000eac <print_integer+0xc0>
40001144:	80 a7 20 10 	cmp  %i4, 0x10
40001148:	02 bf ff 59 	be  40000eac <print_integer+0xc0>
4000114c:	82 10 00 0a 	mov  %o2, %g1
40001150:	10 bf ff 60 	b  40000ed0 <print_integer+0xe4>
40001154:	94 10 00 01 	mov  %g1, %o2
40001158:	02 80 00 06 	be  40001170 <print_integer+0x384>
4000115c:	80 a4 00 01 	cmp  %l0, %g1
40001160:	80 a7 20 10 	cmp  %i4, 0x10
40001164:	32 bf ff 5b 	bne,a   40000ed0 <print_integer+0xe4>
40001168:	94 10 00 01 	mov  %g1, %o2
4000116c:	80 a4 00 01 	cmp  %l0, %g1
40001170:	0a bf ff 4e 	bcs  40000ea8 <print_integer+0xbc>
40001174:	94 02 bf fe 	add  %o2, -2, %o2
40001178:	10 bf ff 4c 	b  40000ea8 <print_integer+0xbc>
4000117c:	94 10 00 01 	mov  %g1, %o2
40001180:	10 bf ff 2e 	b  40000e38 <print_integer+0x4c>
40001184:	94 10 00 10 	mov  %l0, %o2

40001188 <print_broken_up_decimal.isra.4>:
40001188:	9d e3 bf a0 	save  %sp, -96, %sp
4000118c:	e0 07 a0 5c 	ld  [ %fp + 0x5c ], %l0
40001190:	a2 10 00 1a 	mov  %i2, %l1
40001194:	a6 10 00 1b 	mov  %i3, %l3
40001198:	a8 10 00 1c 	mov  %i4, %l4
4000119c:	f6 07 a0 60 	ld  [ %fp + 0x60 ], %i3
400011a0:	f8 07 a0 64 	ld  [ %fp + 0x64 ], %i4
400011a4:	e4 07 a0 68 	ld  [ %fp + 0x68 ], %l2
400011a8:	80 a4 20 00 	cmp  %l0, 0
400011ac:	02 80 00 73 	be  40001378 <print_broken_up_decimal.isra.4+0x1f0>
400011b0:	f4 07 a0 6c 	ld  [ %fp + 0x6c ], %i2
400011b4:	03 00 00 04 	sethi  %hi(0x1000), %g1
400011b8:	84 10 60 10 	or  %g1, 0x10, %g2	! 1010 <__DYNAMIC+0x1010>
400011bc:	84 0f 00 02 	and  %i4, %g2, %g2
400011c0:	80 a0 80 01 	cmp  %g2, %g1
400011c4:	02 80 00 90 	be  40001404 <print_broken_up_decimal.isra.4+0x27c>
400011c8:	80 a4 60 00 	cmp  %l1, 0
400011cc:	80 a6 a0 1f 	cmp  %i2, 0x1f
400011d0:	18 80 00 57 	bgu  4000132c <print_broken_up_decimal.isra.4+0x1a4>
400011d4:	94 10 20 00 	clr  %o2
400011d8:	96 10 20 0a 	mov  0xa, %o3
400011dc:	90 10 00 11 	mov  %l1, %o0
400011e0:	40 00 17 0b 	call  40006e0c <__moddi3>
400011e4:	92 10 00 13 	mov  %l3, %o1
400011e8:	92 02 60 30 	add  %o1, 0x30, %o1
400011ec:	90 10 00 11 	mov  %l1, %o0
400011f0:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
400011f4:	94 10 20 00 	clr  %o2
400011f8:	96 10 20 0a 	mov  0xa, %o3
400011fc:	10 80 00 0f 	b  40001238 <print_broken_up_decimal.isra.4+0xb0>
40001200:	92 10 00 13 	mov  %l3, %o1
40001204:	90 10 00 13 	mov  %l3, %o0
40001208:	94 10 20 00 	clr  %o2
4000120c:	80 a6 a0 20 	cmp  %i2, 0x20
40001210:	02 80 00 47 	be  4000132c <print_broken_up_decimal.isra.4+0x1a4>
40001214:	96 10 20 0a 	mov  0xa, %o3
40001218:	40 00 16 fd 	call  40006e0c <__moddi3>
4000121c:	01 00 00 00 	nop 
40001220:	92 02 60 30 	add  %o1, 0x30, %o1
40001224:	90 10 00 13 	mov  %l3, %o0
40001228:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
4000122c:	94 10 20 00 	clr  %o2
40001230:	96 10 20 0a 	mov  0xa, %o3
40001234:	92 10 00 11 	mov  %l1, %o1
40001238:	40 00 16 0c 	call  40006a68 <__divdi3>
4000123c:	a0 04 3f ff 	add  %l0, -1, %l0
40001240:	a6 10 00 08 	mov  %o0, %l3
40001244:	a2 10 00 09 	mov  %o1, %l1
40001248:	80 94 c0 09 	orcc  %l3, %o1, %g0
4000124c:	12 bf ff ee 	bne  40001204 <print_broken_up_decimal.isra.4+0x7c>
40001250:	b4 06 a0 01 	inc  %i2
40001254:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001258:	18 80 00 0e 	bgu  40001290 <print_broken_up_decimal.isra.4+0x108>
4000125c:	80 a4 20 00 	cmp  %l0, 0
40001260:	02 80 00 0c 	be  40001290 <print_broken_up_decimal.isra.4+0x108>
40001264:	82 10 20 30 	mov  0x30, %g1
40001268:	10 80 00 06 	b  40001280 <print_broken_up_decimal.isra.4+0xf8>
4000126c:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001270:	80 a4 20 00 	cmp  %l0, 0
40001274:	02 80 00 08 	be  40001294 <print_broken_up_decimal.isra.4+0x10c>
40001278:	80 a6 a0 1f 	cmp  %i2, 0x1f
4000127c:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001280:	b4 06 a0 01 	inc  %i2
40001284:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001288:	08 bf ff fa 	bleu  40001270 <print_broken_up_decimal.isra.4+0xe8>
4000128c:	a0 04 3f ff 	add  %l0, -1, %l0
40001290:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001294:	18 80 00 27 	bgu  40001330 <print_broken_up_decimal.isra.4+0x1a8>
40001298:	82 0f 20 03 	and  %i4, 3, %g1
4000129c:	82 10 20 2e 	mov  0x2e, %g1
400012a0:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400012a4:	b4 06 a0 01 	inc  %i2
400012a8:	80 a6 a0 1f 	cmp  %i2, 0x1f
400012ac:	18 80 00 20 	bgu  4000132c <print_broken_up_decimal.isra.4+0x1a4>
400012b0:	94 10 20 00 	clr  %o2
400012b4:	96 10 20 0a 	mov  0xa, %o3
400012b8:	90 10 00 18 	mov  %i0, %o0
400012bc:	40 00 16 d4 	call  40006e0c <__moddi3>
400012c0:	92 10 00 19 	mov  %i1, %o1
400012c4:	94 10 20 00 	clr  %o2
400012c8:	82 02 60 30 	add  %o1, 0x30, %g1
400012cc:	96 10 20 0a 	mov  0xa, %o3
400012d0:	90 10 00 18 	mov  %i0, %o0
400012d4:	92 10 00 19 	mov  %i1, %o1
400012d8:	10 80 00 0f 	b  40001314 <print_broken_up_decimal.isra.4+0x18c>
400012dc:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400012e0:	90 10 00 11 	mov  %l1, %o0
400012e4:	94 10 20 00 	clr  %o2
400012e8:	80 a6 a0 20 	cmp  %i2, 0x20
400012ec:	02 80 00 10 	be  4000132c <print_broken_up_decimal.isra.4+0x1a4>
400012f0:	96 10 20 0a 	mov  0xa, %o3
400012f4:	40 00 16 c6 	call  40006e0c <__moddi3>
400012f8:	01 00 00 00 	nop 
400012fc:	92 02 60 30 	add  %o1, 0x30, %o1
40001300:	90 10 00 11 	mov  %l1, %o0
40001304:	d2 2c 80 1a 	stb  %o1, [ %l2 + %i2 ]
40001308:	94 10 20 00 	clr  %o2
4000130c:	96 10 20 0a 	mov  0xa, %o3
40001310:	92 10 00 10 	mov  %l0, %o1
40001314:	40 00 15 d5 	call  40006a68 <__divdi3>
40001318:	b4 06 a0 01 	inc  %i2
4000131c:	a2 10 00 08 	mov  %o0, %l1
40001320:	80 94 40 09 	orcc  %l1, %o1, %g0
40001324:	12 bf ff ef 	bne  400012e0 <print_broken_up_decimal.isra.4+0x158>
40001328:	a0 10 00 09 	mov  %o1, %l0
4000132c:	82 0f 20 03 	and  %i4, 3, %g1
40001330:	80 a0 60 01 	cmp  %g1, 1
40001334:	02 80 00 1d 	be  400013a8 <print_broken_up_decimal.isra.4+0x220>
40001338:	80 a6 e0 00 	cmp  %i3, 0
4000133c:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001340:	18 80 00 0b 	bgu  4000136c <print_broken_up_decimal.isra.4+0x1e4>
40001344:	80 a5 20 00 	cmp  %l4, 0
40001348:	12 80 00 13 	bne  40001394 <print_broken_up_decimal.isra.4+0x20c>
4000134c:	82 10 20 2d 	mov  0x2d, %g1
40001350:	80 8f 20 04 	btst  4, %i4
40001354:	12 80 00 4d 	bne  40001488 <print_broken_up_decimal.isra.4+0x300>
40001358:	80 8f 20 08 	btst  8, %i4
4000135c:	02 80 00 04 	be  4000136c <print_broken_up_decimal.isra.4+0x1e4>
40001360:	82 10 20 20 	mov  0x20, %g1
40001364:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001368:	b4 06 a0 01 	inc  %i2
4000136c:	b0 10 00 1d 	mov  %i5, %i0
40001370:	7f ff fe 48 	call  40000c90 <out_rev_>
40001374:	93 e8 00 12 	restore  %g0, %l2, %o1
40001378:	80 8f 20 10 	btst  0x10, %i4
4000137c:	02 bf ff cc 	be  400012ac <print_broken_up_decimal.isra.4+0x124>
40001380:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001384:	28 bf ff c7 	bleu,a   400012a0 <print_broken_up_decimal.isra.4+0x118>
40001388:	82 10 20 2e 	mov  0x2e, %g1
4000138c:	10 bf ff e9 	b  40001330 <print_broken_up_decimal.isra.4+0x1a8>
40001390:	82 0f 20 03 	and  %i4, 3, %g1
40001394:	b0 10 00 1d 	mov  %i5, %i0
40001398:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
4000139c:	b2 10 00 12 	mov  %l2, %i1
400013a0:	7f ff fe 3c 	call  40000c90 <out_rev_>
400013a4:	95 ee a0 01 	restore  %i2, 1, %o2
400013a8:	02 bf ff e6 	be  40001340 <print_broken_up_decimal.isra.4+0x1b8>
400013ac:	80 a6 a0 1f 	cmp  %i2, 0x1f
400013b0:	80 a5 20 00 	cmp  %l4, 0
400013b4:	32 80 00 05 	bne,a   400013c8 <print_broken_up_decimal.isra.4+0x240>
400013b8:	b6 06 ff ff 	add  %i3, -1, %i3
400013bc:	80 8f 20 0c 	btst  0xc, %i4
400013c0:	32 80 00 02 	bne,a   400013c8 <print_broken_up_decimal.isra.4+0x240>
400013c4:	b6 06 ff ff 	add  %i3, -1, %i3
400013c8:	80 a6 80 1b 	cmp  %i2, %i3
400013cc:	1a bf ff dc 	bcc  4000133c <print_broken_up_decimal.isra.4+0x1b4>
400013d0:	80 a6 a0 1f 	cmp  %i2, 0x1f
400013d4:	18 bf ff db 	bgu  40001340 <print_broken_up_decimal.isra.4+0x1b8>
400013d8:	82 10 20 30 	mov  0x30, %g1
400013dc:	10 80 00 05 	b  400013f0 <print_broken_up_decimal.isra.4+0x268>
400013e0:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400013e4:	1a bf ff d7 	bcc  40001340 <print_broken_up_decimal.isra.4+0x1b8>
400013e8:	80 a6 a0 1f 	cmp  %i2, 0x1f
400013ec:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
400013f0:	b4 06 a0 01 	inc  %i2
400013f4:	80 a6 a0 1f 	cmp  %i2, 0x1f
400013f8:	28 bf ff fb 	bleu,a   400013e4 <print_broken_up_decimal.isra.4+0x25c>
400013fc:	80 a6 80 1b 	cmp  %i2, %i3
40001400:	30 bf ff d0 	b,a   40001340 <print_broken_up_decimal.isra.4+0x1b8>
40001404:	04 80 00 27 	ble  400014a0 <print_broken_up_decimal.isra.4+0x318>
40001408:	80 a4 60 00 	cmp  %l1, 0
4000140c:	90 10 00 11 	mov  %l1, %o0
40001410:	92 10 00 13 	mov  %l3, %o1
40001414:	94 10 20 00 	clr  %o2
40001418:	40 00 16 7d 	call  40006e0c <__moddi3>
4000141c:	96 10 20 0a 	mov  0xa, %o3
40001420:	80 92 00 09 	orcc  %o0, %o1, %g0
40001424:	12 bf ff 6b 	bne  400011d0 <print_broken_up_decimal.isra.4+0x48>
40001428:	80 a6 a0 1f 	cmp  %i2, 0x1f
4000142c:	94 10 20 00 	clr  %o2
40001430:	96 10 20 0a 	mov  0xa, %o3
40001434:	90 10 00 11 	mov  %l1, %o0
40001438:	40 00 15 8c 	call  40006a68 <__divdi3>
4000143c:	92 10 00 13 	mov  %l3, %o1
40001440:	94 10 20 00 	clr  %o2
40001444:	a2 10 00 08 	mov  %o0, %l1
40001448:	a6 10 00 09 	mov  %o1, %l3
4000144c:	96 10 20 0a 	mov  0xa, %o3
40001450:	40 00 16 6f 	call  40006e0c <__moddi3>
40001454:	a0 04 3f ff 	add  %l0, -1, %l0
40001458:	80 92 00 09 	orcc  %o0, %o1, %g0
4000145c:	02 bf ff f5 	be  40001430 <print_broken_up_decimal.isra.4+0x2a8>
40001460:	94 10 20 00 	clr  %o2
40001464:	80 a4 60 00 	cmp  %l1, 0
40001468:	14 bf ff 5a 	bg  400011d0 <print_broken_up_decimal.isra.4+0x48>
4000146c:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001470:	80 a4 60 00 	cmp  %l1, 0
40001474:	12 bf ff 8d 	bne  400012a8 <print_broken_up_decimal.isra.4+0x120>
40001478:	80 a4 e0 00 	cmp  %l3, 0
4000147c:	12 bf ff 55 	bne  400011d0 <print_broken_up_decimal.isra.4+0x48>
40001480:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001484:	30 bf ff 8a 	b,a   400012ac <print_broken_up_decimal.isra.4+0x124>
40001488:	82 10 20 2b 	mov  0x2b, %g1
4000148c:	b0 10 00 1d 	mov  %i5, %i0
40001490:	c2 2c 80 1a 	stb  %g1, [ %l2 + %i2 ]
40001494:	b2 10 00 12 	mov  %l2, %i1
40001498:	7f ff fd fe 	call  40000c90 <out_rev_>
4000149c:	95 ee a0 01 	restore  %i2, 1, %o2
400014a0:	12 bf ff 82 	bne  400012a8 <print_broken_up_decimal.isra.4+0x120>
400014a4:	80 a4 e0 00 	cmp  %l3, 0
400014a8:	12 bf ff da 	bne  40001410 <print_broken_up_decimal.isra.4+0x288>
400014ac:	90 10 00 11 	mov  %l1, %o0
400014b0:	10 bf ff 7f 	b  400012ac <print_broken_up_decimal.isra.4+0x124>
400014b4:	80 a6 a0 1f 	cmp  %i2, 0x1f

400014b8 <print_exponential_number>:
400014b8:	9d e3 bf 40 	save  %sp, -192, %sp
400014bc:	84 10 00 19 	mov  %i1, %g2
400014c0:	86 10 00 1a 	mov  %i2, %g3
400014c4:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
400014c8:	ad 36 60 1f 	srl  %i1, 0x1f, %l6
400014cc:	a8 10 00 1b 	mov  %i3, %l4
400014d0:	82 8d a0 ff 	andcc  %l6, 0xff, %g1
400014d4:	02 80 00 03 	be  400014e0 <print_exponential_number+0x28>
400014d8:	d1 1f bf c8 	ldd  [ %fp + -56 ], %f8
400014dc:	91 a0 00 a8 	fnegs  %f8, %f8
400014e0:	09 10 00 46 	sethi  %hi(0x40011800), %g4
400014e4:	d5 19 22 48 	ldd  [ %g4 + 0x248 ], %f10	! 40011a48 <__clz_tab+0x360>
400014e8:	81 aa 0a 4a 	fcmpd  %f8, %f10
400014ec:	01 00 00 00 	nop 
400014f0:	33 80 00 e8 	fbe,a   40001890 <print_exponential_number+0x3d8>
400014f4:	88 10 20 01 	mov  1, %g4	! 1 <__DYNAMIC+0x1>
400014f8:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
400014fc:	19 00 03 ff 	sethi  %hi(0xffc00), %o4
40001500:	f4 1f bf c0 	ldd  [ %fp + -64 ], %i2
40001504:	98 13 23 ff 	or  %o4, 0x3ff, %o4
40001508:	05 0f fc 00 	sethi  %hi(0x3ff00000), %g2
4000150c:	98 0e 80 0c 	and  %i2, %o4, %o4
40001510:	84 13 00 02 	or  %o4, %g2, %g2
40001514:	1b 3f ff ff 	sethi  %hi(0xfffffc00), %o5
40001518:	86 10 20 00 	clr  %g3
4000151c:	9a 13 63 ff 	or  %o5, 0x3ff, %o5
40001520:	9a 0e c0 0d 	and  %i3, %o5, %o5
40001524:	86 13 40 03 	or  %o5, %g3, %g3
40001528:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
4000152c:	05 10 00 46 	sethi  %hi(0x40011800), %g2
40001530:	e1 1f bf c8 	ldd  [ %fp + -56 ], %f16
40001534:	37 10 00 46 	sethi  %hi(0x40011800), %i3
40001538:	dd 1e e2 50 	ldd  [ %i3 + 0x250 ], %f14	! 40011a50 <__clz_tab+0x368>
4000153c:	99 a4 08 ce 	fsubd  %f16, %f14, %f12
40001540:	e1 18 a2 58 	ldd  [ %g2 + 0x258 ], %f16
40001544:	05 10 00 46 	sethi  %hi(0x40011800), %g2
40001548:	e5 18 a2 60 	ldd  [ %g2 + 0x260 ], %f18	! 40011a60 <__clz_tab+0x378>
4000154c:	9d a3 09 4c 	fmuld  %f12, %f12, %f14
40001550:	a1 a3 09 50 	fmuld  %f12, %f16, %f16
40001554:	05 10 00 46 	sethi  %hi(0x40011800), %g2
40001558:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4000155c:	37 10 00 46 	sethi  %hi(0x40011800), %i3
40001560:	e5 18 a2 68 	ldd  [ %g2 + 0x268 ], %f18
40001564:	a5 a3 89 52 	fmuld  %f14, %f18, %f18
40001568:	87 36 a0 14 	srl  %i2, 0x14, %g3
4000156c:	a1 a4 08 d2 	fsubd  %f16, %f18, %f16
40001570:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
40001574:	e5 1e e2 70 	ldd  [ %i3 + 0x270 ], %f18
40001578:	b6 00 fc 01 	add  %g3, -1023, %i3
4000157c:	f6 27 bf bc 	st  %i3, [ %fp + -68 ]
40001580:	99 a3 09 4e 	fmuld  %f12, %f14, %f12
40001584:	05 10 00 46 	sethi  %hi(0x40011800), %g2
40001588:	99 a3 09 52 	fmuld  %f12, %f18, %f12
4000158c:	dd 18 a2 78 	ldd  [ %g2 + 0x278 ], %f14
40001590:	99 a4 08 4c 	faddd  %f16, %f12, %f12
40001594:	e1 07 bf bc 	ld  [ %fp + -68 ], %f16
40001598:	a1 a0 19 10 	fitod  %f16, %f16
4000159c:	a1 a4 09 4e 	fmuld  %f16, %f14, %f16
400015a0:	99 a3 08 50 	faddd  %f12, %f16, %f12
400015a4:	81 ab 0a ca 	fcmped  %f12, %f10
400015a8:	01 00 00 00 	nop 
400015ac:	07 80 01 49 	fbul  40001ad0 <print_exponential_number+0x618>
400015b0:	01 00 00 00 	nop 
400015b4:	95 a0 1a 4c 	fdtoi  %f12, %f10
400015b8:	d5 27 bf bc 	st  %f10, [ %fp + -68 ]
400015bc:	ea 07 bf bc 	ld  [ %fp + -68 ], %l5
400015c0:	80 a5 7e cc 	cmp  %l5, -308
400015c4:	02 80 01 b6 	be  40001c9c <print_exponential_number+0x7e4>
400015c8:	05 10 00 46 	sethi  %hi(0x40011800), %g2
400015cc:	ea 27 bf bc 	st  %l5, [ %fp + -68 ]
400015d0:	e1 07 bf bc 	ld  [ %fp + -68 ], %f16
400015d4:	d9 18 a2 80 	ldd  [ %g2 + 0x280 ], %f12
400015d8:	9d a0 19 10 	fitod  %f16, %f14
400015dc:	d5 19 22 48 	ldd  [ %g4 + 0x248 ], %f10
400015e0:	99 a3 89 4c 	fmuld  %f14, %f12, %f12
400015e4:	05 10 00 46 	sethi  %hi(0x40011800), %g2
400015e8:	e1 18 a2 38 	ldd  [ %g2 + 0x238 ], %f16	! 40011a38 <__clz_tab+0x350>
400015ec:	99 a3 08 50 	faddd  %f12, %f16, %f12
400015f0:	81 ab 0a ca 	fcmped  %f12, %f10
400015f4:	01 00 00 00 	nop 
400015f8:	07 80 01 9d 	fbul  40001c6c <print_exponential_number+0x7b4>
400015fc:	01 00 00 00 	nop 
40001600:	a3 a0 1a 4c 	fdtoi  %f12, %f17
40001604:	e3 27 bf bc 	st  %f17, [ %fp + -68 ]
40001608:	a1 a0 19 11 	fitod  %f17, %f16
4000160c:	c4 07 bf bc 	ld  [ %fp + -68 ], %g2
40001610:	07 10 00 46 	sethi  %hi(0x40011800), %g3
40001614:	d5 18 e2 88 	ldd  [ %g3 + 0x288 ], %f10	! 40011a88 <__clz_tab+0x3a0>
40001618:	09 10 00 46 	sethi  %hi(0x40011800), %g4
4000161c:	9d a3 89 4a 	fmuld  %f14, %f10, %f14
40001620:	07 10 00 46 	sethi  %hi(0x40011800), %g3
40001624:	d5 18 e2 90 	ldd  [ %g3 + 0x290 ], %f10	! 40011a90 <__clz_tab+0x3a8>
40001628:	a1 a4 09 4a 	fmuld  %f16, %f10, %f16
4000162c:	95 a3 88 d0 	fsubd  %f14, %f16, %f10
40001630:	e1 19 22 98 	ldd  [ %g4 + 0x298 ], %f16
40001634:	09 10 00 46 	sethi  %hi(0x40011800), %g4
40001638:	99 a2 89 4a 	fmuld  %f10, %f10, %f12
4000163c:	9d a2 88 4a 	faddd  %f10, %f10, %f14
40001640:	95 a4 08 ca 	fsubd  %f16, %f10, %f10
40001644:	e1 19 22 a0 	ldd  [ %g4 + 0x2a0 ], %f16
40001648:	09 10 00 46 	sethi  %hi(0x40011800), %g4
4000164c:	e5 19 22 a8 	ldd  [ %g4 + 0x2a8 ], %f18	! 40011aa8 <__clz_tab+0x3c0>
40001650:	a1 a3 09 d0 	fdivd  %f12, %f16, %f16
40001654:	09 10 00 46 	sethi  %hi(0x40011800), %g4
40001658:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4000165c:	e5 19 22 b0 	ldd  [ %g4 + 0x2b0 ], %f18
40001660:	a1 a3 09 d0 	fdivd  %f12, %f16, %f16
40001664:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40001668:	9a 80 a3 ff 	addcc  %g2, 0x3ff, %o5
4000166c:	99 a3 09 d0 	fdivd  %f12, %f16, %f12
40001670:	85 2b 60 14 	sll  %o5, 0x14, %g2
40001674:	86 10 20 00 	clr  %g3
40001678:	95 a2 88 4c 	faddd  %f10, %f12, %f10
4000167c:	09 10 00 46 	sethi  %hi(0x40011800), %g4
40001680:	95 a3 89 ca 	fdivd  %f14, %f10, %f10
40001684:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
40001688:	dd 19 22 b8 	ldd  [ %g4 + 0x2b8 ], %f14
4000168c:	e1 1f bf c8 	ldd  [ %fp + -56 ], %f16
40001690:	95 a2 88 4e 	faddd  %f10, %f14, %f10
40001694:	95 a2 89 50 	fmuld  %f10, %f16, %f10
40001698:	81 aa 0a ca 	fcmped  %f8, %f10
4000169c:	01 00 00 00 	nop 
400016a0:	19 80 00 06 	fbuge  400016b8 <print_exponential_number+0x200>
400016a4:	01 00 00 00 	nop 
400016a8:	05 10 00 46 	sethi  %hi(0x40011800), %g2
400016ac:	aa 05 7f ff 	add  %l5, -1, %l5
400016b0:	d9 18 a2 a8 	ldd  [ %g2 + 0x2a8 ], %f12
400016b4:	95 a2 89 cc 	fdivd  %f10, %f12, %f10
400016b8:	84 05 60 11 	add  %l5, 0x11, %g2
400016bc:	80 a0 a0 22 	cmp  %g2, 0x22
400016c0:	18 80 01 00 	bgu  40001ac0 <print_exponential_number+0x608>
400016c4:	99 a0 00 2a 	fmovs  %f10, %f12
400016c8:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
400016cc:	80 a0 00 15 	cmp  %g0, %l5
400016d0:	86 18 80 15 	xor  %g2, %l5, %g3
400016d4:	84 20 c0 02 	sub  %g3, %g2, %g2
400016d8:	85 28 a0 03 	sll  %g2, 3, %g2
400016dc:	88 60 3f ff 	subx  %g0, -1, %g4
400016e0:	37 10 00 45 	sethi  %hi(0x40011400), %i3
400016e4:	b6 16 e2 00 	or  %i3, 0x200, %i3	! 40011600 <powers_of_10>
400016e8:	d9 1e c0 02 	ldd  [ %i3 + %g2 ], %f12
400016ec:	05 00 00 04 	sethi  %hi(0x1000), %g2
400016f0:	80 8f 40 02 	btst  %i5, %g2
400016f4:	12 80 00 6d 	bne  400018a8 <print_exponential_number+0x3f0>
400016f8:	87 35 60 1f 	srl  %l5, 0x1f, %g3
400016fc:	b2 10 20 00 	clr  %i1
40001700:	80 89 20 ff 	btst  0xff, %g4
40001704:	02 80 00 cf 	be  40001a40 <print_exponential_number+0x588>
40001708:	80 a0 60 00 	cmp  %g1, 0
4000170c:	32 80 00 8d 	bne,a   40001940 <print_exponential_number+0x488>
40001710:	91 a0 00 a8 	fnegs  %f8, %f8
40001714:	82 07 bf e8 	add  %fp, -24, %g1
40001718:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
4000171c:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001720:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001724:	94 10 00 14 	mov  %l4, %o2
40001728:	7f ff fc e5 	call  40000abc <get_components>
4000172c:	01 00 00 00 	nop 
40001730:	00 00 00 18 	unimp  0x18
40001734:	80 a6 60 00 	cmp  %i1, 0
40001738:	f4 1f bf e8 	ldd  [ %fp + -24 ], %i2
4000173c:	e2 07 bf f0 	ld  [ %fp + -16 ], %l1
40001740:	e0 07 bf f4 	ld  [ %fp + -12 ], %l0
40001744:	02 80 00 8d 	be  40001978 <print_exponential_number+0x4c0>
40001748:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
4000174c:	03 00 00 04 	sethi  %hi(0x1000), %g1
40001750:	80 8f 40 01 	btst  %i5, %g1
40001754:	12 80 00 a2 	bne  400019dc <print_exponential_number+0x524>
40001758:	80 a5 7f ff 	cmp  %l5, -1
4000175c:	90 10 00 1a 	mov  %i2, %o0
40001760:	96 10 00 10 	mov  %l0, %o3
40001764:	94 10 00 11 	mov  %l1, %o2
40001768:	b4 0f 60 02 	and  %i5, 2, %i2
4000176c:	92 10 00 1b 	mov  %i3, %o1
40001770:	a0 10 20 00 	clr  %l0
40001774:	80 a7 00 10 	cmp  %i4, %l0
40001778:	18 80 00 70 	bgu  40001938 <print_exponential_number+0x480>
4000177c:	82 10 20 00 	clr  %g1
40001780:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40001784:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
40001788:	c2 23 a0 68 	st  %g1, [ %sp + 0x68 ]
4000178c:	c2 07 a0 60 	ld  [ %fp + 0x60 ], %g1
40001790:	f6 06 20 0c 	ld  [ %i0 + 0xc ], %i3
40001794:	e8 23 a0 5c 	st  %l4, [ %sp + 0x5c ]
40001798:	fa 23 a0 64 	st  %i5, [ %sp + 0x64 ]
4000179c:	c2 23 a0 6c 	st  %g1, [ %sp + 0x6c ]
400017a0:	98 0d a0 ff 	and  %l6, 0xff, %o4
400017a4:	7f ff fe 79 	call  40001188 <print_broken_up_decimal.isra.4>
400017a8:	9a 10 00 18 	mov  %i0, %o5
400017ac:	80 a6 60 00 	cmp  %i1, 0
400017b0:	12 80 00 5d 	bne  40001924 <print_exponential_number+0x46c>
400017b4:	ba 0f 60 20 	and  %i5, 0x20, %i5
400017b8:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
400017bc:	82 00 a0 01 	add  %g2, 1, %g1
400017c0:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400017c4:	c2 26 20 0c 	st  %g1, [ %i0 + 0xc ]
400017c8:	80 a0 00 1d 	cmp  %g0, %i5
400017cc:	82 40 3f ff 	addx  %g0, -1, %g1
400017d0:	82 08 60 20 	and  %g1, 0x20, %g1
400017d4:	80 a0 80 03 	cmp  %g2, %g3
400017d8:	86 00 60 45 	add  %g1, 0x45, %g3
400017dc:	1a 80 00 09 	bcc  40001800 <print_exponential_number+0x348>
400017e0:	82 10 00 03 	mov  %g3, %g1
400017e4:	c8 06 00 00 	ld  [ %i0 ], %g4
400017e8:	80 a1 20 00 	cmp  %g4, 0
400017ec:	02 80 01 18 	be  40001c4c <print_exponential_number+0x794>
400017f0:	91 28 60 18 	sll  %g1, 0x18, %o0
400017f4:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400017f8:	9f c1 00 00 	call  %g4
400017fc:	91 3a 20 18 	sra  %o0, 0x18, %o0
40001800:	86 10 00 15 	mov  %l5, %g3
40001804:	80 a5 60 00 	cmp  %l5, 0
40001808:	04 80 00 bb 	ble  40001af4 <print_exponential_number+0x63c>
4000180c:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
40001810:	82 10 20 05 	mov  5, %g1
40001814:	a0 04 3f ff 	add  %l0, -1, %l0
40001818:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
4000181c:	e0 23 a0 5c 	st  %l0, [ %sp + 0x5c ]
40001820:	90 10 00 18 	mov  %i0, %o0
40001824:	92 10 00 02 	mov  %g2, %o1
40001828:	94 10 00 03 	mov  %g3, %o2
4000182c:	97 35 60 1f 	srl  %l5, 0x1f, %o3
40001830:	98 10 20 0a 	mov  0xa, %o4
40001834:	7f ff fd 6e 	call  40000dec <print_integer>
40001838:	9a 10 20 00 	clr  %o5
4000183c:	80 a6 a0 00 	cmp  %i2, 0
40001840:	02 80 00 39 	be  40001924 <print_exponential_number+0x46c>
40001844:	ba 10 20 20 	mov  0x20, %i5
40001848:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
4000184c:	86 20 40 1b 	sub  %g1, %i3, %g3
40001850:	80 a7 00 03 	cmp  %i4, %g3
40001854:	08 80 00 34 	bleu  40001924 <print_exponential_number+0x46c>
40001858:	84 00 60 01 	add  %g1, 1, %g2
4000185c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40001860:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
40001864:	80 a0 c0 01 	cmp  %g3, %g1
40001868:	28 80 00 2b 	bleu,a   40001914 <print_exponential_number+0x45c>
4000186c:	82 10 00 02 	mov  %g2, %g1
40001870:	c4 06 00 00 	ld  [ %i0 ], %g2
40001874:	80 a0 a0 00 	cmp  %g2, 0
40001878:	02 80 00 2d 	be  4000192c <print_exponential_number+0x474>
4000187c:	90 10 20 20 	mov  0x20, %o0
40001880:	9f c0 80 00 	call  %g2
40001884:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40001888:	10 bf ff f1 	b  4000184c <print_exponential_number+0x394>
4000188c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40001890:	86 10 20 00 	clr  %g3
40001894:	aa 10 20 00 	clr  %l5
40001898:	05 00 00 04 	sethi  %hi(0x1000), %g2
4000189c:	80 8f 40 02 	btst  %i5, %g2
400018a0:	02 bf ff 98 	be  40001700 <print_exponential_number+0x248>
400018a4:	b2 10 20 00 	clr  %i1
400018a8:	80 a5 20 00 	cmp  %l4, 0
400018ac:	12 80 00 04 	bne  400018bc <print_exponential_number+0x404>
400018b0:	84 10 00 14 	mov  %l4, %g2
400018b4:	84 10 20 00 	clr  %g2
400018b8:	a8 10 20 01 	mov  1, %l4
400018bc:	80 a5 40 14 	cmp  %l5, %l4
400018c0:	16 80 00 41 	bge  400019c4 <print_exponential_number+0x50c>
400018c4:	b2 10 20 01 	mov  1, %i1
400018c8:	80 a5 7f fc 	cmp  %l5, -4
400018cc:	06 80 00 54 	bl  40001a1c <print_exponential_number+0x564>
400018d0:	b6 10 20 01 	mov  1, %i3
400018d4:	b2 0e 40 1b 	and  %i1, %i3, %i1
400018d8:	b2 8e 60 ff 	andcc  %i1, 0xff, %i1
400018dc:	02 80 00 03 	be  400018e8 <print_exponential_number+0x430>
400018e0:	84 00 bf ff 	add  %g2, -1, %g2
400018e4:	84 20 80 15 	sub  %g2, %l5, %g2
400018e8:	a8 38 00 02 	xnor  %g0, %g2, %l4
400018ec:	ba 17 68 00 	or  %i5, 0x800, %i5
400018f0:	a9 3d 20 1f 	sra  %l4, 0x1f, %l4
400018f4:	80 a6 60 00 	cmp  %i1, 0
400018f8:	02 bf ff 82 	be  40001700 <print_exponential_number+0x248>
400018fc:	a8 08 80 14 	and  %g2, %l4, %l4
40001900:	80 a0 60 00 	cmp  %g1, 0
40001904:	02 bf ff 85 	be  40001718 <print_exponential_number+0x260>
40001908:	82 07 bf e8 	add  %fp, -24, %g1
4000190c:	10 80 00 0e 	b  40001944 <print_exponential_number+0x48c>
40001910:	91 a0 00 a8 	fnegs  %f8, %f8
40001914:	86 20 40 1b 	sub  %g1, %i3, %g3
40001918:	80 a7 00 03 	cmp  %i4, %g3
4000191c:	18 bf ff d0 	bgu  4000185c <print_exponential_number+0x3a4>
40001920:	84 00 60 01 	add  %g1, 1, %g2
40001924:	81 c7 e0 08 	ret 
40001928:	81 e8 00 00 	restore 
4000192c:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40001930:	10 bf ff c6 	b  40001848 <print_exponential_number+0x390>
40001934:	fa 28 80 01 	stb  %i5, [ %g2 + %g1 ]
40001938:	10 bf ff 92 	b  40001780 <print_exponential_number+0x2c8>
4000193c:	82 27 00 10 	sub  %i4, %l0, %g1
40001940:	82 07 bf e8 	add  %fp, -24, %g1
40001944:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40001948:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
4000194c:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001950:	94 10 00 14 	mov  %l4, %o2
40001954:	7f ff fc 5a 	call  40000abc <get_components>
40001958:	01 00 00 00 	nop 
4000195c:	00 00 00 18 	unimp  0x18
40001960:	80 a6 60 00 	cmp  %i1, 0
40001964:	f4 1f bf e8 	ldd  [ %fp + -24 ], %i2
40001968:	e2 07 bf f0 	ld  [ %fp + -16 ], %l1
4000196c:	e0 07 bf f4 	ld  [ %fp + -12 ], %l0
40001970:	12 bf ff 77 	bne  4000174c <print_exponential_number+0x294>
40001974:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
40001978:	90 10 00 1a 	mov  %i2, %o0
4000197c:	94 10 00 11 	mov  %l1, %o2
40001980:	92 10 00 1b 	mov  %i3, %o1
40001984:	80 a2 20 00 	cmp  %o0, 0
40001988:	14 80 00 48 	bg  40001aa8 <print_exponential_number+0x5f0>
4000198c:	96 10 00 10 	mov  %l0, %o3
40001990:	80 a2 20 00 	cmp  %o0, 0
40001994:	02 80 00 aa 	be  40001c3c <print_exponential_number+0x784>
40001998:	80 a2 60 09 	cmp  %o1, 9
4000199c:	82 05 60 63 	add  %l5, 0x63, %g1
400019a0:	80 a0 60 c6 	cmp  %g1, 0xc6
400019a4:	18 80 00 03 	bgu  400019b0 <print_exponential_number+0x4f8>
400019a8:	a0 10 20 05 	mov  5, %l0
400019ac:	a0 10 20 04 	mov  4, %l0
400019b0:	b4 8f 60 02 	andcc  %i5, 2, %i2
400019b4:	12 bf ff 73 	bne  40001780 <print_exponential_number+0x2c8>
400019b8:	82 10 20 00 	clr  %g1
400019bc:	10 bf ff 6f 	b  40001778 <print_exponential_number+0x2c0>
400019c0:	80 a7 00 10 	cmp  %i4, %l0
400019c4:	b2 10 20 00 	clr  %i1
400019c8:	80 a5 7f fc 	cmp  %l5, -4
400019cc:	16 bf ff c2 	bge  400018d4 <print_exponential_number+0x41c>
400019d0:	b6 10 20 01 	mov  1, %i3
400019d4:	10 80 00 13 	b  40001a20 <print_exponential_number+0x568>
400019d8:	b6 10 20 00 	clr  %i3
400019dc:	06 bf ff 60 	bl  4000175c <print_exponential_number+0x2a4>
400019e0:	90 10 00 1a 	mov  %i2, %o0
400019e4:	40 00 13 f0 	call  400069a4 <__floatdidf>
400019e8:	92 10 00 1b 	mov  %i3, %o1
400019ec:	a4 05 60 01 	add  %l5, 1, %l2
400019f0:	05 10 00 45 	sethi  %hi(0x40011400), %g2
400019f4:	83 2c a0 03 	sll  %l2, 3, %g1
400019f8:	84 10 a2 00 	or  %g2, 0x200, %g2
400019fc:	d1 18 80 01 	ldd  [ %g2 + %g1 ], %f8
40001a00:	81 a8 0a 48 	fcmpd  %f0, %f8
40001a04:	01 00 00 00 	nop 
40001a08:	03 bf ff 56 	fbne  40001760 <print_exponential_number+0x2a8>
40001a0c:	90 10 00 1a 	mov  %i2, %o0
40001a10:	a8 05 3f ff 	add  %l4, -1, %l4
40001a14:	10 bf ff 53 	b  40001760 <print_exponential_number+0x2a8>
40001a18:	aa 10 00 12 	mov  %l2, %l5
40001a1c:	b6 10 20 00 	clr  %i3
40001a20:	b2 0e 40 1b 	and  %i1, %i3, %i1
40001a24:	b2 8e 60 ff 	andcc  %i1, 0xff, %i1
40001a28:	02 bf ff b0 	be  400018e8 <print_exponential_number+0x430>
40001a2c:	84 00 bf ff 	add  %g2, -1, %g2
40001a30:	10 bf ff ae 	b  400018e8 <print_exponential_number+0x430>
40001a34:	84 20 80 15 	sub  %g2, %l5, %g2
40001a38:	81 c7 e0 08 	ret 
40001a3c:	81 e8 00 00 	restore 
40001a40:	b6 88 e0 ff 	andcc  %g3, 0xff, %i3
40001a44:	02 80 00 3d 	be  40001b38 <print_exponential_number+0x680>
40001a48:	84 25 00 15 	sub  %l4, %l5, %g2
40001a4c:	80 a0 a1 32 	cmp  %g2, 0x132
40001a50:	04 80 00 3d 	ble  40001b44 <print_exponential_number+0x68c>
40001a54:	95 a2 09 4c 	fmuld  %f8, %f12, %f10
40001a58:	80 a0 60 00 	cmp  %g1, 0
40001a5c:	32 80 00 02 	bne,a   40001a64 <print_exponential_number+0x5ac>
40001a60:	95 a0 00 aa 	fnegs  %f10, %f10
40001a64:	82 07 bf e8 	add  %fp, -24, %g1
40001a68:	d5 3f bf c8 	std  %f10, [ %fp + -56 ]
40001a6c:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001a70:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001a74:	94 10 00 14 	mov  %l4, %o2
40001a78:	7f ff fc 11 	call  40000abc <get_components>
40001a7c:	01 00 00 00 	nop 
40001a80:	00 00 00 18 	unimp  0x18
40001a84:	e0 1f bf e8 	ldd  [ %fp + -24 ], %l0
40001a88:	f4 1f bf f0 	ldd  [ %fp + -16 ], %i2
40001a8c:	ec 0f bf f8 	ldub  [ %fp + -8 ], %l6
40001a90:	90 10 00 10 	mov  %l0, %o0
40001a94:	92 10 00 11 	mov  %l1, %o1
40001a98:	94 10 00 1a 	mov  %i2, %o2
40001a9c:	80 a2 20 00 	cmp  %o0, 0
40001aa0:	04 bf ff bd 	ble  40001994 <print_exponential_number+0x4dc>
40001aa4:	96 10 00 1b 	mov  %i3, %o3
40001aa8:	aa 05 60 01 	inc  %l5
40001aac:	94 10 20 00 	clr  %o2
40001ab0:	96 10 20 00 	clr  %o3
40001ab4:	90 10 20 00 	clr  %o0
40001ab8:	10 bf ff b9 	b  4000199c <print_exponential_number+0x4e4>
40001abc:	92 10 20 01 	mov  1, %o1
40001ac0:	9b a0 00 2b 	fmovs  %f11, %f13
40001ac4:	88 10 20 00 	clr  %g4
40001ac8:	10 bf ff 74 	b  40001898 <print_exponential_number+0x3e0>
40001acc:	86 10 20 00 	clr  %g3
40001ad0:	97 a0 1a 4c 	fdtoi  %f12, %f11
40001ad4:	d7 27 bf bc 	st  %f11, [ %fp + -68 ]
40001ad8:	95 a0 19 0b 	fitod  %f11, %f10
40001adc:	81 ab 0a 4a 	fcmpd  %f12, %f10
40001ae0:	01 00 00 00 	nop 
40001ae4:	13 bf fe b7 	fbe  400015c0 <print_exponential_number+0x108>
40001ae8:	ea 07 bf bc 	ld  [ %fp + -68 ], %l5
40001aec:	10 bf fe b5 	b  400015c0 <print_exponential_number+0x108>
40001af0:	aa 05 7f ff 	add  %l5, -1, %l5
40001af4:	86 a0 00 15 	subcc  %g0, %l5, %g3
40001af8:	82 10 20 05 	mov  5, %g1
40001afc:	84 60 00 02 	subx  %g0, %g2, %g2
40001b00:	a0 04 3f ff 	add  %l0, -1, %l0
40001b04:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40001b08:	e0 23 a0 5c 	st  %l0, [ %sp + 0x5c ]
40001b0c:	90 10 00 18 	mov  %i0, %o0
40001b10:	92 10 00 02 	mov  %g2, %o1
40001b14:	94 10 00 03 	mov  %g3, %o2
40001b18:	97 35 60 1f 	srl  %l5, 0x1f, %o3
40001b1c:	98 10 20 0a 	mov  0xa, %o4
40001b20:	7f ff fc b3 	call  40000dec <print_integer>
40001b24:	9a 10 20 00 	clr  %o5
40001b28:	80 a6 a0 00 	cmp  %i2, 0
40001b2c:	12 bf ff 47 	bne  40001848 <print_exponential_number+0x390>
40001b30:	ba 10 20 20 	mov  0x20, %i5
40001b34:	30 bf ff c1 	b,a   40001a38 <print_exponential_number+0x580>
40001b38:	80 a0 a1 32 	cmp  %g2, 0x132
40001b3c:	14 bf ff c7 	bg  40001a58 <print_exponential_number+0x5a0>
40001b40:	95 a2 09 cc 	fdivd  %f8, %f12, %f10
40001b44:	d5 3f bf c8 	std  %f10, [ %fp + -56 ]
40001b48:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40001b4c:	d9 3f bf d0 	std  %f12, [ %fp + -48 ]
40001b50:	40 00 13 37 	call  4000682c <__fixdfdi>
40001b54:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001b58:	a0 10 00 08 	mov  %o0, %l0
40001b5c:	40 00 13 92 	call  400069a4 <__floatdidf>
40001b60:	a2 10 00 09 	mov  %o1, %l1
40001b64:	80 a6 e0 00 	cmp  %i3, 0
40001b68:	d1 1f bf d8 	ldd  [ %fp + -40 ], %f8
40001b6c:	02 80 00 4f 	be  40001ca8 <print_exponential_number+0x7f0>
40001b70:	d9 1f bf d0 	ldd  [ %fp + -48 ], %f12
40001b74:	81 a0 09 cc 	fdivd  %f0, %f12, %f0
40001b78:	83 2d 20 03 	sll  %l4, 3, %g1
40001b7c:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40001b80:	91 a2 08 c0 	fsubd  %f8, %f0, %f8
40001b84:	84 10 a2 00 	or  %g2, 0x200, %g2
40001b88:	d5 18 80 01 	ldd  [ %g2 + %g1 ], %f10
40001b8c:	d5 3f bf e0 	std  %f10, [ %fp + -32 ]
40001b90:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
40001b94:	91 a2 09 4c 	fmuld  %f8, %f12, %f8
40001b98:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40001b9c:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40001ba0:	40 00 13 23 	call  4000682c <__fixdfdi>
40001ba4:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001ba8:	a4 10 00 08 	mov  %o0, %l2
40001bac:	40 00 13 7e 	call  400069a4 <__floatdidf>
40001bb0:	a6 10 00 09 	mov  %o1, %l3
40001bb4:	d1 1f bf d8 	ldd  [ %fp + -40 ], %f8
40001bb8:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40001bbc:	81 a2 08 c0 	fsubd  %f8, %f0, %f0
40001bc0:	84 10 20 00 	clr  %g2
40001bc4:	d1 18 62 38 	ldd  [ %g1 + 0x238 ], %f8
40001bc8:	81 a8 0a c8 	fcmped  %f0, %f8
40001bcc:	01 00 00 00 	nop 
40001bd0:	17 80 00 05 	fbge  40001be4 <print_exponential_number+0x72c>
40001bd4:	86 10 20 01 	mov  1, %g3	! 1 <__DYNAMIC+0x1>
40001bd8:	84 10 20 00 	clr  %g2
40001bdc:	86 10 20 00 	clr  %g3
40001be0:	d1 18 62 38 	ldd  [ %g1 + 0x238 ], %f8
40001be4:	b6 84 c0 03 	addcc  %l3, %g3, %i3
40001be8:	81 a8 0a 48 	fcmpd  %f0, %f8
40001bec:	01 00 00 00 	nop 
40001bf0:	03 80 00 04 	fbne  40001c00 <print_exponential_number+0x748>
40001bf4:	b4 44 80 02 	addx  %l2, %g2, %i2
40001bf8:	b4 0e bf ff 	and  %i2, -1, %i2
40001bfc:	b6 0e ff fe 	and  %i3, -2, %i3
40001c00:	90 10 00 1a 	mov  %i2, %o0
40001c04:	40 00 13 68 	call  400069a4 <__floatdidf>
40001c08:	92 10 00 1b 	mov  %i3, %o1
40001c0c:	d9 1f bf e0 	ldd  [ %fp + -32 ], %f12
40001c10:	81 a8 0a cc 	fcmped  %f0, %f12
40001c14:	01 00 00 00 	nop 
40001c18:	07 bf ff 9e 	fbul  40001a90 <print_exponential_number+0x5d8>
40001c1c:	01 00 00 00 	nop 
40001c20:	86 84 60 01 	addcc  %l1, 1, %g3
40001c24:	b4 10 20 00 	clr  %i2
40001c28:	84 44 20 00 	addx  %l0, 0, %g2
40001c2c:	a2 10 00 03 	mov  %g3, %l1
40001c30:	a0 10 00 02 	mov  %g2, %l0
40001c34:	10 bf ff 97 	b  40001a90 <print_exponential_number+0x5d8>
40001c38:	b6 10 20 00 	clr  %i3
40001c3c:	08 bf ff 59 	bleu  400019a0 <print_exponential_number+0x4e8>
40001c40:	82 05 60 63 	add  %l5, 0x63, %g1
40001c44:	10 bf ff 9a 	b  40001aac <print_exponential_number+0x5f4>
40001c48:	aa 05 60 01 	inc  %l5
40001c4c:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40001c50:	c6 28 40 02 	stb  %g3, [ %g1 + %g2 ]
40001c54:	80 a5 60 00 	cmp  %l5, 0
40001c58:	86 10 00 15 	mov  %l5, %g3
40001c5c:	14 bf fe ed 	bg  40001810 <print_exponential_number+0x358>
40001c60:	85 3d 60 1f 	sra  %l5, 0x1f, %g2
40001c64:	10 bf ff a5 	b  40001af8 <print_exponential_number+0x640>
40001c68:	86 a0 00 15 	subcc  %g0, %l5, %g3
40001c6c:	97 a0 1a 4c 	fdtoi  %f12, %f11
40001c70:	d7 27 bf bc 	st  %f11, [ %fp + -68 ]
40001c74:	a1 a0 19 0b 	fitod  %f11, %f16
40001c78:	81 ab 0a 50 	fcmpd  %f12, %f16
40001c7c:	01 00 00 00 	nop 
40001c80:	13 bf fe 64 	fbe  40001610 <print_exponential_number+0x158>
40001c84:	c4 07 bf bc 	ld  [ %fp + -68 ], %g2
40001c88:	84 00 bf ff 	add  %g2, -1, %g2
40001c8c:	c4 27 bf bc 	st  %g2, [ %fp + -68 ]
40001c90:	d9 07 bf bc 	ld  [ %fp + -68 ], %f12
40001c94:	10 bf fe 5f 	b  40001610 <print_exponential_number+0x158>
40001c98:	a1 a0 19 0c 	fitod  %f12, %f16
40001c9c:	05 10 00 46 	sethi  %hi(0x40011800), %g2
40001ca0:	10 bf fe 7e 	b  40001698 <print_exponential_number+0x1e0>
40001ca4:	d5 18 a2 40 	ldd  [ %g2 + 0x240 ], %f10	! 40011a40 <__clz_tab+0x358>
40001ca8:	83 2d 20 03 	sll  %l4, 3, %g1
40001cac:	05 10 00 45 	sethi  %hi(0x40011400), %g2
40001cb0:	d9 27 bf bc 	st  %f12, [ %fp + -68 ]
40001cb4:	84 10 a2 00 	or  %g2, 0x200, %g2
40001cb8:	e1 18 80 01 	ldd  [ %g2 + %g1 ], %f16
40001cbc:	c2 07 bf bc 	ld  [ %fp + -68 ], %g1
40001cc0:	e1 3f bf e0 	std  %f16, [ %fp + -32 ]
40001cc4:	b7 30 60 14 	srl  %g1, 0x14, %i3
40001cc8:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
40001ccc:	b6 0e e7 ff 	and  %i3, 0x7ff, %i3
40001cd0:	87 30 60 14 	srl  %g1, 0x14, %g3
40001cd4:	82 06 fc 01 	add  %i3, -1023, %g1
40001cd8:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
40001cdc:	89 38 60 1f 	sra  %g1, 0x1f, %g4
40001ce0:	84 00 fc 01 	add  %g3, -1023, %g2
40001ce4:	81 a3 09 40 	fmuld  %f12, %f0, %f0
40001ce8:	86 19 00 01 	xor  %g4, %g1, %g3
40001cec:	83 38 a0 1f 	sra  %g2, 0x1f, %g1
40001cf0:	88 20 c0 04 	sub  %g3, %g4, %g4
40001cf4:	84 18 40 02 	xor  %g1, %g2, %g2
40001cf8:	82 20 80 01 	sub  %g2, %g1, %g1
40001cfc:	80 a1 00 01 	cmp  %g4, %g1
40001d00:	04 80 00 05 	ble  40001d14 <print_exponential_number+0x85c>
40001d04:	91 a2 08 c0 	fsubd  %f8, %f0, %f8
40001d08:	99 a3 09 d0 	fdivd  %f12, %f16, %f12
40001d0c:	10 bf ff a3 	b  40001b98 <print_exponential_number+0x6e0>
40001d10:	91 a2 09 cc 	fdivd  %f8, %f12, %f8
40001d14:	d5 1f bf e0 	ldd  [ %fp + -32 ], %f10
40001d18:	10 bf ff 9f 	b  40001b94 <print_exponential_number+0x6dc>
40001d1c:	99 a2 89 cc 	fdivd  %f10, %f12, %f12

40001d20 <print_floating_point>:
40001d20:	9d e3 bf 48 	save  %sp, -184, %sp
40001d24:	f2 27 bf c0 	st  %i1, [ %fp + -64 ]
40001d28:	f4 27 bf c4 	st  %i2, [ %fp + -60 ]
40001d2c:	d1 1f bf c0 	ldd  [ %fp + -64 ], %f8
40001d30:	81 aa 0a 48 	fcmpd  %f8, %f8
40001d34:	01 00 00 00 	nop 
40001d38:	03 80 00 40 	fbne  40001e38 <print_floating_point+0x118>
40001d3c:	c6 0f a0 5f 	ldub  [ %fp + 0x5f ], %g3
40001d40:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40001d44:	d5 18 62 c0 	ldd  [ %g1 + 0x2c0 ], %f10	! 40011ac0 <__clz_tab+0x3d8>
40001d48:	81 aa 0a ca 	fcmped  %f8, %f10
40001d4c:	01 00 00 00 	nop 
40001d50:	09 80 00 43 	fbl  40001e5c <print_floating_point+0x13c>
40001d54:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40001d58:	d5 18 62 c8 	ldd  [ %g1 + 0x2c8 ], %f10	! 40011ac8 <__clz_tab+0x3e0>
40001d5c:	81 aa 0a ca 	fcmped  %f8, %f10
40001d60:	01 00 00 00 	nop 
40001d64:	1d 80 00 0e 	fbule  40001d9c <print_floating_point+0x7c>
40001d68:	01 00 00 00 	nop 
40001d6c:	80 8f 60 04 	btst  4, %i5
40001d70:	12 80 00 52 	bne  40001eb8 <print_floating_point+0x198>
40001d74:	94 10 20 04 	mov  4, %o2
40001d78:	94 10 20 03 	mov  3, %o2
40001d7c:	13 10 00 46 	sethi  %hi(0x40011800), %o1
40001d80:	90 10 00 18 	mov  %i0, %o0
40001d84:	92 12 62 e8 	or  %o1, 0x2e8, %o1
40001d88:	96 10 00 1c 	mov  %i4, %o3
40001d8c:	7f ff fb c1 	call  40000c90 <out_rev_>
40001d90:	98 10 00 1d 	mov  %i5, %o4
40001d94:	81 c7 e0 08 	ret 
40001d98:	81 e8 00 00 	restore 
40001d9c:	80 a0 e0 00 	cmp  %g3, 0
40001da0:	02 80 00 38 	be  40001e80 <print_floating_point+0x160>
40001da4:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40001da8:	80 8f 68 00 	btst  0x800, %i5
40001dac:	02 80 00 4b 	be  40001ed8 <print_floating_point+0x1b8>
40001db0:	b4 10 20 00 	clr  %i2
40001db4:	80 a6 e0 11 	cmp  %i3, 0x11
40001db8:	08 80 00 10 	bleu  40001df8 <print_floating_point+0xd8>
40001dbc:	b2 07 bf e0 	add  %fp, -32, %i1
40001dc0:	10 80 00 09 	b  40001de4 <print_floating_point+0xc4>
40001dc4:	84 10 20 30 	mov  0x30, %g2
40001dc8:	80 a6 e0 11 	cmp  %i3, 0x11
40001dcc:	18 80 00 03 	bgu  40001dd8 <print_floating_point+0xb8>
40001dd0:	82 10 20 01 	mov  1, %g1
40001dd4:	82 10 20 00 	clr  %g1
40001dd8:	80 88 60 ff 	btst  0xff, %g1
40001ddc:	02 80 00 08 	be  40001dfc <print_floating_point+0xdc>
40001de0:	80 a0 e0 00 	cmp  %g3, 0
40001de4:	c4 2e 40 1a 	stb  %g2, [ %i1 + %i2 ]
40001de8:	b4 06 a0 01 	inc  %i2
40001dec:	80 a6 a0 1f 	cmp  %i2, 0x1f
40001df0:	08 bf ff f6 	bleu  40001dc8 <print_floating_point+0xa8>
40001df4:	b6 06 ff ff 	add  %i3, -1, %i3
40001df8:	80 a0 e0 00 	cmp  %g3, 0
40001dfc:	02 80 00 3a 	be  40001ee4 <print_floating_point+0x1c4>
40001e00:	82 07 bf c8 	add  %fp, -56, %g1
40001e04:	f2 23 a0 5c 	st  %i1, [ %sp + 0x5c ]
40001e08:	f4 23 a0 60 	st  %i2, [ %sp + 0x60 ]
40001e0c:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
40001e10:	c4 1f bf c0 	ldd  [ %fp + -64 ], %g2
40001e14:	90 10 00 18 	mov  %i0, %o0
40001e18:	92 10 00 02 	mov  %g2, %o1
40001e1c:	94 10 00 03 	mov  %g3, %o2
40001e20:	96 10 00 1b 	mov  %i3, %o3
40001e24:	98 10 00 1c 	mov  %i4, %o4
40001e28:	7f ff fd a4 	call  400014b8 <print_exponential_number>
40001e2c:	9a 10 00 1d 	mov  %i5, %o5
40001e30:	81 c7 e0 08 	ret 
40001e34:	81 e8 00 00 	restore 
40001e38:	90 10 00 18 	mov  %i0, %o0
40001e3c:	13 10 00 46 	sethi  %hi(0x40011800), %o1
40001e40:	94 10 20 03 	mov  3, %o2
40001e44:	92 12 62 f0 	or  %o1, 0x2f0, %o1
40001e48:	96 10 00 1c 	mov  %i4, %o3
40001e4c:	7f ff fb 91 	call  40000c90 <out_rev_>
40001e50:	98 10 00 1d 	mov  %i5, %o4
40001e54:	81 c7 e0 08 	ret 
40001e58:	81 e8 00 00 	restore 
40001e5c:	90 10 00 18 	mov  %i0, %o0
40001e60:	13 10 00 46 	sethi  %hi(0x40011800), %o1
40001e64:	94 10 20 04 	mov  4, %o2
40001e68:	92 12 62 f8 	or  %o1, 0x2f8, %o1
40001e6c:	96 10 00 1c 	mov  %i4, %o3
40001e70:	7f ff fb 88 	call  40000c90 <out_rev_>
40001e74:	98 10 00 1d 	mov  %i5, %o4
40001e78:	81 c7 e0 08 	ret 
40001e7c:	81 e8 00 00 	restore 
40001e80:	d5 18 62 d0 	ldd  [ %g1 + 0x2d0 ], %f10
40001e84:	81 aa 0a ca 	fcmped  %f8, %f10
40001e88:	01 00 00 00 	nop 
40001e8c:	0d 80 00 07 	fbg  40001ea8 <print_floating_point+0x188>
40001e90:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40001e94:	d5 18 62 d8 	ldd  [ %g1 + 0x2d8 ], %f10	! 40011ad8 <__clz_tab+0x3f0>
40001e98:	81 aa 0a ca 	fcmped  %f8, %f10
40001e9c:	01 00 00 00 	nop 
40001ea0:	19 bf ff c2 	fbuge  40001da8 <print_floating_point+0x88>
40001ea4:	01 00 00 00 	nop 
40001ea8:	82 07 bf e0 	add  %fp, -32, %g1
40001eac:	c0 23 a0 60 	clr  [ %sp + 0x60 ]
40001eb0:	10 bf ff d7 	b  40001e0c <print_floating_point+0xec>
40001eb4:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40001eb8:	13 10 00 46 	sethi  %hi(0x40011800), %o1
40001ebc:	90 10 00 18 	mov  %i0, %o0
40001ec0:	92 12 62 e0 	or  %o1, 0x2e0, %o1
40001ec4:	96 10 00 1c 	mov  %i4, %o3
40001ec8:	7f ff fb 72 	call  40000c90 <out_rev_>
40001ecc:	98 10 00 1d 	mov  %i5, %o4
40001ed0:	81 c7 e0 08 	ret 
40001ed4:	81 e8 00 00 	restore 
40001ed8:	b6 10 20 06 	mov  6, %i3
40001edc:	10 bf ff c7 	b  40001df8 <print_floating_point+0xd8>
40001ee0:	b2 07 bf e0 	add  %fp, -32, %i1
40001ee4:	d1 3f bf c0 	std  %f8, [ %fp + -64 ]
40001ee8:	94 10 00 1b 	mov  %i3, %o2
40001eec:	d0 1f bf c0 	ldd  [ %fp + -64 ], %o0
40001ef0:	c2 23 a0 40 	st  %g1, [ %sp + 0x40 ]
40001ef4:	7f ff fa f2 	call  40000abc <get_components>
40001ef8:	01 00 00 00 	nop 
40001efc:	00 00 00 18 	unimp  0x18
40001f00:	d0 1f bf c8 	ldd  [ %fp + -56 ], %o0
40001f04:	d8 0f bf d8 	ldub  [ %fp + -40 ], %o4
40001f08:	f6 23 a0 5c 	st  %i3, [ %sp + 0x5c ]
40001f0c:	f8 23 a0 60 	st  %i4, [ %sp + 0x60 ]
40001f10:	fa 23 a0 64 	st  %i5, [ %sp + 0x64 ]
40001f14:	f2 23 a0 68 	st  %i1, [ %sp + 0x68 ]
40001f18:	f4 23 a0 6c 	st  %i2, [ %sp + 0x6c ]
40001f1c:	d4 1f bf d0 	ldd  [ %fp + -48 ], %o2
40001f20:	7f ff fc 9a 	call  40001188 <print_broken_up_decimal.isra.4>
40001f24:	9a 10 00 18 	mov  %i0, %o5
40001f28:	81 c7 e0 08 	ret 
40001f2c:	81 e8 00 00 	restore 

40001f30 <_vsnprintf>:
40001f30:	9d e3 bf 48 	save  %sp, -184, %sp
40001f34:	25 00 00 08 	sethi  %hi(0x2000), %l2
40001f38:	27 10 00 46 	sethi  %hi(0x40011800), %l3
40001f3c:	29 1f ff ff 	sethi  %hi(0x7ffffc00), %l4
40001f40:	2d 10 00 46 	sethi  %hi(0x40011800), %l6
40001f44:	2b 00 00 3f 	sethi  %hi(0xfc00), %l5
40001f48:	a4 14 a0 01 	or  %l2, 1, %l2
40001f4c:	a6 14 e3 08 	or  %l3, 0x308, %l3
40001f50:	a8 15 23 ff 	or  %l4, 0x3ff, %l4
40001f54:	ac 15 a3 00 	or  %l6, 0x300, %l6
40001f58:	aa 15 63 ff 	or  %l5, 0x3ff, %l5
40001f5c:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40001f60:	80 a2 20 00 	cmp  %o0, 0
40001f64:	02 80 00 17 	be  40001fc0 <_vsnprintf+0x90>
40001f68:	c6 0e 40 00 	ldub  [ %i1 ], %g3
40001f6c:	80 a2 20 25 	cmp  %o0, 0x25
40001f70:	22 80 00 1b 	be,a   40001fdc <_vsnprintf+0xac>
40001f74:	b2 06 60 02 	add  %i1, 2, %i1
40001f78:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40001f7c:	84 00 60 01 	add  %g1, 1, %g2
40001f80:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40001f84:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40001f88:	80 a0 40 02 	cmp  %g1, %g2
40001f8c:	3a 80 00 09 	bcc,a   40001fb0 <_vsnprintf+0x80>
40001f90:	b2 06 60 01 	inc  %i1
40001f94:	c4 06 00 00 	ld  [ %i0 ], %g2
40001f98:	80 a0 a0 00 	cmp  %g2, 0
40001f9c:	22 80 00 67 	be,a   40002138 <_vsnprintf+0x208>
40001fa0:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40001fa4:	9f c0 80 00 	call  %g2
40001fa8:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40001fac:	b2 06 60 01 	inc  %i1
40001fb0:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40001fb4:	80 a2 20 00 	cmp  %o0, 0
40001fb8:	12 bf ff ed 	bne  40001f6c <_vsnprintf+0x3c>
40001fbc:	c6 0e 40 00 	ldub  [ %i1 ], %g3
40001fc0:	c2 06 00 00 	ld  [ %i0 ], %g1
40001fc4:	80 a0 60 00 	cmp  %g1, 0
40001fc8:	22 80 01 ca 	be,a   400026f0 <_vsnprintf+0x7c0>
40001fcc:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
40001fd0:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40001fd4:	81 c7 e0 08 	ret 
40001fd8:	81 e8 00 00 	restore 
40001fdc:	b6 10 20 00 	clr  %i3
40001fe0:	09 10 00 02 	sethi  %hi(0x40000800), %g4
40001fe4:	c2 0e 7f ff 	ldub  [ %i1 + -1 ], %g1
40001fe8:	84 00 7f e0 	add  %g1, -32, %g2
40001fec:	84 08 a0 ff 	and  %g2, 0xff, %g2
40001ff0:	80 a0 a0 10 	cmp  %g2, 0x10
40001ff4:	08 80 00 3d 	bleu  400020e8 <_vsnprintf+0x1b8>
40001ff8:	ba 06 7f ff 	add  %i1, -1, %i5
40001ffc:	84 00 7f d0 	add  %g1, -48, %g2
40002000:	84 08 a0 ff 	and  %g2, 0xff, %g2
40002004:	80 a0 a0 09 	cmp  %g2, 9
40002008:	18 80 00 4f 	bgu  40002144 <_vsnprintf+0x214>
4000200c:	86 10 00 1d 	mov  %i5, %g3
40002010:	b8 10 20 00 	clr  %i4
40002014:	84 07 00 1c 	add  %i4, %i4, %g2
40002018:	83 28 60 18 	sll  %g1, 0x18, %g1
4000201c:	83 38 60 18 	sra  %g1, 0x18, %g1
40002020:	b9 2f 20 03 	sll  %i4, 3, %i4
40002024:	ba 07 60 01 	inc  %i5
40002028:	b8 00 80 1c 	add  %g2, %i4, %i4
4000202c:	b8 07 00 01 	add  %i4, %g1, %i4
40002030:	c2 0f 40 00 	ldub  [ %i5 ], %g1
40002034:	84 00 7f d0 	add  %g1, -48, %g2
40002038:	84 08 a0 ff 	and  %g2, 0xff, %g2
4000203c:	80 a0 a0 09 	cmp  %g2, 9
40002040:	08 bf ff f5 	bleu  40002014 <_vsnprintf+0xe4>
40002044:	b8 07 3f d0 	add  %i4, -48, %i4
40002048:	85 28 60 18 	sll  %g1, 0x18, %g2
4000204c:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002050:	80 a0 a0 2e 	cmp  %g2, 0x2e
40002054:	02 80 00 4d 	be  40002188 <_vsnprintf+0x258>
40002058:	a0 10 20 00 	clr  %l0
4000205c:	84 00 7f 98 	add  %g1, -104, %g2
40002060:	84 08 a0 ff 	and  %g2, 0xff, %g2
40002064:	80 a0 a0 12 	cmp  %g2, 0x12
40002068:	38 80 00 0c 	bgu,a   40002098 <_vsnprintf+0x168>
4000206c:	84 00 7f db 	add  %g1, -37, %g2
40002070:	85 28 a0 02 	sll  %g2, 2, %g2
40002074:	07 10 00 02 	sethi  %hi(0x40000800), %g3
40002078:	86 10 e2 70 	or  %g3, 0x270, %g3	! 40000a70 <main_01+0x200>
4000207c:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
40002080:	81 c0 80 00 	jmp  %g2
40002084:	01 00 00 00 	nop 
40002088:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
4000208c:	b6 16 e2 00 	or  %i3, 0x200, %i3
40002090:	ba 07 60 01 	inc  %i5
40002094:	84 00 7f db 	add  %g1, -37, %g2
40002098:	84 08 a0 ff 	and  %g2, 0xff, %g2
4000209c:	80 a0 a0 53 	cmp  %g2, 0x53
400020a0:	08 80 00 35 	bleu  40002174 <_vsnprintf+0x244>
400020a4:	85 28 a0 02 	sll  %g2, 2, %g2
400020a8:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
400020ac:	86 00 a0 01 	add  %g2, 1, %g3
400020b0:	c6 26 20 0c 	st  %g3, [ %i0 + 0xc ]
400020b4:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400020b8:	80 a0 80 03 	cmp  %g2, %g3
400020bc:	1a bf ff a8 	bcc  40001f5c <_vsnprintf+0x2c>
400020c0:	b2 07 60 01 	add  %i5, 1, %i1
400020c4:	c6 06 00 00 	ld  [ %i0 ], %g3
400020c8:	80 a0 e0 00 	cmp  %g3, 0
400020cc:	02 80 01 fe 	be  400028c4 <_vsnprintf+0x994>
400020d0:	91 28 60 18 	sll  %g1, 0x18, %o0
400020d4:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400020d8:	9f c0 c0 00 	call  %g3
400020dc:	91 3a 20 18 	sra  %o0, 0x18, %o0
400020e0:	10 bf ff 9f 	b  40001f5c <_vsnprintf+0x2c>
400020e4:	b2 07 60 01 	add  %i5, 1, %i1
400020e8:	86 11 22 2c 	or  %g4, 0x22c, %g3
400020ec:	85 28 a0 02 	sll  %g2, 2, %g2
400020f0:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
400020f4:	81 c0 80 00 	jmp  %g2
400020f8:	01 00 00 00 	nop 
400020fc:	b6 16 e0 01 	or  %i3, 1, %i3
40002100:	10 bf ff b9 	b  40001fe4 <_vsnprintf+0xb4>
40002104:	b2 06 60 01 	inc  %i1
40002108:	b6 16 e0 02 	or  %i3, 2, %i3
4000210c:	10 bf ff b6 	b  40001fe4 <_vsnprintf+0xb4>
40002110:	b2 06 60 01 	inc  %i1
40002114:	b6 16 e0 04 	or  %i3, 4, %i3
40002118:	10 bf ff b3 	b  40001fe4 <_vsnprintf+0xb4>
4000211c:	b2 06 60 01 	inc  %i1
40002120:	b6 16 e0 10 	or  %i3, 0x10, %i3
40002124:	10 bf ff b0 	b  40001fe4 <_vsnprintf+0xb4>
40002128:	b2 06 60 01 	inc  %i1
4000212c:	b6 16 e0 08 	or  %i3, 8, %i3
40002130:	10 bf ff ad 	b  40001fe4 <_vsnprintf+0xb4>
40002134:	b2 06 60 01 	inc  %i1
40002138:	b2 06 60 01 	inc  %i1
4000213c:	10 bf ff 9d 	b  40001fb0 <_vsnprintf+0x80>
40002140:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
40002144:	85 28 60 18 	sll  %g1, 0x18, %g2
40002148:	89 38 a0 18 	sra  %g2, 0x18, %g4
4000214c:	80 a1 20 2a 	cmp  %g4, 0x2a
40002150:	12 bf ff bf 	bne  4000204c <_vsnprintf+0x11c>
40002154:	b8 10 20 00 	clr  %i4
40002158:	f8 06 80 00 	ld  [ %i2 ], %i4
4000215c:	80 a7 20 00 	cmp  %i4, 0
40002160:	06 80 01 99 	bl  400027c4 <_vsnprintf+0x894>
40002164:	b4 06 a0 04 	add  %i2, 4, %i2
40002168:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
4000216c:	10 bf ff b7 	b  40002048 <_vsnprintf+0x118>
40002170:	ba 07 60 01 	inc  %i5
40002174:	07 10 00 02 	sethi  %hi(0x40000800), %g3
40002178:	86 10 e0 dc 	or  %g3, 0xdc, %g3	! 400008dc <main_01+0x6c>
4000217c:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
40002180:	81 c0 80 00 	jmp  %g2
40002184:	01 00 00 00 	nop 
40002188:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
4000218c:	b6 16 e8 00 	or  %i3, 0x800, %i3
40002190:	86 00 7f d0 	add  %g1, -48, %g3
40002194:	86 08 e0 ff 	and  %g3, 0xff, %g3
40002198:	80 a0 e0 09 	cmp  %g3, 9
4000219c:	18 80 00 11 	bgu  400021e0 <_vsnprintf+0x2b0>
400021a0:	84 07 60 01 	add  %i5, 1, %g2
400021a4:	86 04 00 10 	add  %l0, %l0, %g3
400021a8:	83 28 60 18 	sll  %g1, 0x18, %g1
400021ac:	83 38 60 18 	sra  %g1, 0x18, %g1
400021b0:	a1 2c 20 03 	sll  %l0, 3, %l0
400021b4:	84 00 a0 01 	inc  %g2
400021b8:	a0 00 c0 10 	add  %g3, %l0, %l0
400021bc:	a0 04 00 01 	add  %l0, %g1, %l0
400021c0:	c2 08 80 00 	ldub  [ %g2 ], %g1
400021c4:	86 00 7f d0 	add  %g1, -48, %g3
400021c8:	86 08 e0 ff 	and  %g3, 0xff, %g3
400021cc:	80 a0 e0 09 	cmp  %g3, 9
400021d0:	08 bf ff f5 	bleu  400021a4 <_vsnprintf+0x274>
400021d4:	a0 04 3f d0 	add  %l0, -48, %l0
400021d8:	10 bf ff a1 	b  4000205c <_vsnprintf+0x12c>
400021dc:	ba 10 00 02 	mov  %g2, %i5
400021e0:	87 28 60 18 	sll  %g1, 0x18, %g3
400021e4:	87 38 e0 18 	sra  %g3, 0x18, %g3
400021e8:	80 a0 e0 2a 	cmp  %g3, 0x2a
400021ec:	32 bf ff 9c 	bne,a   4000205c <_vsnprintf+0x12c>
400021f0:	ba 10 00 02 	mov  %g2, %i5
400021f4:	c4 06 80 00 	ld  [ %i2 ], %g2
400021f8:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
400021fc:	a0 38 00 02 	xnor  %g0, %g2, %l0
40002200:	b4 06 a0 04 	add  %i2, 4, %i2
40002204:	a1 3c 20 1f 	sra  %l0, 0x1f, %l0
40002208:	ba 07 60 02 	add  %i5, 2, %i5
4000220c:	10 bf ff 94 	b  4000205c <_vsnprintf+0x12c>
40002210:	a0 08 80 10 	and  %g2, %l0, %l0
40002214:	c4 4f 60 01 	ldsb  [ %i5 + 1 ], %g2
40002218:	80 a0 a0 6c 	cmp  %g2, 0x6c
4000221c:	12 bf ff 9c 	bne  4000208c <_vsnprintf+0x15c>
40002220:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
40002224:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
40002228:	b6 16 e6 00 	or  %i3, 0x600, %i3
4000222c:	10 bf ff 9a 	b  40002094 <_vsnprintf+0x164>
40002230:	ba 07 60 02 	add  %i5, 2, %i5
40002234:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
40002238:	b6 16 e4 00 	or  %i3, 0x400, %i3
4000223c:	10 bf ff 96 	b  40002094 <_vsnprintf+0x164>
40002240:	ba 07 60 01 	inc  %i5
40002244:	c4 4f 60 01 	ldsb  [ %i5 + 1 ], %g2
40002248:	80 a0 a0 68 	cmp  %g2, 0x68
4000224c:	02 80 01 88 	be  4000286c <_vsnprintf+0x93c>
40002250:	c2 0f 60 01 	ldub  [ %i5 + 1 ], %g1
40002254:	b6 16 e0 80 	or  %i3, 0x80, %i3
40002258:	10 bf ff 8f 	b  40002094 <_vsnprintf+0x164>
4000225c:	ba 07 60 01 	inc  %i5
40002260:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002264:	84 00 60 01 	add  %g1, 1, %g2
40002268:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
4000226c:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002270:	80 a0 40 02 	cmp  %g1, %g2
40002274:	1a bf ff 3a 	bcc  40001f5c <_vsnprintf+0x2c>
40002278:	b2 07 60 01 	add  %i5, 1, %i1
4000227c:	c4 06 00 00 	ld  [ %i0 ], %g2
40002280:	80 a0 a0 00 	cmp  %g2, 0
40002284:	02 80 01 89 	be  400028a8 <_vsnprintf+0x978>
40002288:	90 10 20 25 	mov  0x25, %o0
4000228c:	9f c0 80 00 	call  %g2
40002290:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002294:	10 bf ff 33 	b  40001f60 <_vsnprintf+0x30>
40002298:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
4000229c:	d4 06 80 00 	ld  [ %i2 ], %o2
400022a0:	98 16 c0 12 	or  %i3, %l2, %o4
400022a4:	80 a2 a0 00 	cmp  %o2, 0
400022a8:	12 80 01 3b 	bne  40002794 <_vsnprintf+0x864>
400022ac:	b4 06 a0 04 	add  %i2, 4, %i2
400022b0:	90 10 00 18 	mov  %i0, %o0
400022b4:	92 10 00 13 	mov  %l3, %o1
400022b8:	94 10 20 05 	mov  5, %o2
400022bc:	96 10 20 0a 	mov  0xa, %o3
400022c0:	7f ff fa 74 	call  40000c90 <out_rev_>
400022c4:	b2 07 60 01 	add  %i5, 1, %i1
400022c8:	10 bf ff 26 	b  40001f60 <_vsnprintf+0x30>
400022cc:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400022d0:	c2 06 80 00 	ld  [ %i2 ], %g1
400022d4:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
400022d8:	80 8e e0 40 	btst  0x40, %i3
400022dc:	12 80 01 18 	bne  4000273c <_vsnprintf+0x80c>
400022e0:	b4 06 a0 04 	add  %i2, 4, %i2
400022e4:	80 8e e0 80 	btst  0x80, %i3
400022e8:	02 80 01 65 	be  4000287c <_vsnprintf+0x94c>
400022ec:	80 8e e2 00 	btst  0x200, %i3
400022f0:	c4 30 40 00 	sth  %g2, [ %g1 ]
400022f4:	10 bf ff 1a 	b  40001f5c <_vsnprintf+0x2c>
400022f8:	b2 07 60 01 	add  %i5, 1, %i1
400022fc:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002300:	b6 8e e0 02 	andcc  %i3, 2, %i3
40002304:	02 80 01 11 	be  40002748 <_vsnprintf+0x818>
40002308:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
4000230c:	b2 10 20 01 	mov  1, %i1
40002310:	c8 06 80 00 	ld  [ %i2 ], %g4
40002314:	84 00 60 01 	add  %g1, 1, %g2
40002318:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
4000231c:	80 a0 40 03 	cmp  %g1, %g3
40002320:	1a 80 00 0a 	bcc  40002348 <_vsnprintf+0x418>
40002324:	b4 06 a0 04 	add  %i2, 4, %i2
40002328:	c4 06 00 00 	ld  [ %i0 ], %g2
4000232c:	80 a0 a0 00 	cmp  %g2, 0
40002330:	22 80 01 63 	be,a   400028bc <_vsnprintf+0x98c>
40002334:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002338:	91 29 20 18 	sll  %g4, 0x18, %o0
4000233c:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002340:	9f c0 80 00 	call  %g2
40002344:	91 3a 20 18 	sra  %o0, 0x18, %o0
40002348:	80 a6 e0 00 	cmp  %i3, 0
4000234c:	22 bf ff 04 	be,a   40001f5c <_vsnprintf+0x2c>
40002350:	b2 07 60 01 	add  %i5, 1, %i1
40002354:	b6 10 20 20 	mov  0x20, %i3
40002358:	80 a7 00 19 	cmp  %i4, %i1
4000235c:	28 bf ff 00 	bleu,a   40001f5c <_vsnprintf+0x2c>
40002360:	b2 07 60 01 	add  %i5, 1, %i1
40002364:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002368:	84 00 60 01 	add  %g1, 1, %g2
4000236c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002370:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002374:	80 a0 40 02 	cmp  %g1, %g2
40002378:	3a bf ff f8 	bcc,a   40002358 <_vsnprintf+0x428>
4000237c:	b2 06 60 01 	inc  %i1
40002380:	c4 06 00 00 	ld  [ %i0 ], %g2
40002384:	80 a0 a0 00 	cmp  %g2, 0
40002388:	22 80 01 1d 	be,a   400027fc <_vsnprintf+0x8cc>
4000238c:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
40002390:	90 10 20 20 	mov  0x20, %o0
40002394:	9f c0 80 00 	call  %g2
40002398:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
4000239c:	10 bf ff ef 	b  40002358 <_vsnprintf+0x428>
400023a0:	b2 06 60 01 	inc  %i1
400023a4:	85 28 60 18 	sll  %g1, 0x18, %g2
400023a8:	87 38 a0 18 	sra  %g2, 0x18, %g3
400023ac:	80 a0 e0 69 	cmp  %g3, 0x69
400023b0:	12 80 00 df 	bne  4000272c <_vsnprintf+0x7fc>
400023b4:	80 a0 e0 64 	cmp  %g3, 0x64
400023b8:	07 00 00 10 	sethi  %hi(0x4000), %g3
400023bc:	b6 16 c0 03 	or  %i3, %g3, %i3
400023c0:	82 08 7f df 	and  %g1, -33, %g1
400023c4:	83 28 60 18 	sll  %g1, 0x18, %g1
400023c8:	83 38 60 18 	sra  %g1, 0x18, %g1
400023cc:	80 a0 60 58 	cmp  %g1, 0x58
400023d0:	22 80 00 0b 	be,a   400023fc <_vsnprintf+0x4cc>
400023d4:	a2 10 20 10 	mov  0x10, %l1
400023d8:	83 38 a0 18 	sra  %g2, 0x18, %g1
400023dc:	80 a0 60 6f 	cmp  %g1, 0x6f
400023e0:	02 80 00 0b 	be  4000240c <_vsnprintf+0x4dc>
400023e4:	a2 10 20 08 	mov  8, %l1
400023e8:	80 a0 60 62 	cmp  %g1, 0x62
400023ec:	02 80 00 08 	be  4000240c <_vsnprintf+0x4dc>
400023f0:	a2 10 20 02 	mov  2, %l1
400023f4:	b6 0e ff ef 	and  %i3, -17, %i3
400023f8:	a2 10 20 0a 	mov  0xa, %l1
400023fc:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002400:	80 a0 a0 58 	cmp  %g2, 0x58
40002404:	22 80 00 02 	be,a   4000240c <_vsnprintf+0x4dc>
40002408:	b6 16 e0 20 	or  %i3, 0x20, %i3
4000240c:	80 8e e8 00 	btst  0x800, %i3
40002410:	02 80 00 03 	be  4000241c <_vsnprintf+0x4ec>
40002414:	b2 07 60 01 	add  %i5, 1, %i1
40002418:	b6 0e ff fe 	and  %i3, -2, %i3
4000241c:	03 00 00 10 	sethi  %hi(0x4000), %g1
40002420:	80 8e c0 01 	btst  %i3, %g1
40002424:	02 80 00 fc 	be  40002814 <_vsnprintf+0x8e4>
40002428:	80 8e e4 00 	btst  0x400, %i3
4000242c:	12 80 01 5d 	bne  400029a0 <_vsnprintf+0xa70>
40002430:	80 8e e2 00 	btst  0x200, %i3
40002434:	02 80 01 28 	be  400028d4 <_vsnprintf+0x9a4>
40002438:	80 8e e0 40 	btst  0x40, %i3
4000243c:	d6 06 80 00 	ld  [ %i2 ], %o3
40002440:	80 a2 e0 00 	cmp  %o3, 0
40002444:	04 80 01 3f 	ble  40002940 <_vsnprintf+0xa10>
40002448:	b4 06 a0 04 	add  %i2, 4, %i2
4000244c:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
40002450:	d6 27 bf cc 	st  %o3, [ %fp + -52 ]
40002454:	c2 27 bf c8 	st  %g1, [ %fp + -56 ]
40002458:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
4000245c:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
40002460:	90 10 00 18 	mov  %i0, %o0
40002464:	d2 07 bf c8 	ld  [ %fp + -56 ], %o1
40002468:	d4 07 bf cc 	ld  [ %fp + -52 ], %o2
4000246c:	97 32 e0 1f 	srl  %o3, 0x1f, %o3
40002470:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002474:	7f ff fa 5e 	call  40000dec <print_integer>
40002478:	9a 10 00 10 	mov  %l0, %o5
4000247c:	10 bf fe b9 	b  40001f60 <_vsnprintf+0x30>
40002480:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002484:	f2 06 80 00 	ld  [ %i2 ], %i1
40002488:	80 a6 60 00 	cmp  %i1, 0
4000248c:	02 80 01 62 	be  40002a14 <_vsnprintf+0xae4>
40002490:	b4 06 a0 04 	add  %i2, 4, %i2
40002494:	82 94 20 00 	orcc  %l0, 0, %g1
40002498:	22 80 00 02 	be,a   400024a0 <_vsnprintf+0x570>
4000249c:	82 10 00 14 	mov  %l4, %g1
400024a0:	c4 0e 40 00 	ldub  [ %i1 ], %g2
400024a4:	91 28 a0 18 	sll  %g2, 0x18, %o0
400024a8:	80 a2 20 00 	cmp  %o0, 0
400024ac:	22 80 00 0c 	be,a   400024dc <_vsnprintf+0x5ac>
400024b0:	a2 10 20 00 	clr  %l1
400024b4:	10 80 00 04 	b  400024c4 <_vsnprintf+0x594>
400024b8:	a2 10 00 19 	mov  %i1, %l1
400024bc:	22 80 00 08 	be,a   400024dc <_vsnprintf+0x5ac>
400024c0:	a2 24 40 19 	sub  %l1, %i1, %l1
400024c4:	a2 04 60 01 	inc  %l1
400024c8:	c6 4c 40 00 	ldsb  [ %l1 ], %g3
400024cc:	80 a0 e0 00 	cmp  %g3, 0
400024d0:	32 bf ff fb 	bne,a   400024bc <_vsnprintf+0x58c>
400024d4:	82 80 7f ff 	addcc  %g1, -1, %g1
400024d8:	a2 24 40 19 	sub  %l1, %i1, %l1
400024dc:	ae 8e e8 00 	andcc  %i3, 0x800, %l7
400024e0:	22 80 00 06 	be,a   400024f8 <_vsnprintf+0x5c8>
400024e4:	b6 8e e0 02 	andcc  %i3, 2, %i3
400024e8:	80 a4 40 10 	cmp  %l1, %l0
400024ec:	38 80 00 02 	bgu,a   400024f4 <_vsnprintf+0x5c4>
400024f0:	a2 10 00 10 	mov  %l0, %l1
400024f4:	b6 8e e0 02 	andcc  %i3, 2, %i3
400024f8:	12 80 00 63 	bne  40002684 <_vsnprintf+0x754>
400024fc:	f6 27 bf dc 	st  %i3, [ %fp + -36 ]
40002500:	80 a7 00 11 	cmp  %i4, %l1
40002504:	08 80 00 13 	bleu  40002550 <_vsnprintf+0x620>
40002508:	b6 04 60 01 	add  %l1, 1, %i3
4000250c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002510:	84 00 60 01 	add  %g1, 1, %g2
40002514:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002518:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
4000251c:	80 a0 40 02 	cmp  %g1, %g2
40002520:	1a 80 00 09 	bcc  40002544 <_vsnprintf+0x614>
40002524:	a2 10 00 1b 	mov  %i3, %l1
40002528:	c4 06 00 00 	ld  [ %i0 ], %g2
4000252c:	80 a0 a0 00 	cmp  %g2, 0
40002530:	02 80 00 6b 	be  400026dc <_vsnprintf+0x7ac>
40002534:	90 10 20 20 	mov  0x20, %o0
40002538:	9f c0 80 00 	call  %g2
4000253c:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002540:	a2 10 00 1b 	mov  %i3, %l1
40002544:	80 a7 00 11 	cmp  %i4, %l1
40002548:	18 bf ff f1 	bgu  4000250c <_vsnprintf+0x5dc>
4000254c:	b6 04 60 01 	add  %l1, 1, %i3
40002550:	c4 0e 40 00 	ldub  [ %i1 ], %g2
40002554:	91 28 a0 18 	sll  %g2, 0x18, %o0
40002558:	80 a2 20 00 	cmp  %o0, 0
4000255c:	12 80 00 4d 	bne  40002690 <_vsnprintf+0x760>
40002560:	a2 10 00 1b 	mov  %i3, %l1
40002564:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
40002568:	80 a3 20 00 	cmp  %o4, 0
4000256c:	22 bf fe 7c 	be,a   40001f5c <_vsnprintf+0x2c>
40002570:	b2 07 60 01 	add  %i5, 1, %i1
40002574:	b6 10 20 20 	mov  0x20, %i3
40002578:	80 a7 00 11 	cmp  %i4, %l1
4000257c:	28 bf fe 78 	bleu,a   40001f5c <_vsnprintf+0x2c>
40002580:	b2 07 60 01 	add  %i5, 1, %i1
40002584:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002588:	84 00 60 01 	add  %g1, 1, %g2
4000258c:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
40002590:	c4 06 20 10 	ld  [ %i0 + 0x10 ], %g2
40002594:	80 a0 40 02 	cmp  %g1, %g2
40002598:	3a bf ff f8 	bcc,a   40002578 <_vsnprintf+0x648>
4000259c:	a2 04 60 01 	inc  %l1
400025a0:	c4 06 00 00 	ld  [ %i0 ], %g2
400025a4:	80 a0 a0 00 	cmp  %g2, 0
400025a8:	22 80 00 98 	be,a   40002808 <_vsnprintf+0x8d8>
400025ac:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400025b0:	90 10 20 20 	mov  0x20, %o0
400025b4:	9f c0 80 00 	call  %g2
400025b8:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
400025bc:	10 bf ff ef 	b  40002578 <_vsnprintf+0x648>
400025c0:	a2 04 60 01 	inc  %l1
400025c4:	83 28 60 18 	sll  %g1, 0x18, %g1
400025c8:	83 38 60 18 	sra  %g1, 0x18, %g1
400025cc:	80 a0 60 46 	cmp  %g1, 0x46
400025d0:	22 80 00 02 	be,a   400025d8 <_vsnprintf+0x6a8>
400025d4:	b6 16 e0 20 	or  %i3, 0x20, %i3
400025d8:	92 10 00 1a 	mov  %i2, %o1
400025dc:	94 10 20 08 	mov  8, %o2
400025e0:	40 00 0c 76 	call  400057b8 <__GI_memcpy>
400025e4:	90 07 bf f0 	add  %fp, -16, %o0
400025e8:	90 10 00 18 	mov  %i0, %o0
400025ec:	c0 23 a0 5c 	clr  [ %sp + 0x5c ]
400025f0:	d2 07 bf f0 	ld  [ %fp + -16 ], %o1
400025f4:	d4 07 bf f4 	ld  [ %fp + -12 ], %o2
400025f8:	96 10 00 10 	mov  %l0, %o3
400025fc:	98 10 00 1c 	mov  %i4, %o4
40002600:	9a 10 00 1b 	mov  %i3, %o5
40002604:	7f ff fd c7 	call  40001d20 <print_floating_point>
40002608:	b4 06 a0 08 	add  %i2, 8, %i2
4000260c:	10 bf fe 54 	b  40001f5c <_vsnprintf+0x2c>
40002610:	b2 07 60 01 	add  %i5, 1, %i1
40002614:	84 08 7f df 	and  %g1, -33, %g2
40002618:	85 28 a0 18 	sll  %g2, 0x18, %g2
4000261c:	85 38 a0 18 	sra  %g2, 0x18, %g2
40002620:	80 a0 a0 47 	cmp  %g2, 0x47
40002624:	12 80 00 04 	bne  40002634 <_vsnprintf+0x704>
40002628:	82 08 7f fd 	and  %g1, -3, %g1
4000262c:	05 00 00 04 	sethi  %hi(0x1000), %g2
40002630:	b6 16 c0 02 	or  %i3, %g2, %i3
40002634:	83 28 60 18 	sll  %g1, 0x18, %g1
40002638:	83 38 60 18 	sra  %g1, 0x18, %g1
4000263c:	80 a0 60 45 	cmp  %g1, 0x45
40002640:	22 80 00 02 	be,a   40002648 <_vsnprintf+0x718>
40002644:	b6 16 e0 20 	or  %i3, 0x20, %i3
40002648:	92 10 00 1a 	mov  %i2, %o1
4000264c:	94 10 20 08 	mov  8, %o2
40002650:	40 00 0c 5a 	call  400057b8 <__GI_memcpy>
40002654:	90 07 bf f8 	add  %fp, -8, %o0
40002658:	82 10 20 01 	mov  1, %g1
4000265c:	90 10 00 18 	mov  %i0, %o0
40002660:	d2 07 bf f8 	ld  [ %fp + -8 ], %o1
40002664:	d4 07 bf fc 	ld  [ %fp + -4 ], %o2
40002668:	10 bf ff e4 	b  400025f8 <_vsnprintf+0x6c8>
4000266c:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40002670:	9f c0 c0 00 	call  %g3
40002674:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002678:	c4 0e 40 00 	ldub  [ %i1 ], %g2
4000267c:	a0 04 3f ff 	add  %l0, -1, %l0
40002680:	91 28 a0 18 	sll  %g2, 0x18, %o0
40002684:	80 a2 20 00 	cmp  %o0, 0
40002688:	02 bf ff b8 	be  40002568 <_vsnprintf+0x638>
4000268c:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
40002690:	80 a5 e0 00 	cmp  %l7, 0
40002694:	02 80 00 04 	be  400026a4 <_vsnprintf+0x774>
40002698:	80 a4 20 00 	cmp  %l0, 0
4000269c:	02 bf ff b3 	be  40002568 <_vsnprintf+0x638>
400026a0:	d8 07 bf dc 	ld  [ %fp + -36 ], %o4
400026a4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400026a8:	86 00 60 01 	add  %g1, 1, %g3
400026ac:	c6 26 20 0c 	st  %g3, [ %i0 + 0xc ]
400026b0:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400026b4:	80 a0 40 03 	cmp  %g1, %g3
400026b8:	1a bf ff f0 	bcc  40002678 <_vsnprintf+0x748>
400026bc:	b2 06 60 01 	inc  %i1
400026c0:	c6 06 00 00 	ld  [ %i0 ], %g3
400026c4:	80 a0 e0 00 	cmp  %g3, 0
400026c8:	12 bf ff ea 	bne  40002670 <_vsnprintf+0x740>
400026cc:	91 3a 20 18 	sra  %o0, 0x18, %o0
400026d0:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
400026d4:	10 bf ff e9 	b  40002678 <_vsnprintf+0x748>
400026d8:	c4 28 c0 01 	stb  %g2, [ %g3 + %g1 ]
400026dc:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400026e0:	86 10 20 20 	mov  0x20, %g3
400026e4:	a2 10 00 1b 	mov  %i3, %l1
400026e8:	10 bf ff 97 	b  40002544 <_vsnprintf+0x614>
400026ec:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
400026f0:	80 a0 60 00 	cmp  %g1, 0
400026f4:	22 bf fe 38 	be,a   40001fd4 <_vsnprintf+0xa4>
400026f8:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
400026fc:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
40002700:	80 a0 e0 00 	cmp  %g3, 0
40002704:	22 bf fe 34 	be,a   40001fd4 <_vsnprintf+0xa4>
40002708:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
4000270c:	c4 06 20 0c 	ld  [ %i0 + 0xc ], %g2
40002710:	80 a0 40 02 	cmp  %g1, %g2
40002714:	28 80 00 02 	bleu,a   4000271c <_vsnprintf+0x7ec>
40002718:	84 00 7f ff 	add  %g1, -1, %g2
4000271c:	c0 28 c0 02 	clrb  [ %g3 + %g2 ]
40002720:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
40002724:	81 c7 e0 08 	ret 
40002728:	81 e8 00 00 	restore 
4000272c:	32 bf ff 26 	bne,a   400023c4 <_vsnprintf+0x494>
40002730:	82 08 7f df 	and  %g1, -33, %g1
40002734:	10 bf ff 22 	b  400023bc <_vsnprintf+0x48c>
40002738:	07 00 00 10 	sethi  %hi(0x4000), %g3
4000273c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40002740:	10 bf fe 07 	b  40001f5c <_vsnprintf+0x2c>
40002744:	b2 07 60 01 	add  %i5, 1, %i1
40002748:	84 10 20 01 	mov  1, %g2
4000274c:	a0 10 20 20 	mov  0x20, %l0
40002750:	80 a7 00 02 	cmp  %i4, %g2
40002754:	08 bf fe ef 	bleu  40002310 <_vsnprintf+0x3e0>
40002758:	b2 00 a0 01 	add  %g2, 1, %i1
4000275c:	84 00 60 01 	add  %g1, 1, %g2
40002760:	80 a0 c0 01 	cmp  %g3, %g1
40002764:	08 80 00 1d 	bleu  400027d8 <_vsnprintf+0x8a8>
40002768:	c4 26 20 0c 	st  %g2, [ %i0 + 0xc ]
4000276c:	c4 06 00 00 	ld  [ %i0 ], %g2
40002770:	80 a0 a0 00 	cmp  %g2, 0
40002774:	02 80 00 1c 	be  400027e4 <_vsnprintf+0x8b4>
40002778:	90 10 20 20 	mov  0x20, %o0
4000277c:	9f c0 80 00 	call  %g2
40002780:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40002784:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002788:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
4000278c:	10 bf ff f1 	b  40002750 <_vsnprintf+0x820>
40002790:	84 10 00 19 	mov  %i1, %g2
40002794:	82 10 20 0a 	mov  0xa, %g1
40002798:	d8 23 a0 60 	st  %o4, [ %sp + 0x60 ]
4000279c:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
400027a0:	90 10 00 18 	mov  %i0, %o0
400027a4:	92 10 20 00 	clr  %o1
400027a8:	96 10 20 00 	clr  %o3
400027ac:	98 10 20 10 	mov  0x10, %o4
400027b0:	9a 10 00 10 	mov  %l0, %o5
400027b4:	7f ff f9 8e 	call  40000dec <print_integer>
400027b8:	b2 07 60 01 	add  %i5, 1, %i1
400027bc:	10 bf fd e9 	b  40001f60 <_vsnprintf+0x30>
400027c0:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400027c4:	b6 16 e0 02 	or  %i3, 2, %i3
400027c8:	b8 20 00 1c 	neg  %i4
400027cc:	c2 08 e0 01 	ldub  [ %g3 + 1 ], %g1
400027d0:	10 bf fe 1e 	b  40002048 <_vsnprintf+0x118>
400027d4:	ba 07 60 01 	inc  %i5
400027d8:	82 10 00 02 	mov  %g2, %g1
400027dc:	10 bf ff dd 	b  40002750 <_vsnprintf+0x820>
400027e0:	84 10 00 19 	mov  %i1, %g2
400027e4:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400027e8:	e0 28 80 01 	stb  %l0, [ %g2 + %g1 ]
400027ec:	84 10 00 19 	mov  %i1, %g2
400027f0:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
400027f4:	10 bf ff d7 	b  40002750 <_vsnprintf+0x820>
400027f8:	c6 06 20 10 	ld  [ %i0 + 0x10 ], %g3
400027fc:	b2 06 60 01 	inc  %i1
40002800:	10 bf fe d6 	b  40002358 <_vsnprintf+0x428>
40002804:	f6 28 80 01 	stb  %i3, [ %g2 + %g1 ]
40002808:	a2 04 60 01 	inc  %l1
4000280c:	10 bf ff 5b 	b  40002578 <_vsnprintf+0x648>
40002810:	f6 28 80 01 	stb  %i3, [ %g2 + %g1 ]
40002814:	12 80 00 53 	bne  40002960 <_vsnprintf+0xa30>
40002818:	ba 0e ff f3 	and  %i3, -13, %i5
4000281c:	80 8e e2 00 	btst  0x200, %i3
40002820:	12 80 00 79 	bne  40002a04 <_vsnprintf+0xad4>
40002824:	80 8e e0 40 	btst  0x40, %i3
40002828:	32 80 00 42 	bne,a   40002930 <_vsnprintf+0xa00>
4000282c:	d4 0e a0 03 	ldub  [ %i2 + 3 ], %o2
40002830:	d4 06 80 00 	ld  [ %i2 ], %o2
40002834:	80 8e e0 80 	btst  0x80, %i3
40002838:	02 80 00 03 	be  40002844 <_vsnprintf+0x914>
4000283c:	b4 06 a0 04 	add  %i2, 4, %i2
40002840:	94 0a 80 15 	and  %o2, %l5, %o2
40002844:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002848:	fa 23 a0 60 	st  %i5, [ %sp + 0x60 ]
4000284c:	90 10 00 18 	mov  %i0, %o0
40002850:	92 10 20 00 	clr  %o1
40002854:	96 10 20 00 	clr  %o3
40002858:	98 0c 60 1a 	and  %l1, 0x1a, %o4
4000285c:	7f ff f9 64 	call  40000dec <print_integer>
40002860:	9a 10 00 10 	mov  %l0, %o5
40002864:	10 bf fd bf 	b  40001f60 <_vsnprintf+0x30>
40002868:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
4000286c:	c2 0f 60 02 	ldub  [ %i5 + 2 ], %g1
40002870:	b6 16 e0 c0 	or  %i3, 0xc0, %i3
40002874:	10 bf fe 08 	b  40002094 <_vsnprintf+0x164>
40002878:	ba 07 60 02 	add  %i5, 2, %i5
4000287c:	32 80 00 09 	bne,a   400028a0 <_vsnprintf+0x970>
40002880:	c4 20 40 00 	st  %g2, [ %g1 ]
40002884:	80 8e e4 00 	btst  0x400, %i3
40002888:	22 80 00 06 	be,a   400028a0 <_vsnprintf+0x970>
4000288c:	c4 20 40 00 	st  %g2, [ %g1 ]
40002890:	c0 20 40 00 	clr  [ %g1 ]
40002894:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40002898:	10 bf fd b1 	b  40001f5c <_vsnprintf+0x2c>
4000289c:	b2 07 60 01 	add  %i5, 1, %i1
400028a0:	10 bf fd af 	b  40001f5c <_vsnprintf+0x2c>
400028a4:	b2 07 60 01 	add  %i5, 1, %i1
400028a8:	c4 06 20 08 	ld  [ %i0 + 8 ], %g2
400028ac:	86 10 20 25 	mov  0x25, %g3
400028b0:	b2 07 60 01 	add  %i5, 1, %i1
400028b4:	10 bf fd aa 	b  40001f5c <_vsnprintf+0x2c>
400028b8:	c6 28 80 01 	stb  %g3, [ %g2 + %g1 ]
400028bc:	10 bf fe a3 	b  40002348 <_vsnprintf+0x418>
400028c0:	c8 28 80 01 	stb  %g4, [ %g2 + %g1 ]
400028c4:	c6 06 20 08 	ld  [ %i0 + 8 ], %g3
400028c8:	b2 07 60 01 	add  %i5, 1, %i1
400028cc:	10 bf fd a4 	b  40001f5c <_vsnprintf+0x2c>
400028d0:	c2 28 c0 02 	stb  %g1, [ %g3 + %g2 ]
400028d4:	32 80 00 19 	bne,a   40002938 <_vsnprintf+0xa08>
400028d8:	d6 4e a0 03 	ldsb  [ %i2 + 3 ], %o3
400028dc:	80 8e e0 80 	btst  0x80, %i3
400028e0:	22 80 00 5e 	be,a   40002a58 <_vsnprintf+0xb28>
400028e4:	d6 06 80 00 	ld  [ %i2 ], %o3
400028e8:	d6 56 a0 02 	ldsh  [ %i2 + 2 ], %o3
400028ec:	b4 06 a0 04 	add  %i2, 4, %i2
400028f0:	80 a2 e0 00 	cmp  %o3, 0
400028f4:	04 80 00 51 	ble  40002a38 <_vsnprintf+0xb08>
400028f8:	99 3a e0 1f 	sra  %o3, 0x1f, %o4
400028fc:	d6 27 bf c4 	st  %o3, [ %fp + -60 ]
40002900:	d8 27 bf c0 	st  %o4, [ %fp + -64 ]
40002904:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002908:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
4000290c:	90 10 00 18 	mov  %i0, %o0
40002910:	d2 07 bf c0 	ld  [ %fp + -64 ], %o1
40002914:	d4 07 bf c4 	ld  [ %fp + -60 ], %o2
40002918:	97 32 e0 1f 	srl  %o3, 0x1f, %o3
4000291c:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002920:	7f ff f9 33 	call  40000dec <print_integer>
40002924:	9a 10 00 10 	mov  %l0, %o5
40002928:	10 bf fd 8e 	b  40001f60 <_vsnprintf+0x30>
4000292c:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002930:	10 bf ff c5 	b  40002844 <_vsnprintf+0x914>
40002934:	b4 06 a0 04 	add  %i2, 4, %i2
40002938:	10 bf ff ee 	b  400028f0 <_vsnprintf+0x9c0>
4000293c:	b4 06 a0 04 	add  %i2, 4, %i2
40002940:	87 3a e0 1f 	sra  %o3, 0x1f, %g3
40002944:	d6 27 bf bc 	st  %o3, [ %fp + -68 ]
40002948:	c6 27 bf b8 	st  %g3, [ %fp + -72 ]
4000294c:	c4 1f bf b8 	ldd  [ %fp + -72 ], %g2
40002950:	86 a0 00 03 	subcc  %g0, %g3, %g3
40002954:	84 60 00 02 	subx  %g0, %g2, %g2
40002958:	10 bf fe c0 	b  40002458 <_vsnprintf+0x528>
4000295c:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
40002960:	92 10 00 1a 	mov  %i2, %o1
40002964:	90 07 bf e8 	add  %fp, -24, %o0
40002968:	40 00 0b 94 	call  400057b8 <__GI_memcpy>
4000296c:	94 10 20 08 	mov  8, %o2
40002970:	b4 06 a0 08 	add  %i2, 8, %i2
40002974:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002978:	fa 23 a0 60 	st  %i5, [ %sp + 0x60 ]
4000297c:	90 10 00 18 	mov  %i0, %o0
40002980:	d2 07 bf e8 	ld  [ %fp + -24 ], %o1
40002984:	d4 07 bf ec 	ld  [ %fp + -20 ], %o2
40002988:	96 10 20 00 	clr  %o3
4000298c:	98 0c 60 1a 	and  %l1, 0x1a, %o4
40002990:	7f ff f9 17 	call  40000dec <print_integer>
40002994:	9a 10 00 10 	mov  %l0, %o5
40002998:	10 bf fd 72 	b  40001f60 <_vsnprintf+0x30>
4000299c:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
400029a0:	92 10 00 1a 	mov  %i2, %o1
400029a4:	90 07 bf e0 	add  %fp, -32, %o0
400029a8:	40 00 0b 84 	call  400057b8 <__GI_memcpy>
400029ac:	94 10 20 08 	mov  8, %o2
400029b0:	c4 1f bf e0 	ldd  [ %fp + -32 ], %g2
400029b4:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
400029b8:	83 38 a0 1f 	sra  %g2, 0x1f, %g1
400029bc:	97 30 a0 1f 	srl  %g2, 0x1f, %o3
400029c0:	c2 27 bf d4 	st  %g1, [ %fp + -44 ]
400029c4:	c2 27 bf d0 	st  %g1, [ %fp + -48 ]
400029c8:	d8 1f bf d0 	ldd  [ %fp + -48 ], %o4
400029cc:	b8 1b 00 02 	xor  %o4, %g2, %i4
400029d0:	ba 1b 40 03 	xor  %o5, %g3, %i5
400029d4:	86 a7 40 0d 	subcc  %i5, %o5, %g3
400029d8:	84 67 00 0c 	subx  %i4, %o4, %g2
400029dc:	b4 06 a0 08 	add  %i2, 8, %i2
400029e0:	f6 23 a0 60 	st  %i3, [ %sp + 0x60 ]
400029e4:	90 10 00 18 	mov  %i0, %o0
400029e8:	98 0c 60 1a 	and  %l1, 0x1a, %o4
400029ec:	92 10 00 02 	mov  %g2, %o1
400029f0:	94 10 00 03 	mov  %g3, %o2
400029f4:	7f ff f8 fe 	call  40000dec <print_integer>
400029f8:	9a 10 00 10 	mov  %l0, %o5
400029fc:	10 bf fd 59 	b  40001f60 <_vsnprintf+0x30>
40002a00:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002a04:	d4 06 80 00 	ld  [ %i2 ], %o2
40002a08:	f8 23 a0 5c 	st  %i4, [ %sp + 0x5c ]
40002a0c:	10 bf ff 8f 	b  40002848 <_vsnprintf+0x918>
40002a10:	b4 06 a0 04 	add  %i2, 4, %i2
40002a14:	90 10 00 18 	mov  %i0, %o0
40002a18:	92 10 00 16 	mov  %l6, %o1
40002a1c:	94 10 20 06 	mov  6, %o2
40002a20:	96 10 00 1c 	mov  %i4, %o3
40002a24:	98 10 00 1b 	mov  %i3, %o4
40002a28:	7f ff f8 9a 	call  40000c90 <out_rev_>
40002a2c:	b2 07 60 01 	add  %i5, 1, %i1
40002a30:	10 bf fd 4c 	b  40001f60 <_vsnprintf+0x30>
40002a34:	d0 4e 40 00 	ldsb  [ %i1 ], %o0
40002a38:	d6 27 bf b4 	st  %o3, [ %fp + -76 ]
40002a3c:	83 3a e0 1f 	sra  %o3, 0x1f, %g1
40002a40:	c2 27 bf b0 	st  %g1, [ %fp + -80 ]
40002a44:	c4 1f bf b0 	ldd  [ %fp + -80 ], %g2
40002a48:	86 a0 00 03 	subcc  %g0, %g3, %g3
40002a4c:	84 60 00 02 	subx  %g0, %g2, %g2
40002a50:	10 bf ff ad 	b  40002904 <_vsnprintf+0x9d4>
40002a54:	c4 3f bf c0 	std  %g2, [ %fp + -64 ]
40002a58:	10 bf ff a6 	b  400028f0 <_vsnprintf+0x9c0>
40002a5c:	b4 06 a0 04 	add  %i2, 4, %i2

40002a60 <uart_send_char>:
40002a60:	9d e3 bf a0 	save  %sp, -96, %sp
40002a64:	40 00 03 81 	call  40003868 <__ajit_serial_putchar_via_vmap__>
40002a68:	90 10 00 18 	mov  %i0, %o0
40002a6c:	80 a2 20 00 	cmp  %o0, 0
40002a70:	02 bf ff fd 	be  40002a64 <uart_send_char+0x4>
40002a74:	01 00 00 00 	nop 
40002a78:	40 00 02 87 	call  40003494 <__ajit_read_serial_control_register_via_vmap__>
40002a7c:	01 00 00 00 	nop 
40002a80:	90 0a 20 09 	and  %o0, 9, %o0
40002a84:	80 a2 20 09 	cmp  %o0, 9
40002a88:	02 bf ff fc 	be  40002a78 <uart_send_char+0x18>
40002a8c:	01 00 00 00 	nop 
40002a90:	81 c7 e0 08 	ret 
40002a94:	81 e8 00 00 	restore 

40002a98 <vprintf_>:
40002a98:	9d e3 bf 88 	save  %sp, -120, %sp
40002a9c:	03 10 00 03 	sethi  %hi(0x40000c00), %g1
40002aa0:	82 10 60 58 	or  %g1, 0x58, %g1	! 40000c58 <putchar_wrapper>
40002aa4:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40002aa8:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40002aac:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffed78f>
40002ab0:	92 10 00 18 	mov  %i0, %o1
40002ab4:	c0 27 bf f0 	clr  [ %fp + -16 ]
40002ab8:	c0 27 bf f4 	clr  [ %fp + -12 ]
40002abc:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002ac0:	90 07 bf ec 	add  %fp, -20, %o0
40002ac4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002ac8:	7f ff fd 1a 	call  40001f30 <_vsnprintf>
40002acc:	94 10 00 19 	mov  %i1, %o2
40002ad0:	81 c7 e0 08 	ret 
40002ad4:	91 e8 00 08 	restore  %g0, %o0, %o0

40002ad8 <vsnprintf_>:
40002ad8:	9d e3 bf 88 	save  %sp, -120, %sp
40002adc:	80 a6 60 00 	cmp  %i1, 0
40002ae0:	06 80 00 0f 	bl  40002b1c <vsnprintf_+0x44>
40002ae4:	80 a0 00 18 	cmp  %g0, %i0
40002ae8:	82 60 20 00 	subx  %g0, 0, %g1
40002aec:	f0 27 bf f4 	st  %i0, [ %fp + -12 ]
40002af0:	b2 0e 40 01 	and  %i1, %g1, %i1
40002af4:	c0 27 bf ec 	clr  [ %fp + -20 ]
40002af8:	c0 27 bf f0 	clr  [ %fp + -16 ]
40002afc:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002b00:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40002b04:	90 07 bf ec 	add  %fp, -20, %o0
40002b08:	92 10 00 1a 	mov  %i2, %o1
40002b0c:	7f ff fd 09 	call  40001f30 <_vsnprintf>
40002b10:	94 10 00 1b 	mov  %i3, %o2
40002b14:	81 c7 e0 08 	ret 
40002b18:	91 e8 00 08 	restore  %g0, %o0, %o0
40002b1c:	82 60 20 00 	subx  %g0, 0, %g1
40002b20:	f0 27 bf f4 	st  %i0, [ %fp + -12 ]
40002b24:	c0 27 bf ec 	clr  [ %fp + -20 ]
40002b28:	c0 27 bf f0 	clr  [ %fp + -16 ]
40002b2c:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002b30:	90 07 bf ec 	add  %fp, -20, %o0
40002b34:	92 10 00 1a 	mov  %i2, %o1
40002b38:	94 10 00 1b 	mov  %i3, %o2
40002b3c:	33 1f ff ff 	sethi  %hi(0x7ffffc00), %i1
40002b40:	b2 16 63 ff 	or  %i1, 0x3ff, %i1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffed78f>
40002b44:	b2 0e 40 01 	and  %i1, %g1, %i1
40002b48:	7f ff fc fa 	call  40001f30 <_vsnprintf>
40002b4c:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40002b50:	81 c7 e0 08 	ret 
40002b54:	91 e8 00 08 	restore  %g0, %o0, %o0

40002b58 <vsprintf_>:
40002b58:	96 10 00 0a 	mov  %o2, %o3
40002b5c:	94 10 00 09 	mov  %o1, %o2
40002b60:	13 1f ff ff 	sethi  %hi(0x7ffffc00), %o1
40002b64:	92 12 63 ff 	or  %o1, 0x3ff, %o1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffed78f>
40002b68:	82 13 c0 00 	mov  %o7, %g1
40002b6c:	7f ff ff db 	call  40002ad8 <vsnprintf_>
40002b70:	9e 10 40 00 	mov  %g1, %o7

40002b74 <vfctprintf>:
40002b74:	9d e3 bf 88 	save  %sp, -120, %sp
40002b78:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40002b7c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <ajit_global_sw_trap_handlers+0x3ffed78f>
40002b80:	f0 27 bf ec 	st  %i0, [ %fp + -20 ]
40002b84:	f2 27 bf f0 	st  %i1, [ %fp + -16 ]
40002b88:	c0 27 bf f4 	clr  [ %fp + -12 ]
40002b8c:	c0 27 bf f8 	clr  [ %fp + -8 ]
40002b90:	90 07 bf ec 	add  %fp, -20, %o0
40002b94:	92 10 00 1a 	mov  %i2, %o1
40002b98:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40002b9c:	7f ff fc e5 	call  40001f30 <_vsnprintf>
40002ba0:	94 10 00 1b 	mov  %i3, %o2
40002ba4:	81 c7 e0 08 	ret 
40002ba8:	91 e8 00 08 	restore  %g0, %o0, %o0

40002bac <printf_>:
40002bac:	9d e3 bf 98 	save  %sp, -104, %sp
40002bb0:	92 07 a0 48 	add  %fp, 0x48, %o1
40002bb4:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40002bb8:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40002bbc:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002bc0:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002bc4:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002bc8:	d2 27 bf fc 	st  %o1, [ %fp + -4 ]
40002bcc:	7f ff ff b3 	call  40002a98 <vprintf_>
40002bd0:	90 10 00 18 	mov  %i0, %o0
40002bd4:	81 c7 e0 08 	ret 
40002bd8:	91 e8 00 08 	restore  %g0, %o0, %o0

40002bdc <sprintf_>:
40002bdc:	9d e3 bf 98 	save  %sp, -104, %sp
40002be0:	94 07 a0 4c 	add  %fp, 0x4c, %o2
40002be4:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40002be8:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002bec:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002bf0:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002bf4:	d4 27 bf fc 	st  %o2, [ %fp + -4 ]
40002bf8:	90 10 00 18 	mov  %i0, %o0
40002bfc:	7f ff ff d7 	call  40002b58 <vsprintf_>
40002c00:	92 10 00 19 	mov  %i1, %o1
40002c04:	81 c7 e0 08 	ret 
40002c08:	91 e8 00 08 	restore  %g0, %o0, %o0

40002c0c <snprintf_>:
40002c0c:	9d e3 bf 98 	save  %sp, -104, %sp
40002c10:	96 07 a0 50 	add  %fp, 0x50, %o3
40002c14:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002c18:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002c1c:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002c20:	d6 27 bf fc 	st  %o3, [ %fp + -4 ]
40002c24:	90 10 00 18 	mov  %i0, %o0
40002c28:	92 10 00 19 	mov  %i1, %o1
40002c2c:	7f ff ff ab 	call  40002ad8 <vsnprintf_>
40002c30:	94 10 00 1a 	mov  %i2, %o2
40002c34:	81 c7 e0 08 	ret 
40002c38:	91 e8 00 08 	restore  %g0, %o0, %o0

40002c3c <fctprintf>:
40002c3c:	9d e3 bf 98 	save  %sp, -104, %sp
40002c40:	96 07 a0 50 	add  %fp, 0x50, %o3
40002c44:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40002c48:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002c4c:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40002c50:	d6 27 bf fc 	st  %o3, [ %fp + -4 ]
40002c54:	90 10 00 18 	mov  %i0, %o0
40002c58:	92 10 00 19 	mov  %i1, %o1
40002c5c:	7f ff ff c6 	call  40002b74 <vfctprintf>
40002c60:	94 10 00 1a 	mov  %i2, %o2
40002c64:	81 c7 e0 08 	ret 
40002c68:	91 e8 00 08 	restore  %g0, %o0, %o0
40002c6c:	40 00 30 e4 	call  4000effc <__sparc_get_pc_thunk.l7+0x3ffc>
40002c70:	40 00 31 1c 	call  4000f0e0 <__sparc_get_pc_thunk.l7+0x40e0>
40002c74:	40 00 31 28 	call  4000f114 <__sparc_get_pc_thunk.l7+0x4114>
40002c78:	40 00 31 34 	call  4000f148 <__sparc_get_pc_thunk.l7+0x4148>
40002c7c:	40 00 31 40 	call  4000f17c <__sparc_get_pc_thunk.l7+0x417c>
40002c80:	40 00 31 4c 	call  4000f1b0 <__sparc_get_pc_thunk.l7+0x41b0>
40002c84:	40 00 31 58 	call  4000f1e4 <__sparc_get_pc_thunk.l7+0x41e4>
40002c88:	40 00 31 64 	call  4000f218 <__sparc_get_pc_thunk.l7+0x4218>
40002c8c:	40 00 31 70 	call  4000f24c <__sparc_get_pc_thunk.l7+0x424c>
40002c90:	40 00 31 7c 	call  4000f280 <__sparc_get_pc_thunk.l7+0x4280>
40002c94:	40 00 31 88 	call  4000f2b4 <__sparc_get_pc_thunk.l7+0x42b4>
40002c98:	40 00 31 94 	call  4000f2e8 <__sparc_get_pc_thunk.l7+0x42e8>
40002c9c:	40 00 31 a0 	call  4000f31c <__sparc_get_pc_thunk.l7+0x431c>
40002ca0:	40 00 31 ac 	call  4000f350 <__sparc_get_pc_thunk.l7+0x4350>
40002ca4:	40 00 31 04 	call  4000f0b4 <__sparc_get_pc_thunk.l7+0x40b4>
40002ca8:	40 00 31 10 	call  4000f0e8 <__sparc_get_pc_thunk.l7+0x40e8>
40002cac:	40 00 31 c8 	call  4000f3cc <__sparc_get_pc_thunk.l7+0x43cc>
40002cb0:	40 00 32 00 	call  4000f4b0 <__sparc_get_pc_thunk.l7+0x44b0>
40002cb4:	40 00 32 0c 	call  4000f4e4 <__sparc_get_pc_thunk.l7+0x44e4>
40002cb8:	40 00 32 18 	call  4000f518 <__sparc_get_pc_thunk.l7+0x4518>
40002cbc:	40 00 32 24 	call  4000f54c <__sparc_get_pc_thunk.l7+0x454c>
40002cc0:	40 00 32 30 	call  4000f580 <__sparc_get_pc_thunk.l7+0x4580>
40002cc4:	40 00 32 3c 	call  4000f5b4 <__sparc_get_pc_thunk.l7+0x45b4>
40002cc8:	40 00 32 48 	call  4000f5e8 <__sparc_get_pc_thunk.l7+0x45e8>
40002ccc:	40 00 32 54 	call  4000f61c <__sparc_get_pc_thunk.l7+0x461c>
40002cd0:	40 00 32 60 	call  4000f650 <__sparc_get_pc_thunk.l7+0x4650>
40002cd4:	40 00 32 6c 	call  4000f684 <__sparc_get_pc_thunk.l7+0x4684>
40002cd8:	40 00 32 78 	call  4000f6b8 <__sparc_get_pc_thunk.l7+0x46b8>
40002cdc:	40 00 32 84 	call  4000f6ec <__sparc_get_pc_thunk.l7+0x46ec>
40002ce0:	40 00 32 90 	call  4000f720 <__sparc_get_pc_thunk.l7+0x4720>
40002ce4:	40 00 31 e8 	call  4000f484 <__sparc_get_pc_thunk.l7+0x4484>
40002ce8:	40 00 31 f4 	call  4000f4b8 <__sparc_get_pc_thunk.l7+0x44b8>

40002cec <__ajit_clear_all_gp_registers__>:
40002cec:	82 10 00 00 	mov  %g0, %g1
40002cf0:	84 10 00 00 	mov  %g0, %g2
40002cf4:	86 10 00 00 	mov  %g0, %g3
40002cf8:	88 10 00 00 	mov  %g0, %g4
40002cfc:	8a 10 00 00 	mov  %g0, %g5
40002d00:	8c 10 00 00 	mov  %g0, %g6
40002d04:	8e 10 00 00 	mov  %g0, %g7
40002d08:	b0 10 00 00 	mov  %g0, %i0
40002d0c:	b2 10 00 00 	mov  %g0, %i1
40002d10:	b4 10 00 00 	mov  %g0, %i2
40002d14:	b6 10 00 00 	mov  %g0, %i3
40002d18:	b8 10 00 00 	mov  %g0, %i4
40002d1c:	ba 10 00 00 	mov  %g0, %i5
40002d20:	bc 10 00 00 	mov  %g0, %fp
40002d24:	be 10 00 00 	mov  %g0, %i7
40002d28:	a0 10 00 00 	mov  %g0, %l0
40002d2c:	a2 10 00 00 	mov  %g0, %l1
40002d30:	a4 10 00 00 	mov  %g0, %l2
40002d34:	a6 10 00 00 	mov  %g0, %l3
40002d38:	a8 10 00 00 	mov  %g0, %l4
40002d3c:	aa 10 00 00 	mov  %g0, %l5
40002d40:	ac 10 00 00 	mov  %g0, %l6
40002d44:	ae 10 00 00 	mov  %g0, %l7
40002d48:	90 10 00 00 	mov  %g0, %o0
40002d4c:	92 10 00 00 	mov  %g0, %o1
40002d50:	94 10 00 00 	mov  %g0, %o2
40002d54:	96 10 00 00 	mov  %g0, %o3
40002d58:	98 10 00 00 	mov  %g0, %o4
40002d5c:	9a 10 00 00 	mov  %g0, %o5
40002d60:	9c 10 00 00 	mov  %g0, %sp
40002d64:	9e 10 00 00 	mov  %g0, %o7
40002d68:	82 10 20 07 	mov  7, %g1
40002d6c:	81 e0 00 00 	save 
40002d70:	a0 10 00 00 	mov  %g0, %l0
40002d74:	a2 10 00 00 	mov  %g0, %l1
40002d78:	a4 10 00 00 	mov  %g0, %l2
40002d7c:	a6 10 00 00 	mov  %g0, %l3
40002d80:	a8 10 00 00 	mov  %g0, %l4
40002d84:	aa 10 00 00 	mov  %g0, %l5
40002d88:	ac 10 00 00 	mov  %g0, %l6
40002d8c:	ae 10 00 00 	mov  %g0, %l7
40002d90:	90 10 00 00 	mov  %g0, %o0
40002d94:	92 10 00 00 	mov  %g0, %o1
40002d98:	94 10 00 00 	mov  %g0, %o2
40002d9c:	96 10 00 00 	mov  %g0, %o3
40002da0:	98 10 00 00 	mov  %g0, %o4
40002da4:	9a 10 00 00 	mov  %g0, %o5
40002da8:	9c 10 00 00 	mov  %g0, %sp
40002dac:	9e 10 00 00 	mov  %g0, %o7
40002db0:	82 80 7f ff 	addcc  %g1, -1, %g1
40002db4:	12 bf ff ee 	bne  40002d6c <__ajit_clear_all_gp_registers__+0x80>
40002db8:	01 00 00 00 	nop 
40002dbc:	82 10 20 07 	mov  7, %g1	! 7 <__DYNAMIC+0x7>
40002dc0:	81 e8 00 00 	restore 
40002dc4:	82 80 7f ff 	addcc  %g1, -1, %g1
40002dc8:	12 bf ff fe 	bne  40002dc0 <__ajit_clear_all_gp_registers__+0xd4>
40002dcc:	01 00 00 00 	nop 
40002dd0:	81 c3 e0 08 	retl 
40002dd4:	01 00 00 00 	nop 

40002dd8 <ajit_read_from_scratch_pad>:
40002dd8:	80 a2 20 1f 	cmp  %o0, 0x1f
40002ddc:	18 80 00 05 	bgu  40002df0 <ajit_read_from_scratch_pad+0x18>
40002de0:	82 10 20 00 	clr  %g1
40002de4:	91 2a 20 02 	sll  %o0, 2, %o0
40002de8:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
40002dec:	c2 02 00 01 	ld  [ %o0 + %g1 ], %g1
40002df0:	81 c3 e0 08 	retl 
40002df4:	90 10 00 01 	mov  %g1, %o0

40002df8 <ajit_write_to_scratch_pad>:
40002df8:	80 a2 20 1f 	cmp  %o0, 0x1f
40002dfc:	18 80 00 04 	bgu  40002e0c <ajit_write_to_scratch_pad+0x14>
40002e00:	91 2a 20 02 	sll  %o0, 2, %o0
40002e04:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
40002e08:	d2 22 00 01 	st  %o1, [ %o0 + %g1 ]
40002e0c:	81 c3 e0 08 	retl 
40002e10:	01 00 00 00 	nop 

40002e14 <ajit_configure_i2c_master>:
40002e14:	81 80 20 00 	mov  %g0, %y
40002e18:	01 00 00 00 	nop 
40002e1c:	01 00 00 00 	nop 
40002e20:	01 00 00 00 	nop 
40002e24:	92 72 00 09 	udiv  %o0, %o1, %o1
40002e28:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40002e2c:	93 32 60 02 	srl  %o1, 2, %o1
40002e30:	82 10 62 00 	or  %g1, 0x200, %g1
40002e34:	90 10 20 00 	clr  %o0
40002e38:	81 c3 e0 08 	retl 
40002e3c:	d2 20 40 00 	st  %o1, [ %g1 ]

40002e40 <ajit_i2c_master_is_ready>:
40002e40:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40002e44:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_sw_trap_handlers+0xbffe0d98>
40002e48:	d0 00 40 00 	ld  [ %g1 ], %o0
40002e4c:	91 32 20 0a 	srl  %o0, 0xa, %o0
40002e50:	81 c3 e0 08 	retl 
40002e54:	90 0a 20 01 	and  %o0, 1, %o0

40002e58 <ajit_i2c_master_write_command>:
40002e58:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40002e5c:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3604 <ajit_global_sw_trap_handlers+0xbffe0d94>
40002e60:	81 c3 e0 08 	retl 
40002e64:	d0 20 40 00 	st  %o0, [ %g1 ]

40002e68 <ajit_i2c_master_read_status>:
40002e68:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40002e6c:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <ajit_global_sw_trap_handlers+0xbffe0d98>
40002e70:	81 c3 e0 08 	retl 
40002e74:	d0 00 40 00 	ld  [ %g1 ], %o0

40002e78 <ajit_i2c_master_access_slave_memory_device>:
40002e78:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40002e7c:	84 10 62 08 	or  %g1, 0x208, %g2	! ffff3608 <ajit_global_sw_trap_handlers+0xbffe0d98>
40002e80:	c4 00 80 00 	ld  [ %g2 ], %g2
40002e84:	80 88 a4 00 	btst  0x400, %g2
40002e88:	02 80 00 11 	be  40002ecc <ajit_i2c_master_access_slave_memory_device+0x54>
40002e8c:	82 10 62 04 	or  %g1, 0x204, %g1
40002e90:	91 2a 20 10 	sll  %o0, 0x10, %o0
40002e94:	87 2a 60 1f 	sll  %o1, 0x1f, %g3
40002e98:	09 18 00 00 	sethi  %hi(0x60000000), %g4
40002e9c:	95 2a a0 08 	sll  %o2, 8, %o2
40002ea0:	90 12 00 04 	or  %o0, %g4, %o0
40002ea4:	90 12 00 03 	or  %o0, %g3, %o0
40002ea8:	94 12 00 0a 	or  %o0, %o2, %o2
40002eac:	96 12 80 0b 	or  %o2, %o3, %o3
40002eb0:	d6 20 40 00 	st  %o3, [ %g1 ]
40002eb4:	80 a2 60 00 	cmp  %o1, 0
40002eb8:	02 80 00 03 	be  40002ec4 <ajit_i2c_master_access_slave_memory_device+0x4c>
40002ebc:	90 10 20 00 	clr  %o0
40002ec0:	90 10 00 02 	mov  %g2, %o0
40002ec4:	81 c3 e0 08 	retl 
40002ec8:	90 0a 20 ff 	and  %o0, 0xff, %o0
40002ecc:	30 80 00 00 	b,a   40002ecc <ajit_i2c_master_access_slave_memory_device+0x54>

40002ed0 <__ajit_read_core_thread_id_word__>:
40002ed0:	91 47 40 00 	rd  %asr29, %o0
40002ed4:	81 c3 e0 08 	retl 
40002ed8:	01 00 00 00 	nop 

40002edc <ajit_read_thread_descriptor>:
40002edc:	9d e3 bf a0 	save  %sp, -96, %sp
40002ee0:	83 47 00 00 	rd  %asr28, %g1
40002ee4:	87 30 60 1e 	srl  %g1, 0x1e, %g3
40002ee8:	80 a0 e0 03 	cmp  %g3, 3
40002eec:	02 80 00 0a 	be  40002f14 <ajit_read_thread_descriptor+0x38>
40002ef0:	84 10 20 20 	mov  0x20, %g2
40002ef4:	80 a0 e0 02 	cmp  %g3, 2
40002ef8:	02 80 00 07 	be  40002f14 <ajit_read_thread_descriptor+0x38>
40002efc:	84 10 20 10 	mov  0x10, %g2
40002f00:	86 18 e0 01 	xor  %g3, 1, %g3
40002f04:	80 a0 00 03 	cmp  %g0, %g3
40002f08:	84 60 20 00 	subx  %g0, 0, %g2
40002f0c:	84 08 a0 fc 	and  %g2, 0xfc, %g2
40002f10:	84 00 a0 08 	add  %g2, 8, %g2
40002f14:	87 30 60 1c 	srl  %g1, 0x1c, %g3
40002f18:	86 08 e0 03 	and  %g3, 3, %g3
40002f1c:	80 a0 e0 03 	cmp  %g3, 3
40002f20:	02 80 00 2d 	be  40002fd4 <ajit_read_thread_descriptor+0xf8>
40002f24:	c4 2e 00 00 	stb  %g2, [ %i0 ]
40002f28:	80 a0 e0 02 	cmp  %g3, 2
40002f2c:	02 80 00 07 	be  40002f48 <ajit_read_thread_descriptor+0x6c>
40002f30:	84 10 20 10 	mov  0x10, %g2
40002f34:	86 18 e0 01 	xor  %g3, 1, %g3
40002f38:	80 a0 00 03 	cmp  %g0, %g3
40002f3c:	84 60 20 00 	subx  %g0, 0, %g2
40002f40:	84 08 a0 fc 	and  %g2, 0xfc, %g2
40002f44:	84 00 a0 08 	add  %g2, 8, %g2
40002f48:	99 30 60 1a 	srl  %g1, 0x1a, %o4
40002f4c:	9b 30 60 18 	srl  %g1, 0x18, %o5
40002f50:	9f 30 60 14 	srl  %g1, 0x14, %o7
40002f54:	b3 30 60 10 	srl  %g1, 0x10, %i1
40002f58:	b5 30 60 0c 	srl  %g1, 0xc, %i2
40002f5c:	b7 30 60 09 	srl  %g1, 9, %i3
40002f60:	b9 30 60 07 	srl  %g1, 7, %i4
40002f64:	bb 30 60 05 	srl  %g1, 5, %i5
40002f68:	89 30 60 02 	srl  %g1, 2, %g4
40002f6c:	87 30 60 01 	srl  %g1, 1, %g3
40002f70:	98 0b 20 03 	and  %o4, 3, %o4
40002f74:	9a 0b 60 03 	and  %o5, 3, %o5
40002f78:	9e 0b e0 0f 	and  %o7, 0xf, %o7
40002f7c:	b2 0e 60 0f 	and  %i1, 0xf, %i1
40002f80:	b4 0e a0 0f 	and  %i2, 0xf, %i2
40002f84:	b6 0e e0 07 	and  %i3, 7, %i3
40002f88:	b8 0f 20 03 	and  %i4, 3, %i4
40002f8c:	ba 0f 60 03 	and  %i5, 3, %i5
40002f90:	88 09 20 01 	and  %g4, 1, %g4
40002f94:	86 08 e0 01 	and  %g3, 1, %g3
40002f98:	82 08 60 01 	and  %g1, 1, %g1
40002f9c:	c4 2e 20 01 	stb  %g2, [ %i0 + 1 ]
40002fa0:	d8 2e 20 02 	stb  %o4, [ %i0 + 2 ]
40002fa4:	da 2e 20 03 	stb  %o5, [ %i0 + 3 ]
40002fa8:	de 2e 20 04 	stb  %o7, [ %i0 + 4 ]
40002fac:	f2 2e 20 05 	stb  %i1, [ %i0 + 5 ]
40002fb0:	f4 2e 20 06 	stb  %i2, [ %i0 + 6 ]
40002fb4:	f6 2e 20 07 	stb  %i3, [ %i0 + 7 ]
40002fb8:	f8 2e 20 08 	stb  %i4, [ %i0 + 8 ]
40002fbc:	fa 2e 20 09 	stb  %i5, [ %i0 + 9 ]
40002fc0:	c8 2e 20 0a 	stb  %g4, [ %i0 + 0xa ]
40002fc4:	c6 2e 20 0b 	stb  %g3, [ %i0 + 0xb ]
40002fc8:	c2 2e 20 0c 	stb  %g1, [ %i0 + 0xc ]
40002fcc:	81 c7 e0 08 	ret 
40002fd0:	81 e8 00 00 	restore 
40002fd4:	10 bf ff dd 	b  40002f48 <ajit_read_thread_descriptor+0x6c>
40002fd8:	84 10 20 20 	mov  0x20, %g2

40002fdc <ajit_get_core_and_thread_id>:
40002fdc:	83 47 40 00 	rd  %asr29, %g1
40002fe0:	85 30 60 08 	srl  %g1, 8, %g2
40002fe4:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40002fe8:	81 c3 e0 08 	retl 
40002fec:	c2 2a 40 00 	stb  %g1, [ %o1 ]

40002ff0 <__ajit_read_cycle_count_register_high__>:
40002ff0:	91 47 80 00 	rd  %asr30, %o0
40002ff4:	81 c3 e0 08 	retl 
40002ff8:	01 00 00 00 	nop 

40002ffc <__ajit_read_cycle_count_register_low__>:
40002ffc:	91 47 c0 00 	rd  %asr31, %o0
40003000:	81 c3 e0 08 	retl 
40003004:	01 00 00 00 	nop 

40003008 <__ajit_get_clock_time>:
40003008:	99 47 c0 00 	rd  %asr31, %o4
4000300c:	83 47 80 00 	rd  %asr30, %g1
40003010:	86 10 20 00 	clr  %g3
40003014:	9a 10 00 0c 	mov  %o4, %o5
40003018:	98 10 20 00 	clr  %o4
4000301c:	86 10 c0 0d 	or  %g3, %o5, %g3
40003020:	84 10 40 0c 	or  %g1, %o4, %g2
40003024:	92 10 00 03 	mov  %g3, %o1
40003028:	81 c3 e0 08 	retl 
4000302c:	90 10 00 02 	mov  %g2, %o0

40003030 <__ajit_sleep__>:
40003030:	95 47 c0 00 	rd  %asr31, %o2
40003034:	83 47 80 00 	rd  %asr30, %g1
40003038:	9a 10 20 00 	clr  %o5
4000303c:	96 10 00 0a 	mov  %o2, %o3
40003040:	9a 13 40 0b 	or  %o5, %o3, %o5
40003044:	92 83 40 08 	addcc  %o5, %o0, %o1
40003048:	94 10 20 00 	clr  %o2
4000304c:	98 10 40 0a 	or  %g1, %o2, %o4
40003050:	90 43 20 00 	addx  %o4, 0, %o0
40003054:	80 a2 00 0c 	cmp  %o0, %o4
40003058:	08 80 00 0c 	bleu  40003088 <__ajit_sleep__+0x58>
4000305c:	01 00 00 00 	nop 
40003060:	99 47 c0 00 	rd  %asr31, %o4
40003064:	83 47 80 00 	rd  %asr30, %g1
40003068:	86 10 20 00 	clr  %g3
4000306c:	9a 10 00 0c 	mov  %o4, %o5
40003070:	98 10 20 00 	clr  %o4
40003074:	98 10 40 0c 	or  %g1, %o4, %o4
40003078:	80 a2 00 0c 	cmp  %o0, %o4
4000307c:	18 bf ff f9 	bgu  40003060 <__ajit_sleep__+0x30>
40003080:	9a 10 c0 0d 	or  %g3, %o5, %o5
40003084:	80 a2 00 0c 	cmp  %o0, %o4
40003088:	12 80 00 04 	bne  40003098 <__ajit_sleep__+0x68>
4000308c:	80 a2 40 0d 	cmp  %o1, %o5
40003090:	18 bf ff f4 	bgu  40003060 <__ajit_sleep__+0x30>
40003094:	01 00 00 00 	nop 
40003098:	81 c3 e0 08 	retl 
4000309c:	01 00 00 00 	nop 

400030a0 <__ajit_set_mmu_default_cacheable_bit__>:
400030a0:	80 a0 00 08 	cmp  %g0, %o0
400030a4:	84 10 20 00 	clr  %g2
400030a8:	82 40 20 00 	addx  %g0, 0, %g1
400030ac:	83 28 60 08 	sll  %g1, 8, %g1
400030b0:	c2 a0 80 80 	sta  %g1, [ %g2 ] #ASI_N
400030b4:	81 c3 e0 08 	retl 
400030b8:	01 00 00 00 	nop 

400030bc <__ajit_store_word_mmu_reg__>:
400030bc:	d0 a2 40 80 	sta  %o0, [ %o1 ] #ASI_N
400030c0:	81 c3 e0 08 	retl 
400030c4:	01 00 00 00 	nop 

400030c8 <__ajit_store_word_mmu_bypass__>:
400030c8:	d0 a2 44 00 	sta  %o0, [ %o1 ] #ASI_SCRATCHPAD
400030cc:	81 c3 e0 08 	retl 
400030d0:	01 00 00 00 	nop 

400030d4 <__ajit_store_word_to_physical_address__>:
400030d4:	86 0a 60 0f 	and  %o1, 0xf, %g3
400030d8:	80 a0 e0 0f 	cmp  %g3, 0xf
400030dc:	08 80 00 05 	bleu  400030f0 <__ajit_store_word_to_physical_address__+0x1c>
400030e0:	83 28 e0 02 	sll  %g3, 2, %g1
400030e4:	d0 a2 84 00 	sta  %o0, [ %o2 ] #ASI_SCRATCHPAD
400030e8:	81 c3 e0 08 	retl 
400030ec:	01 00 00 00 	nop 
400030f0:	05 10 00 0b 	sethi  %hi(0x40002c00), %g2
400030f4:	84 10 a0 6c 	or  %g2, 0x6c, %g2	! 40002c6c <fctprintf+0x30>
400030f8:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
400030fc:	81 c0 40 00 	jmp  %g1
40003100:	01 00 00 00 	nop 
40003104:	d0 a2 85 c0 	sta  %o0, [ %o2 ] (46)
40003108:	81 c3 e0 08 	retl 
4000310c:	01 00 00 00 	nop 
40003110:	d0 a2 85 e0 	sta  %o0, [ %o2 ] (47)
40003114:	81 c3 e0 08 	retl 
40003118:	01 00 00 00 	nop 
4000311c:	d0 a2 84 20 	sta  %o0, [ %o2 ] #ASI_MMU
40003120:	81 c3 e0 08 	retl 
40003124:	01 00 00 00 	nop 
40003128:	d0 a2 84 40 	sta  %o0, [ %o2 ] (34)
4000312c:	81 c3 e0 08 	retl 
40003130:	01 00 00 00 	nop 
40003134:	d0 a2 84 60 	sta  %o0, [ %o2 ] #ASI_BLK_INIT_QUAD_LDD_AIUS
40003138:	81 c3 e0 08 	retl 
4000313c:	01 00 00 00 	nop 
40003140:	d0 a2 84 80 	sta  %o0, [ %o2 ] #ASI_NUCLEUS_QUAD_LDD
40003144:	81 c3 e0 08 	retl 
40003148:	01 00 00 00 	nop 
4000314c:	d0 a2 84 a0 	sta  %o0, [ %o2 ] #ASI_QUEUE
40003150:	81 c3 e0 08 	retl 
40003154:	01 00 00 00 	nop 
40003158:	d0 a2 84 c0 	sta  %o0, [ %o2 ] #ASI_QUAD_LDD_PHYS_4V
4000315c:	81 c3 e0 08 	retl 
40003160:	01 00 00 00 	nop 
40003164:	d0 a2 84 e0 	sta  %o0, [ %o2 ] (39)
40003168:	81 c3 e0 08 	retl 
4000316c:	01 00 00 00 	nop 
40003170:	d0 a2 85 00 	sta  %o0, [ %o2 ] (40)
40003174:	81 c3 e0 08 	retl 
40003178:	01 00 00 00 	nop 
4000317c:	d0 a2 85 20 	sta  %o0, [ %o2 ] (41)
40003180:	81 c3 e0 08 	retl 
40003184:	01 00 00 00 	nop 
40003188:	d0 a2 85 40 	sta  %o0, [ %o2 ] (42)
4000318c:	81 c3 e0 08 	retl 
40003190:	01 00 00 00 	nop 
40003194:	d0 a2 85 60 	sta  %o0, [ %o2 ] (43)
40003198:	81 c3 e0 08 	retl 
4000319c:	01 00 00 00 	nop 
400031a0:	d0 a2 85 80 	sta  %o0, [ %o2 ] #ASI_NUCLEUS_QUAD_LDD_L
400031a4:	81 c3 e0 08 	retl 
400031a8:	01 00 00 00 	nop 
400031ac:	d0 a2 85 a0 	sta  %o0, [ %o2 ] (45)
400031b0:	81 c3 e0 08 	retl 
400031b4:	01 00 00 00 	nop 

400031b8 <__ajit_load_word_from_physical_address__>:
400031b8:	86 0a 20 0f 	and  %o0, 0xf, %g3
400031bc:	80 a0 e0 0f 	cmp  %g3, 0xf
400031c0:	08 80 00 05 	bleu  400031d4 <__ajit_load_word_from_physical_address__+0x1c>
400031c4:	83 28 e0 02 	sll  %g3, 2, %g1
400031c8:	d0 82 44 00 	lda  [ %o1 ] #ASI_SCRATCHPAD, %o0
400031cc:	81 c3 e0 08 	retl 
400031d0:	01 00 00 00 	nop 
400031d4:	05 10 00 0b 	sethi  %hi(0x40002c00), %g2
400031d8:	84 10 a0 ac 	or  %g2, 0xac, %g2	! 40002cac <fctprintf+0x70>
400031dc:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
400031e0:	81 c0 40 00 	jmp  %g1
400031e4:	01 00 00 00 	nop 
400031e8:	d0 82 45 c0 	lda  [ %o1 ] (46), %o0
400031ec:	81 c3 e0 08 	retl 
400031f0:	01 00 00 00 	nop 
400031f4:	d0 82 45 e0 	lda  [ %o1 ] (47), %o0
400031f8:	81 c3 e0 08 	retl 
400031fc:	01 00 00 00 	nop 
40003200:	d0 82 44 20 	lda  [ %o1 ] #ASI_MMU, %o0
40003204:	81 c3 e0 08 	retl 
40003208:	01 00 00 00 	nop 
4000320c:	d0 82 44 40 	lda  [ %o1 ] (34), %o0
40003210:	81 c3 e0 08 	retl 
40003214:	01 00 00 00 	nop 
40003218:	d0 82 44 60 	lda  [ %o1 ] #ASI_BLK_INIT_QUAD_LDD_AIUS, %o0
4000321c:	81 c3 e0 08 	retl 
40003220:	01 00 00 00 	nop 
40003224:	d0 82 44 80 	lda  [ %o1 ] #ASI_NUCLEUS_QUAD_LDD, %o0
40003228:	81 c3 e0 08 	retl 
4000322c:	01 00 00 00 	nop 
40003230:	d0 82 44 a0 	lda  [ %o1 ] #ASI_QUEUE, %o0
40003234:	81 c3 e0 08 	retl 
40003238:	01 00 00 00 	nop 
4000323c:	d0 82 44 c0 	lda  [ %o1 ] #ASI_QUAD_LDD_PHYS_4V, %o0
40003240:	81 c3 e0 08 	retl 
40003244:	01 00 00 00 	nop 
40003248:	d0 82 44 e0 	lda  [ %o1 ] (39), %o0
4000324c:	81 c3 e0 08 	retl 
40003250:	01 00 00 00 	nop 
40003254:	d0 82 45 00 	lda  [ %o1 ] (40), %o0
40003258:	81 c3 e0 08 	retl 
4000325c:	01 00 00 00 	nop 
40003260:	d0 82 45 20 	lda  [ %o1 ] (41), %o0
40003264:	81 c3 e0 08 	retl 
40003268:	01 00 00 00 	nop 
4000326c:	d0 82 45 40 	lda  [ %o1 ] (42), %o0
40003270:	81 c3 e0 08 	retl 
40003274:	01 00 00 00 	nop 
40003278:	d0 82 45 60 	lda  [ %o1 ] (43), %o0
4000327c:	81 c3 e0 08 	retl 
40003280:	01 00 00 00 	nop 
40003284:	d0 82 45 80 	lda  [ %o1 ] #ASI_NUCLEUS_QUAD_LDD_L, %o0
40003288:	81 c3 e0 08 	retl 
4000328c:	01 00 00 00 	nop 
40003290:	d0 82 45 a0 	lda  [ %o1 ] (45), %o0
40003294:	81 c3 e0 08 	retl 
40003298:	01 00 00 00 	nop 

4000329c <__ajit_load_word_mmu_reg__>:
4000329c:	d0 82 00 80 	lda  [ %o0 ] #ASI_N, %o0
400032a0:	81 c3 e0 08 	retl 
400032a4:	01 00 00 00 	nop 

400032a8 <__ajit_load_word_mmu_bypass__>:
400032a8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400032ac:	81 c3 e0 08 	retl 
400032b0:	01 00 00 00 	nop 

400032b4 <__ajit_flush_icache__>:
400032b4:	81 d8 20 00 	flush  %g0
400032b8:	81 c3 e0 08 	retl 
400032bc:	01 00 00 00 	nop 

400032c0 <__ajit_flush_dcache__>:
400032c0:	c0 a0 02 60 	sta  %g0, [ %g0 ] (19)
400032c4:	81 c3 e0 08 	retl 
400032c8:	01 00 00 00 	nop 

400032cc <__ajit_write_timer_control_register_via_bypass__>:
400032cc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400032d0:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe0890>
400032d4:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
400032d8:	81 c3 e0 08 	retl 
400032dc:	01 00 00 00 	nop 

400032e0 <__ajit_read_timer_control_register_via_bypass__>:
400032e0:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400032e4:	90 12 21 00 	or  %o0, 0x100, %o0	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe0890>
400032e8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400032ec:	81 c3 e0 08 	retl 
400032f0:	01 00 00 00 	nop 

400032f4 <__ajit_write_timer_control_register_via_vmap__>:
400032f4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400032f8:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe0890>
400032fc:	81 c3 e0 08 	retl 
40003300:	d0 20 40 00 	st  %o0, [ %g1 ]

40003304 <__ajit_read_timer_control_register_via_vmap__>:
40003304:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003308:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <ajit_global_sw_trap_handlers+0xbffe0890>
4000330c:	81 c3 e0 08 	retl 
40003310:	d0 00 40 00 	ld  [ %g1 ], %o0

40003314 <__ajit_write_serial_control_register_via_bypass__>:
40003314:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003318:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe0990>
4000331c:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003320:	81 c3 e0 08 	retl 
40003324:	01 00 00 00 	nop 

40003328 <__ajit_read_serial_control_register_via_bypass__>:
40003328:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
4000332c:	90 12 22 00 	or  %o0, 0x200, %o0	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe0990>
40003330:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003334:	81 c3 e0 08 	retl 
40003338:	01 00 00 00 	nop 

4000333c <__ajit_write_serial_tx_register_via_bypass__>:
4000333c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003340:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe0994>
40003344:	d0 a8 44 00 	stba  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003348:	81 c3 e0 08 	retl 
4000334c:	01 00 00 00 	nop 

40003350 <__ajit_read_serial_tx_register_via_bypass__>:
40003350:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003354:	90 12 22 04 	or  %o0, 0x204, %o0	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe0994>
40003358:	d0 8a 04 00 	lduba  [ %o0 ] #ASI_SCRATCHPAD, %o0
4000335c:	81 c3 e0 08 	retl 
40003360:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003364 <__ajit_read_serial_rx_register_via_bypass__>:
40003364:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003368:	90 12 22 08 	or  %o0, 0x208, %o0	! ffff3208 <ajit_global_sw_trap_handlers+0xbffe0998>
4000336c:	d0 8a 04 00 	lduba  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003370:	81 c3 e0 08 	retl 
40003374:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003378 <__ajit_write_serial_baud_limit_register_via_bypass__>:
40003378:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000337c:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffe099c>
40003380:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003384:	81 c3 e0 08 	retl 
40003388:	01 00 00 00 	nop 

4000338c <__ajit_read_serial_baud_limit_register_via_bypass__>:
4000338c:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003390:	90 12 22 0c 	or  %o0, 0x20c, %o0	! ffff320c <ajit_global_sw_trap_handlers+0xbffe099c>
40003394:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003398:	81 c3 e0 08 	retl 
4000339c:	01 00 00 00 	nop 

400033a0 <__ajit_write_serial_baud_frequency_register_via_bypass__>:
400033a0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400033a4:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe09a0>
400033a8:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
400033ac:	81 c3 e0 08 	retl 
400033b0:	01 00 00 00 	nop 

400033b4 <__ajit_read_serial_baud_frequency_register_via_bypass__>:
400033b4:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400033b8:	90 12 22 10 	or  %o0, 0x210, %o0	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe09a0>
400033bc:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400033c0:	81 c3 e0 08 	retl 
400033c4:	01 00 00 00 	nop 

400033c8 <__ajit_serial_set_baudrate_via_bypass__>:
400033c8:	91 2a 20 04 	sll  %o0, 4, %o0
400033cc:	80 a2 00 09 	cmp  %o0, %o1
400033d0:	1a 80 00 25 	bcc  40003464 <__ajit_serial_set_baudrate_via_bypass__+0x9c>
400033d4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400033d8:	80 a2 20 00 	cmp  %o0, 0
400033dc:	22 80 00 23 	be,a   40003468 <__ajit_serial_set_baudrate_via_bypass__+0xa0>
400033e0:	84 10 20 00 	clr  %g2
400033e4:	84 10 00 09 	mov  %o1, %g2
400033e8:	10 80 00 03 	b  400033f4 <__ajit_serial_set_baudrate_via_bypass__+0x2c>
400033ec:	82 10 00 08 	mov  %o0, %g1
400033f0:	82 10 00 03 	mov  %g3, %g1
400033f4:	81 80 20 00 	mov  %g0, %y
400033f8:	01 00 00 00 	nop 
400033fc:	01 00 00 00 	nop 
40003400:	01 00 00 00 	nop 
40003404:	86 70 80 01 	udiv  %g2, %g1, %g3
40003408:	86 58 c0 01 	smul  %g3, %g1, %g3
4000340c:	86 20 80 03 	sub  %g2, %g3, %g3
40003410:	80 a0 e0 00 	cmp  %g3, 0
40003414:	12 bf ff f7 	bne  400033f0 <__ajit_serial_set_baudrate_via_bypass__+0x28>
40003418:	84 10 00 01 	mov  %g1, %g2
4000341c:	81 80 20 00 	mov  %g0, %y
40003420:	01 00 00 00 	nop 
40003424:	01 00 00 00 	nop 
40003428:	01 00 00 00 	nop 
4000342c:	84 72 00 01 	udiv  %o0, %g1, %g2
40003430:	81 80 20 00 	mov  %g0, %y
40003434:	01 00 00 00 	nop 
40003438:	01 00 00 00 	nop 
4000343c:	01 00 00 00 	nop 
40003440:	86 72 40 01 	udiv  %o1, %g1, %g3
40003444:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003448:	86 20 c0 02 	sub  %g3, %g2, %g3
4000344c:	88 10 62 0c 	or  %g1, 0x20c, %g4
40003450:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003454:	82 10 62 10 	or  %g1, 0x210, %g1
40003458:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
4000345c:	81 c3 e0 08 	retl 
40003460:	01 00 00 00 	nop 
40003464:	84 10 20 00 	clr  %g2	! 0 <__DYNAMIC>
40003468:	86 10 20 00 	clr  %g3
4000346c:	88 10 62 0c 	or  %g1, 0x20c, %g4
40003470:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
40003474:	82 10 62 10 	or  %g1, 0x210, %g1
40003478:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
4000347c:	81 c3 e0 08 	retl 
40003480:	01 00 00 00 	nop 

40003484 <__ajit_write_serial_control_register_via_vmap__>:
40003484:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003488:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe0990>
4000348c:	81 c3 e0 08 	retl 
40003490:	d0 20 40 00 	st  %o0, [ %g1 ]

40003494 <__ajit_read_serial_control_register_via_vmap__>:
40003494:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003498:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <ajit_global_sw_trap_handlers+0xbffe0990>
4000349c:	81 c3 e0 08 	retl 
400034a0:	d0 08 40 00 	ldub  [ %g1 ], %o0

400034a4 <__ajit_write_serial_tx_register_via_vmap__>:
400034a4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400034a8:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe0994>
400034ac:	81 c3 e0 08 	retl 
400034b0:	d0 28 40 00 	stb  %o0, [ %g1 ]

400034b4 <__ajit_read_serial_tx_register_via_vmap__>:
400034b4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400034b8:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <ajit_global_sw_trap_handlers+0xbffe0994>
400034bc:	81 c3 e0 08 	retl 
400034c0:	d0 08 40 00 	ldub  [ %g1 ], %o0

400034c4 <__ajit_read_serial_rx_register_via_vmap__>:
400034c4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400034c8:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <ajit_global_sw_trap_handlers+0xbffe0998>
400034cc:	81 c3 e0 08 	retl 
400034d0:	d0 08 40 00 	ldub  [ %g1 ], %o0

400034d4 <__ajit_serial_set_baudrate_via_vmap__>:
400034d4:	91 2a 20 04 	sll  %o0, 4, %o0
400034d8:	80 a2 00 09 	cmp  %o0, %o1
400034dc:	1a 80 00 24 	bcc  4000356c <__ajit_serial_set_baudrate_via_vmap__+0x98>
400034e0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400034e4:	80 a2 20 00 	cmp  %o0, 0
400034e8:	02 80 00 22 	be  40003570 <__ajit_serial_set_baudrate_via_vmap__+0x9c>
400034ec:	88 10 20 00 	clr  %g4
400034f0:	84 10 00 09 	mov  %o1, %g2
400034f4:	10 80 00 03 	b  40003500 <__ajit_serial_set_baudrate_via_vmap__+0x2c>
400034f8:	82 10 00 08 	mov  %o0, %g1
400034fc:	82 10 00 03 	mov  %g3, %g1
40003500:	81 80 20 00 	mov  %g0, %y
40003504:	01 00 00 00 	nop 
40003508:	01 00 00 00 	nop 
4000350c:	01 00 00 00 	nop 
40003510:	86 70 80 01 	udiv  %g2, %g1, %g3
40003514:	86 58 c0 01 	smul  %g3, %g1, %g3
40003518:	86 20 80 03 	sub  %g2, %g3, %g3
4000351c:	80 a0 e0 00 	cmp  %g3, 0
40003520:	12 bf ff f7 	bne  400034fc <__ajit_serial_set_baudrate_via_vmap__+0x28>
40003524:	84 10 00 01 	mov  %g1, %g2
40003528:	81 80 20 00 	mov  %g0, %y
4000352c:	01 00 00 00 	nop 
40003530:	01 00 00 00 	nop 
40003534:	01 00 00 00 	nop 
40003538:	84 72 00 01 	udiv  %o0, %g1, %g2
4000353c:	81 80 20 00 	mov  %g0, %y
40003540:	01 00 00 00 	nop 
40003544:	01 00 00 00 	nop 
40003548:	01 00 00 00 	nop 
4000354c:	88 72 40 01 	udiv  %o1, %g1, %g4
40003550:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003554:	88 21 00 02 	sub  %g4, %g2, %g4
40003558:	86 10 62 0c 	or  %g1, 0x20c, %g3
4000355c:	c8 20 c0 00 	st  %g4, [ %g3 ]
40003560:	82 10 62 10 	or  %g1, 0x210, %g1
40003564:	81 c3 e0 08 	retl 
40003568:	c4 20 40 00 	st  %g2, [ %g1 ]
4000356c:	88 10 20 00 	clr  %g4
40003570:	86 10 62 0c 	or  %g1, 0x20c, %g3
40003574:	c8 20 c0 00 	st  %g4, [ %g3 ]
40003578:	84 10 20 00 	clr  %g2
4000357c:	82 10 62 10 	or  %g1, 0x210, %g1
40003580:	81 c3 e0 08 	retl 
40003584:	c4 20 40 00 	st  %g2, [ %g1 ]

40003588 <__ajit_read_serial_baud_limit_register_via_vmap__>:
40003588:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000358c:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffe099c>
40003590:	81 c3 e0 08 	retl 
40003594:	d0 00 40 00 	ld  [ %g1 ], %o0

40003598 <__ajit_write_serial_baud_limit_register_via_vmap__>:
40003598:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000359c:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <ajit_global_sw_trap_handlers+0xbffe099c>
400035a0:	81 c3 e0 08 	retl 
400035a4:	d0 20 40 00 	st  %o0, [ %g1 ]

400035a8 <__ajit_read_serial_baud_frequency_register_via_vmap__>:
400035a8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400035ac:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe09a0>
400035b0:	81 c3 e0 08 	retl 
400035b4:	d0 00 40 00 	ld  [ %g1 ], %o0

400035b8 <__ajit_write_serial_baud_frequency_register_via_vmap__>:
400035b8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400035bc:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <ajit_global_sw_trap_handlers+0xbffe09a0>
400035c0:	81 c3 e0 08 	retl 
400035c4:	d0 20 40 00 	st  %o0, [ %g1 ]

400035c8 <calculate_baud_control_values_for_uart>:
400035c8:	91 2a 20 04 	sll  %o0, 4, %o0
400035cc:	80 a2 00 09 	cmp  %o0, %o1
400035d0:	1a 80 00 05 	bcc  400035e4 <calculate_baud_control_values_for_uart+0x1c>
400035d4:	c0 22 80 00 	clr  [ %o2 ]
400035d8:	82 92 20 00 	orcc  %o0, 0, %g1
400035dc:	12 80 00 05 	bne  400035f0 <calculate_baud_control_values_for_uart+0x28>
400035e0:	84 10 00 09 	mov  %o1, %g2
400035e4:	81 c3 e0 08 	retl 
400035e8:	c0 22 c0 00 	clr  [ %o3 ]
400035ec:	82 10 00 03 	mov  %g3, %g1
400035f0:	81 80 20 00 	mov  %g0, %y
400035f4:	01 00 00 00 	nop 
400035f8:	01 00 00 00 	nop 
400035fc:	01 00 00 00 	nop 
40003600:	86 70 80 01 	udiv  %g2, %g1, %g3
40003604:	86 58 c0 01 	smul  %g3, %g1, %g3
40003608:	86 20 80 03 	sub  %g2, %g3, %g3
4000360c:	80 a0 e0 00 	cmp  %g3, 0
40003610:	12 bf ff f7 	bne  400035ec <calculate_baud_control_values_for_uart+0x24>
40003614:	84 10 00 01 	mov  %g1, %g2
40003618:	81 80 20 00 	mov  %g0, %y
4000361c:	01 00 00 00 	nop 
40003620:	01 00 00 00 	nop 
40003624:	01 00 00 00 	nop 
40003628:	84 72 00 01 	udiv  %o0, %g1, %g2
4000362c:	c4 22 c0 00 	st  %g2, [ %o3 ]
40003630:	81 80 20 00 	mov  %g0, %y
40003634:	01 00 00 00 	nop 
40003638:	01 00 00 00 	nop 
4000363c:	01 00 00 00 	nop 
40003640:	86 72 40 01 	udiv  %o1, %g1, %g3
40003644:	84 20 c0 02 	sub  %g3, %g2, %g2
40003648:	81 c3 e0 08 	retl 
4000364c:	c4 22 80 00 	st  %g2, [ %o2 ]

40003650 <__ajit_serial_configure_inner__>:
40003650:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40003654:	80 a2 60 00 	cmp  %o1, 0
40003658:	12 80 00 03 	bne  40003664 <__ajit_serial_configure_inner__+0x14>
4000365c:	82 10 a2 40 	or  %g2, 0x240, %g1
40003660:	82 10 a2 00 	or  %g2, 0x200, %g1
40003664:	80 a2 20 00 	cmp  %o0, 0
40003668:	02 80 00 15 	be  400036bc <__ajit_serial_configure_inner__+0x6c>
4000366c:	01 00 00 00 	nop 
40003670:	c4 00 40 00 	ld  [ %g1 ], %g2
40003674:	80 a2 a0 00 	cmp  %o2, 0
40003678:	02 80 00 03 	be  40003684 <__ajit_serial_configure_inner__+0x34>
4000367c:	86 08 bf fe 	and  %g2, -2, %g3
40003680:	86 10 a0 01 	or  %g2, 1, %g3
40003684:	80 a2 e0 00 	cmp  %o3, 0
40003688:	02 80 00 03 	be  40003694 <__ajit_serial_configure_inner__+0x44>
4000368c:	84 08 ff fd 	and  %g3, -3, %g2
40003690:	84 10 e0 02 	or  %g3, 2, %g2
40003694:	80 a3 20 00 	cmp  %o4, 0
40003698:	02 80 00 03 	be  400036a4 <__ajit_serial_configure_inner__+0x54>
4000369c:	86 08 bf fb 	and  %g2, -5, %g3
400036a0:	86 10 a0 04 	or  %g2, 4, %g3
400036a4:	80 a2 20 00 	cmp  %o0, 0
400036a8:	12 80 00 08 	bne  400036c8 <__ajit_serial_configure_inner__+0x78>
400036ac:	01 00 00 00 	nop 
400036b0:	c6 a0 44 00 	sta  %g3, [ %g1 ] #ASI_SCRATCHPAD
400036b4:	81 c3 e0 08 	retl 
400036b8:	01 00 00 00 	nop 
400036bc:	c4 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g2
400036c0:	10 bf ff ee 	b  40003678 <__ajit_serial_configure_inner__+0x28>
400036c4:	80 a2 a0 00 	cmp  %o2, 0
400036c8:	81 c3 e0 08 	retl 
400036cc:	c6 20 40 00 	st  %g3, [ %g1 ]

400036d0 <__ajit_serial_configure_via_vmap__>:
400036d0:	82 10 00 08 	mov  %o0, %g1
400036d4:	96 10 00 09 	mov  %o1, %o3
400036d8:	98 10 00 0a 	mov  %o2, %o4
400036dc:	90 10 20 01 	mov  1, %o0
400036e0:	92 10 20 00 	clr  %o1
400036e4:	94 10 00 01 	mov  %g1, %o2
400036e8:	82 13 c0 00 	mov  %o7, %g1
400036ec:	7f ff ff d9 	call  40003650 <__ajit_serial_configure_inner__>
400036f0:	9e 10 40 00 	mov  %g1, %o7

400036f4 <__ajit_serial_configure_via_bypass__>:
400036f4:	82 10 00 08 	mov  %o0, %g1
400036f8:	96 10 00 09 	mov  %o1, %o3
400036fc:	98 10 00 0a 	mov  %o2, %o4
40003700:	90 10 20 00 	clr  %o0
40003704:	92 10 20 00 	clr  %o1
40003708:	94 10 00 01 	mov  %g1, %o2
4000370c:	82 13 c0 00 	mov  %o7, %g1
40003710:	7f ff ff d0 	call  40003650 <__ajit_serial_configure_inner__>
40003714:	9e 10 40 00 	mov  %g1, %o7

40003718 <__ajit_serial_set_baudrate_inner__>:
40003718:	95 2a a0 04 	sll  %o2, 4, %o2
4000371c:	80 a2 80 0b 	cmp  %o2, %o3
40003720:	1a 80 00 06 	bcc  40003738 <__ajit_serial_set_baudrate_inner__+0x20>
40003724:	84 10 20 00 	clr  %g2
40003728:	80 a2 a0 00 	cmp  %o2, 0
4000372c:	12 80 00 0f 	bne  40003768 <__ajit_serial_set_baudrate_inner__+0x50>
40003730:	84 10 00 0b 	mov  %o3, %g2
40003734:	84 10 20 00 	clr  %g2
40003738:	86 10 20 00 	clr  %g3
4000373c:	80 a2 60 00 	cmp  %o1, 0
40003740:	02 80 00 25 	be  400037d4 <__ajit_serial_set_baudrate_inner__+0xbc>
40003744:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003748:	88 10 62 4c 	or  %g1, 0x24c, %g4	! ffff324c <ajit_global_sw_trap_handlers+0xbffe09dc>
4000374c:	80 a2 20 00 	cmp  %o0, 0
40003750:	12 80 00 25 	bne  400037e4 <__ajit_serial_set_baudrate_inner__+0xcc>
40003754:	82 10 62 50 	or  %g1, 0x250, %g1
40003758:	c6 a1 04 00 	sta  %g3, [ %g4 ] #ASI_SCRATCHPAD
4000375c:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003760:	81 c3 e0 08 	retl 
40003764:	01 00 00 00 	nop 
40003768:	10 80 00 03 	b  40003774 <__ajit_serial_set_baudrate_inner__+0x5c>
4000376c:	82 10 00 0a 	mov  %o2, %g1
40003770:	82 10 00 03 	mov  %g3, %g1
40003774:	81 80 20 00 	mov  %g0, %y
40003778:	01 00 00 00 	nop 
4000377c:	01 00 00 00 	nop 
40003780:	01 00 00 00 	nop 
40003784:	86 70 80 01 	udiv  %g2, %g1, %g3
40003788:	86 58 c0 01 	smul  %g3, %g1, %g3
4000378c:	86 20 80 03 	sub  %g2, %g3, %g3
40003790:	80 a0 e0 00 	cmp  %g3, 0
40003794:	12 bf ff f7 	bne  40003770 <__ajit_serial_set_baudrate_inner__+0x58>
40003798:	84 10 00 01 	mov  %g1, %g2
4000379c:	81 80 20 00 	mov  %g0, %y
400037a0:	01 00 00 00 	nop 
400037a4:	01 00 00 00 	nop 
400037a8:	01 00 00 00 	nop 
400037ac:	84 72 80 01 	udiv  %o2, %g1, %g2
400037b0:	81 80 20 00 	mov  %g0, %y
400037b4:	01 00 00 00 	nop 
400037b8:	01 00 00 00 	nop 
400037bc:	01 00 00 00 	nop 
400037c0:	86 72 c0 01 	udiv  %o3, %g1, %g3
400037c4:	80 a2 60 00 	cmp  %o1, 0
400037c8:	86 20 c0 02 	sub  %g3, %g2, %g3
400037cc:	12 bf ff df 	bne  40003748 <__ajit_serial_set_baudrate_inner__+0x30>
400037d0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400037d4:	88 10 62 0c 	or  %g1, 0x20c, %g4	! ffff320c <ajit_global_sw_trap_handlers+0xbffe099c>
400037d8:	80 a2 20 00 	cmp  %o0, 0
400037dc:	02 bf ff df 	be  40003758 <__ajit_serial_set_baudrate_inner__+0x40>
400037e0:	82 10 62 10 	or  %g1, 0x210, %g1
400037e4:	c6 21 00 00 	st  %g3, [ %g4 ]
400037e8:	81 c3 e0 08 	retl 
400037ec:	c4 20 40 00 	st  %g2, [ %g1 ]

400037f0 <__ajit_serial_putchar_inner__>:
400037f0:	84 10 00 08 	mov  %o0, %g2
400037f4:	80 a2 60 00 	cmp  %o1, 0
400037f8:	02 80 00 17 	be  40003854 <__ajit_serial_putchar_inner__+0x64>
400037fc:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003800:	82 10 e2 40 	or  %g3, 0x240, %g1	! ffff3240 <ajit_global_sw_trap_handlers+0xbffe09d0>
40003804:	86 10 e2 44 	or  %g3, 0x244, %g3
40003808:	80 a0 a0 00 	cmp  %g2, 0
4000380c:	02 80 00 0f 	be  40003848 <__ajit_serial_putchar_inner__+0x58>
40003810:	01 00 00 00 	nop 
40003814:	c2 00 40 00 	ld  [ %g1 ], %g1
40003818:	80 88 60 01 	btst  1, %g1
4000381c:	02 80 00 09 	be  40003840 <__ajit_serial_putchar_inner__+0x50>
40003820:	90 10 20 00 	clr  %o0
40003824:	80 88 60 08 	btst  8, %g1
40003828:	12 80 00 06 	bne  40003840 <__ajit_serial_putchar_inner__+0x50>
4000382c:	80 a0 a0 00 	cmp  %g2, 0
40003830:	32 80 00 0c 	bne,a   40003860 <__ajit_serial_putchar_inner__+0x70>
40003834:	d4 28 c0 00 	stb  %o2, [ %g3 ]
40003838:	d4 a8 c4 00 	stba  %o2, [ %g3 ] #ASI_SCRATCHPAD
4000383c:	90 10 20 01 	mov  1, %o0
40003840:	81 c3 e0 08 	retl 
40003844:	01 00 00 00 	nop 
40003848:	c2 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g1
4000384c:	10 bf ff f4 	b  4000381c <__ajit_serial_putchar_inner__+0x2c>
40003850:	80 88 60 01 	btst  1, %g1
40003854:	82 10 e2 00 	or  %g3, 0x200, %g1
40003858:	10 bf ff ec 	b  40003808 <__ajit_serial_putchar_inner__+0x18>
4000385c:	86 10 e2 04 	or  %g3, 0x204, %g3
40003860:	81 c3 e0 08 	retl 
40003864:	90 10 20 01 	mov  1, %o0

40003868 <__ajit_serial_putchar_via_vmap__>:
40003868:	94 10 00 08 	mov  %o0, %o2
4000386c:	92 10 20 00 	clr  %o1
40003870:	90 10 20 01 	mov  1, %o0
40003874:	82 13 c0 00 	mov  %o7, %g1
40003878:	7f ff ff de 	call  400037f0 <__ajit_serial_putchar_inner__>
4000387c:	9e 10 40 00 	mov  %g1, %o7

40003880 <__ajit_serial_putchar_via_bypass__>:
40003880:	94 10 00 08 	mov  %o0, %o2
40003884:	92 10 20 00 	clr  %o1
40003888:	90 10 20 00 	clr  %o0
4000388c:	82 13 c0 00 	mov  %o7, %g1
40003890:	7f ff ff d8 	call  400037f0 <__ajit_serial_putchar_inner__>
40003894:	9e 10 40 00 	mov  %g1, %o7

40003898 <__ajit_serial_getchar_inner__>:
40003898:	80 a2 60 00 	cmp  %o1, 0
4000389c:	02 80 00 0f 	be  400038d8 <__ajit_serial_getchar_inner__+0x40>
400038a0:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
400038a4:	82 10 a2 40 	or  %g2, 0x240, %g1	! ffff3240 <ajit_global_sw_trap_handlers+0xbffe09d0>
400038a8:	80 a2 20 00 	cmp  %o0, 0
400038ac:	02 80 00 0f 	be  400038e8 <__ajit_serial_getchar_inner__+0x50>
400038b0:	84 10 a2 48 	or  %g2, 0x248, %g2
400038b4:	c2 00 40 00 	ld  [ %g1 ], %g1
400038b8:	82 08 60 12 	and  %g1, 0x12, %g1
400038bc:	80 a0 60 12 	cmp  %g1, 0x12
400038c0:	12 80 00 13 	bne  4000390c <__ajit_serial_getchar_inner__+0x74>
400038c4:	01 00 00 00 	nop 
400038c8:	c2 08 80 00 	ldub  [ %g2 ], %g1
400038cc:	90 10 20 01 	mov  1, %o0
400038d0:	81 c3 e0 08 	retl 
400038d4:	c2 2a 80 00 	stb  %g1, [ %o2 ]
400038d8:	82 10 a2 00 	or  %g2, 0x200, %g1
400038dc:	80 a2 20 00 	cmp  %o0, 0
400038e0:	12 bf ff f5 	bne  400038b4 <__ajit_serial_getchar_inner__+0x1c>
400038e4:	84 10 a2 08 	or  %g2, 0x208, %g2
400038e8:	c2 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g1
400038ec:	82 08 60 12 	and  %g1, 0x12, %g1
400038f0:	80 a0 60 12 	cmp  %g1, 0x12
400038f4:	12 80 00 06 	bne  4000390c <__ajit_serial_getchar_inner__+0x74>
400038f8:	01 00 00 00 	nop 
400038fc:	c4 88 84 00 	lduba  [ %g2 ] #ASI_SCRATCHPAD, %g2
40003900:	90 10 20 01 	mov  1, %o0
40003904:	81 c3 e0 08 	retl 
40003908:	c4 2a 80 00 	stb  %g2, [ %o2 ]
4000390c:	81 c3 e0 08 	retl 
40003910:	90 10 20 00 	clr  %o0

40003914 <__ajit_serial_getchar_via_vmap__>:
40003914:	9d e3 bf 98 	save  %sp, -104, %sp
40003918:	90 10 20 01 	mov  1, %o0
4000391c:	92 10 20 00 	clr  %o1
40003920:	7f ff ff de 	call  40003898 <__ajit_serial_getchar_inner__>
40003924:	94 07 bf ff 	add  %fp, -1, %o2
40003928:	80 a2 20 00 	cmp  %o0, 0
4000392c:	22 bf ff fc 	be,a   4000391c <__ajit_serial_getchar_via_vmap__+0x8>
40003930:	90 10 20 01 	mov  1, %o0
40003934:	f0 4f bf ff 	ldsb  [ %fp + -1 ], %i0
40003938:	81 c7 e0 08 	ret 
4000393c:	81 e8 00 00 	restore 

40003940 <__ajit_serial_getchar_via_bypass__>:
40003940:	9d e3 bf 98 	save  %sp, -104, %sp
40003944:	90 10 20 00 	clr  %o0
40003948:	92 10 20 00 	clr  %o1
4000394c:	7f ff ff d3 	call  40003898 <__ajit_serial_getchar_inner__>
40003950:	94 07 bf ff 	add  %fp, -1, %o2
40003954:	80 a2 20 00 	cmp  %o0, 0
40003958:	22 bf ff fc 	be,a   40003948 <__ajit_serial_getchar_via_bypass__+0x8>
4000395c:	90 10 20 00 	clr  %o0
40003960:	f0 4f bf ff 	ldsb  [ %fp + -1 ], %i0
40003964:	81 c7 e0 08 	ret 
40003968:	81 e8 00 00 	restore 

4000396c <__ajit_serial_puts_inner__>:
4000396c:	9d e3 bf a0 	save  %sp, -96, %sp
40003970:	80 a6 e0 00 	cmp  %i3, 0
40003974:	02 80 00 1a 	be  400039dc <__ajit_serial_puts_inner__+0x70>
40003978:	01 00 00 00 	nop 
4000397c:	d4 0e 80 00 	ldub  [ %i2 ], %o2
40003980:	95 2a a0 18 	sll  %o2, 0x18, %o2
40003984:	80 a2 a0 00 	cmp  %o2, 0
40003988:	02 80 00 15 	be  400039dc <__ajit_serial_puts_inner__+0x70>
4000398c:	ba 06 a0 01 	add  %i2, 1, %i5
40003990:	10 80 00 03 	b  4000399c <__ajit_serial_puts_inner__+0x30>
40003994:	b8 06 80 1b 	add  %i2, %i3, %i4
40003998:	95 2a a0 18 	sll  %o2, 0x18, %o2
4000399c:	95 3a a0 18 	sra  %o2, 0x18, %o2
400039a0:	90 10 00 18 	mov  %i0, %o0
400039a4:	7f ff ff 93 	call  400037f0 <__ajit_serial_putchar_inner__>
400039a8:	92 10 00 19 	mov  %i1, %o1
400039ac:	80 a2 20 00 	cmp  %o0, 0
400039b0:	22 bf ff fa 	be,a   40003998 <__ajit_serial_puts_inner__+0x2c>
400039b4:	d4 0e 80 00 	ldub  [ %i2 ], %o2
400039b8:	80 a7 40 1c 	cmp  %i5, %i4
400039bc:	02 80 00 08 	be  400039dc <__ajit_serial_puts_inner__+0x70>
400039c0:	b4 10 00 1d 	mov  %i5, %i2
400039c4:	ba 07 60 01 	inc  %i5
400039c8:	d4 0f 7f ff 	ldub  [ %i5 + -1 ], %o2
400039cc:	95 2a a0 18 	sll  %o2, 0x18, %o2
400039d0:	80 a2 a0 00 	cmp  %o2, 0
400039d4:	12 bf ff f3 	bne  400039a0 <__ajit_serial_puts_inner__+0x34>
400039d8:	95 3a a0 18 	sra  %o2, 0x18, %o2
400039dc:	81 c7 e0 08 	ret 
400039e0:	81 e8 00 00 	restore 

400039e4 <__ajit_serial_puts_via_vmap__>:
400039e4:	94 10 00 08 	mov  %o0, %o2
400039e8:	96 10 00 09 	mov  %o1, %o3
400039ec:	90 10 20 01 	mov  1, %o0
400039f0:	92 10 20 00 	clr  %o1
400039f4:	82 13 c0 00 	mov  %o7, %g1
400039f8:	7f ff ff dd 	call  4000396c <__ajit_serial_puts_inner__>
400039fc:	9e 10 40 00 	mov  %g1, %o7

40003a00 <__ajit_serial_puts_via_bypass__>:
40003a00:	94 10 00 08 	mov  %o0, %o2
40003a04:	96 10 00 09 	mov  %o1, %o3
40003a08:	90 10 20 00 	clr  %o0
40003a0c:	92 10 20 00 	clr  %o1
40003a10:	82 13 c0 00 	mov  %o7, %g1
40003a14:	7f ff ff d6 	call  4000396c <__ajit_serial_puts_inner__>
40003a18:	9e 10 40 00 	mov  %g1, %o7

40003a1c <__ajit_serial_gets_inner__>:
40003a1c:	9d e3 bf 98 	save  %sp, -104, %sp
40003a20:	80 a6 e0 01 	cmp  %i3, 1
40003a24:	22 80 00 18 	be,a   40003a84 <__ajit_serial_gets_inner__+0x68>
40003a28:	b6 06 80 1b 	add  %i2, %i3, %i3
40003a2c:	a0 06 ff ff 	add  %i3, -1, %l0
40003a30:	b8 10 20 00 	clr  %i4
40003a34:	ba 10 20 00 	clr  %i5
40003a38:	c0 2f bf ff 	clrb  [ %fp + -1 ]
40003a3c:	90 10 00 18 	mov  %i0, %o0
40003a40:	92 10 00 19 	mov  %i1, %o1
40003a44:	7f ff ff 95 	call  40003898 <__ajit_serial_getchar_inner__>
40003a48:	94 07 bf ff 	add  %fp, -1, %o2
40003a4c:	80 a2 20 00 	cmp  %o0, 0
40003a50:	22 bf ff fc 	be,a   40003a40 <__ajit_serial_gets_inner__+0x24>
40003a54:	90 10 00 18 	mov  %i0, %o0
40003a58:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40003a5c:	c2 2e 80 1c 	stb  %g1, [ %i2 + %i4 ]
40003a60:	83 28 60 18 	sll  %g1, 0x18, %g1
40003a64:	80 a0 60 00 	cmp  %g1, 0
40003a68:	22 80 00 07 	be,a   40003a84 <__ajit_serial_gets_inner__+0x68>
40003a6c:	b6 06 80 1b 	add  %i2, %i3, %i3
40003a70:	ba 07 60 01 	inc  %i5
40003a74:	80 a7 40 10 	cmp  %i5, %l0
40003a78:	12 bf ff f0 	bne  40003a38 <__ajit_serial_gets_inner__+0x1c>
40003a7c:	b8 10 00 1d 	mov  %i5, %i4
40003a80:	b6 06 80 1b 	add  %i2, %i3, %i3
40003a84:	c0 2e ff ff 	clrb  [ %i3 + -1 ]
40003a88:	81 c7 e0 08 	ret 
40003a8c:	81 e8 00 00 	restore 

40003a90 <__ajit_serial_gets_via_vmap__>:
40003a90:	94 10 00 08 	mov  %o0, %o2
40003a94:	96 10 00 09 	mov  %o1, %o3
40003a98:	90 10 20 01 	mov  1, %o0
40003a9c:	92 10 20 00 	clr  %o1
40003aa0:	82 13 c0 00 	mov  %o7, %g1
40003aa4:	7f ff ff de 	call  40003a1c <__ajit_serial_gets_inner__>
40003aa8:	9e 10 40 00 	mov  %g1, %o7

40003aac <__ajit_serial_gets_via_bypass__>:
40003aac:	94 10 00 08 	mov  %o0, %o2
40003ab0:	96 10 00 09 	mov  %o1, %o3
40003ab4:	90 10 20 00 	clr  %o0
40003ab8:	92 10 20 00 	clr  %o1
40003abc:	82 13 c0 00 	mov  %o7, %g1
40003ac0:	7f ff ff d7 	call  40003a1c <__ajit_serial_gets_inner__>
40003ac4:	9e 10 40 00 	mov  %g1, %o7

40003ac8 <__ajit_serial_set_uart_reset_inner__>:
40003ac8:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40003acc:	80 a2 60 00 	cmp  %o1, 0
40003ad0:	12 80 00 03 	bne  40003adc <__ajit_serial_set_uart_reset_inner__+0x14>
40003ad4:	82 10 a2 40 	or  %g2, 0x240, %g1
40003ad8:	82 10 a2 00 	or  %g2, 0x200, %g1
40003adc:	80 a2 20 00 	cmp  %o0, 0
40003ae0:	02 80 00 0d 	be  40003b14 <__ajit_serial_set_uart_reset_inner__+0x4c>
40003ae4:	01 00 00 00 	nop 
40003ae8:	c6 00 40 00 	ld  [ %g1 ], %g3
40003aec:	80 a2 a0 00 	cmp  %o2, 0
40003af0:	12 80 00 03 	bne  40003afc <__ajit_serial_set_uart_reset_inner__+0x34>
40003af4:	84 10 e0 20 	or  %g3, 0x20, %g2
40003af8:	84 08 ff df 	and  %g3, -33, %g2
40003afc:	80 a2 20 00 	cmp  %o0, 0
40003b00:	12 80 00 08 	bne  40003b20 <__ajit_serial_set_uart_reset_inner__+0x58>
40003b04:	01 00 00 00 	nop 
40003b08:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003b0c:	81 c3 e0 08 	retl 
40003b10:	01 00 00 00 	nop 
40003b14:	c6 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g3
40003b18:	10 bf ff f6 	b  40003af0 <__ajit_serial_set_uart_reset_inner__+0x28>
40003b1c:	80 a2 a0 00 	cmp  %o2, 0
40003b20:	81 c3 e0 08 	retl 
40003b24:	c4 20 40 00 	st  %g2, [ %g1 ]

40003b28 <__ajit_serial_set_uart_reset_via_vmap__>:
40003b28:	94 10 00 08 	mov  %o0, %o2
40003b2c:	92 10 20 00 	clr  %o1
40003b30:	90 10 20 01 	mov  1, %o0
40003b34:	82 13 c0 00 	mov  %o7, %g1
40003b38:	7f ff ff e4 	call  40003ac8 <__ajit_serial_set_uart_reset_inner__>
40003b3c:	9e 10 40 00 	mov  %g1, %o7

40003b40 <__ajit_serial_set_uart_reset_via_bypass__>:
40003b40:	94 10 00 08 	mov  %o0, %o2
40003b44:	92 10 20 00 	clr  %o1
40003b48:	90 10 20 00 	clr  %o0
40003b4c:	82 13 c0 00 	mov  %o7, %g1
40003b50:	7f ff ff de 	call  40003ac8 <__ajit_serial_set_uart_reset_inner__>
40003b54:	9e 10 40 00 	mov  %g1, %o7

40003b58 <__ajit_write_irc_control_register_via_bypass__>:
40003b58:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b5c:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003b60:	81 c3 e0 08 	retl 
40003b64:	01 00 00 00 	nop 

40003b68 <__ajit_read_irc_control_register_via_bypass__>:
40003b68:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003b6c:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003b70:	81 c3 e0 08 	retl 
40003b74:	01 00 00 00 	nop 

40003b78 <__ajit_write_irc_control_register_via_vmap__>:
40003b78:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b7c:	81 c3 e0 08 	retl 
40003b80:	d0 20 40 00 	st  %o0, [ %g1 ]

40003b84 <__ajit_read_irc_control_register_via_vmap__>:
40003b84:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b88:	81 c3 e0 08 	retl 
40003b8c:	d0 00 40 00 	ld  [ %g1 ], %o0

40003b90 <__ajit_write_spi_master_register_via_bypass__>:
40003b90:	91 2a 20 02 	sll  %o0, 2, %o0
40003b94:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003b98:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe0a90>
40003b9c:	90 02 00 01 	add  %o0, %g1, %o0
40003ba0:	d2 a2 04 00 	sta  %o1, [ %o0 ] #ASI_SCRATCHPAD
40003ba4:	81 c3 e0 08 	retl 
40003ba8:	01 00 00 00 	nop 

40003bac <__ajit_write_spi_master_register_via_vmap__>:
40003bac:	91 2a 20 02 	sll  %o0, 2, %o0
40003bb0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003bb4:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe0a90>
40003bb8:	81 c3 e0 08 	retl 
40003bbc:	d2 2a 00 01 	stb  %o1, [ %o0 + %g1 ]

40003bc0 <__ajit_read_spi_master_register_via_bypass__>:
40003bc0:	91 2a 20 02 	sll  %o0, 2, %o0
40003bc4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003bc8:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe0a90>
40003bcc:	90 02 00 01 	add  %o0, %g1, %o0
40003bd0:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003bd4:	81 c3 e0 08 	retl 
40003bd8:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003bdc <__ajit_read_spi_master_register_via_vmap__>:
40003bdc:	91 2a 20 02 	sll  %o0, 2, %o0
40003be0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003be4:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe0a90>
40003be8:	81 c3 e0 08 	retl 
40003bec:	d0 0a 00 01 	ldub  [ %o0 + %g1 ], %o0

40003bf0 <__ajit_do_spi_transfer_via_bypass__>:
40003bf0:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003bf4:	82 10 e3 00 	or  %g3, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe0a90>
40003bf8:	d2 a0 44 00 	sta  %o1, [ %g1 ] #ASI_SCRATCHPAD
40003bfc:	82 0a 20 07 	and  %o0, 7, %g1
40003c00:	94 0a a0 01 	and  %o2, 1, %o2
40003c04:	83 28 60 03 	sll  %g1, 3, %g1
40003c08:	94 02 80 0a 	add  %o2, %o2, %o2
40003c0c:	82 10 60 01 	or  %g1, 1, %g1
40003c10:	86 10 e3 08 	or  %g3, 0x308, %g3
40003c14:	94 12 80 01 	or  %o2, %g1, %o2
40003c18:	d4 a0 c4 00 	sta  %o2, [ %g3 ] #ASI_SCRATCHPAD
40003c1c:	10 80 00 04 	b  40003c2c <__ajit_do_spi_transfer_via_bypass__+0x3c>
40003c20:	03 00 00 08 	sethi  %hi(0x2000), %g1
40003c24:	02 80 00 07 	be  40003c40 <__ajit_do_spi_transfer_via_bypass__+0x50>
40003c28:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003c2c:	c4 80 c4 00 	lda  [ %g3 ] #ASI_SCRATCHPAD, %g2
40003c30:	80 88 a0 01 	btst  1, %g2
40003c34:	32 bf ff fc 	bne,a   40003c24 <__ajit_do_spi_transfer_via_bypass__+0x34>
40003c38:	82 80 7f ff 	addcc  %g1, -1, %g1
40003c3c:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003c40:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe0a90>
40003c44:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003c48:	81 c3 e0 08 	retl 
40003c4c:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003c50 <__ajit_do_spi_transfer_via_vmap__>:
40003c50:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003c54:	90 0a 20 07 	and  %o0, 7, %o0
40003c58:	84 10 63 00 	or  %g1, 0x300, %g2
40003c5c:	91 2a 20 03 	sll  %o0, 3, %o0
40003c60:	d2 20 80 00 	st  %o1, [ %g2 ]
40003c64:	90 12 20 01 	or  %o0, 1, %o0
40003c68:	82 10 63 08 	or  %g1, 0x308, %g1
40003c6c:	94 0a a0 01 	and  %o2, 1, %o2
40003c70:	94 02 80 0a 	add  %o2, %o2, %o2
40003c74:	94 12 80 08 	or  %o2, %o0, %o2
40003c78:	90 10 00 09 	mov  %o1, %o0
40003c7c:	81 c3 e0 08 	retl 
40003c80:	d4 20 40 00 	st  %o2, [ %g1 ]

40003c84 <__ajit_configure_spi_master_via_bypass___>:
40003c84:	90 0a 20 0f 	and  %o0, 0xf, %o0
40003c88:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003c8c:	90 12 20 10 	or  %o0, 0x10, %o0
40003c90:	82 10 63 0c 	or  %g1, 0x30c, %g1
40003c94:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003c98:	81 c3 e0 08 	retl 
40003c9c:	90 10 20 00 	clr  %o0

40003ca0 <__ajit_configure_spi_master_via_vmap___>:
40003ca0:	90 0a 20 0f 	and  %o0, 0xf, %o0
40003ca4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003ca8:	84 12 20 10 	or  %o0, 0x10, %g2
40003cac:	82 10 63 0c 	or  %g1, 0x30c, %g1
40003cb0:	90 10 20 00 	clr  %o0
40003cb4:	81 c3 e0 08 	retl 
40003cb8:	c4 20 40 00 	st  %g2, [ %g1 ]

40003cbc <__ajit_do_spi_transfer_inner__>:
40003cbc:	92 0a 60 07 	and  %o1, 7, %o1
40003cc0:	83 2a 60 03 	sll  %o1, 3, %g1
40003cc4:	82 10 60 01 	or  %g1, 1, %g1
40003cc8:	96 0a e0 01 	and  %o3, 1, %o3
40003ccc:	80 a2 20 00 	cmp  %o0, 0
40003cd0:	96 02 c0 0b 	add  %o3, %o3, %o3
40003cd4:	96 12 c0 01 	or  %o3, %g1, %o3
40003cd8:	02 80 00 20 	be  40003d58 <__ajit_do_spi_transfer_inner__+0x9c>
40003cdc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003ce0:	84 10 63 00 	or  %g1, 0x300, %g2	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe0a90>
40003ce4:	d4 20 80 00 	st  %o2, [ %g2 ]
40003ce8:	96 0a e0 ff 	and  %o3, 0xff, %o3
40003cec:	82 10 63 08 	or  %g1, 0x308, %g1
40003cf0:	d6 20 40 00 	st  %o3, [ %g1 ]
40003cf4:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003cf8:	03 00 00 08 	sethi  %hi(0x2000), %g1
40003cfc:	10 80 00 08 	b  40003d1c <__ajit_do_spi_transfer_inner__+0x60>
40003d00:	86 10 e3 08 	or  %g3, 0x308, %g3
40003d04:	80 88 a0 01 	btst  1, %g2
40003d08:	02 80 00 0d 	be  40003d3c <__ajit_do_spi_transfer_inner__+0x80>
40003d0c:	80 a2 20 00 	cmp  %o0, 0
40003d10:	82 80 7f ff 	addcc  %g1, -1, %g1
40003d14:	02 80 00 0a 	be  40003d3c <__ajit_do_spi_transfer_inner__+0x80>
40003d18:	80 a2 20 00 	cmp  %o0, 0
40003d1c:	80 a2 20 00 	cmp  %o0, 0
40003d20:	32 bf ff f9 	bne,a   40003d04 <__ajit_do_spi_transfer_inner__+0x48>
40003d24:	c4 00 c0 00 	ld  [ %g3 ], %g2
40003d28:	c4 80 c4 00 	lda  [ %g3 ] #ASI_SCRATCHPAD, %g2
40003d2c:	80 88 a0 01 	btst  1, %g2
40003d30:	32 bf ff f9 	bne,a   40003d14 <__ajit_do_spi_transfer_inner__+0x58>
40003d34:	82 80 7f ff 	addcc  %g1, -1, %g1
40003d38:	80 a2 20 00 	cmp  %o0, 0
40003d3c:	32 80 00 0d 	bne,a   40003d70 <__ajit_do_spi_transfer_inner__+0xb4>
40003d40:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003d44:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003d48:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe0a90>
40003d4c:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003d50:	81 c3 e0 08 	retl 
40003d54:	90 0a 20 ff 	and  %o0, 0xff, %o0
40003d58:	84 10 63 00 	or  %g1, 0x300, %g2
40003d5c:	d4 a0 84 00 	sta  %o2, [ %g2 ] #ASI_SCRATCHPAD
40003d60:	82 10 63 08 	or  %g1, 0x308, %g1
40003d64:	d6 a0 44 00 	sta  %o3, [ %g1 ] #ASI_SCRATCHPAD
40003d68:	10 bf ff e4 	b  40003cf8 <__ajit_do_spi_transfer_inner__+0x3c>
40003d6c:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003d70:	82 10 63 00 	or  %g1, 0x300, %g1
40003d74:	d0 00 40 00 	ld  [ %g1 ], %o0
40003d78:	81 c3 e0 08 	retl 
40003d7c:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003d80 <__ajit_gpio_xfer__>:
40003d80:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003d84:	90 0a 20 07 	and  %o0, 7, %o0
40003d88:	88 10 63 00 	or  %g1, 0x300, %g4
40003d8c:	87 2a 20 03 	sll  %o0, 3, %g3
40003d90:	82 10 63 08 	or  %g1, 0x308, %g1
40003d94:	d2 29 00 00 	stb  %o1, [ %g4 ]
40003d98:	84 10 e0 03 	or  %g3, 3, %g2
40003d9c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40003da0:	86 10 00 02 	mov  %g2, %g3
40003da4:	82 10 21 00 	mov  0x100, %g1
40003da8:	82 00 7f ff 	add  %g1, -1, %g1
40003dac:	85 38 60 1f 	sra  %g1, 0x1f, %g2
40003db0:	84 20 80 01 	sub  %g2, %g1, %g2
40003db4:	85 30 a0 1f 	srl  %g2, 0x1f, %g2
40003db8:	80 88 c0 02 	btst  %g3, %g2
40003dbc:	12 bf ff fc 	bne  40003dac <__ajit_gpio_xfer__+0x2c>
40003dc0:	82 00 7f ff 	add  %g1, -1, %g1
40003dc4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003dc8:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <ajit_global_sw_trap_handlers+0xbffe0a90>
40003dcc:	81 c3 e0 08 	retl 
40003dd0:	d0 08 40 00 	ldub  [ %g1 ], %o0

40003dd4 <__ajit_read_gpio_32_via_vmap__>:
40003dd4:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40003dd8:	82 10 60 04 	or  %g1, 4, %g1	! ffff3404 <ajit_global_sw_trap_handlers+0xbffe0b94>
40003ddc:	81 c3 e0 08 	retl 
40003de0:	d0 00 40 00 	ld  [ %g1 ], %o0

40003de4 <__ajit_write_gpio_32_via_vmap__>:
40003de4:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40003de8:	81 c3 e0 08 	retl 
40003dec:	d0 20 40 00 	st  %o0, [ %g1 ]

40003df0 <__ajit_read_gpio_32_via_bypass__>:
40003df0:	11 3f ff cd 	sethi  %hi(0xffff3400), %o0
40003df4:	90 12 20 04 	or  %o0, 4, %o0	! ffff3404 <ajit_global_sw_trap_handlers+0xbffe0b94>
40003df8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003dfc:	81 c3 e0 08 	retl 
40003e00:	01 00 00 00 	nop 

40003e04 <__ajit_write_gpio_32_via_bypass__>:
40003e04:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40003e08:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003e0c:	81 c3 e0 08 	retl 
40003e10:	01 00 00 00 	nop 

40003e14 <__ajit_init_thread_performance_counters>:
40003e14:	c0 22 80 00 	clr  [ %o2 ]
40003e18:	c0 22 a0 04 	clr  [ %o2 + 4 ]
40003e1c:	c0 22 a0 08 	clr  [ %o2 + 8 ]
40003e20:	c0 22 a0 0c 	clr  [ %o2 + 0xc ]
40003e24:	c0 22 a0 10 	clr  [ %o2 + 0x10 ]
40003e28:	c0 22 a0 14 	clr  [ %o2 + 0x14 ]
40003e2c:	c0 22 a0 18 	clr  [ %o2 + 0x18 ]
40003e30:	c0 22 a0 1c 	clr  [ %o2 + 0x1c ]
40003e34:	c0 22 a0 20 	clr  [ %o2 + 0x20 ]
40003e38:	c0 22 a0 24 	clr  [ %o2 + 0x24 ]
40003e3c:	c0 22 a0 28 	clr  [ %o2 + 0x28 ]
40003e40:	c0 22 a0 2c 	clr  [ %o2 + 0x2c ]
40003e44:	c0 22 a0 30 	clr  [ %o2 + 0x30 ]
40003e48:	c0 22 a0 34 	clr  [ %o2 + 0x34 ]
40003e4c:	c0 22 a0 38 	clr  [ %o2 + 0x38 ]
40003e50:	c0 22 a0 3c 	clr  [ %o2 + 0x3c ]
40003e54:	c0 22 a0 40 	clr  [ %o2 + 0x40 ]
40003e58:	c0 22 a0 44 	clr  [ %o2 + 0x44 ]
40003e5c:	c0 22 a0 48 	clr  [ %o2 + 0x48 ]
40003e60:	81 c3 e0 08 	retl 
40003e64:	c0 22 a0 4c 	clr  [ %o2 + 0x4c ]

40003e68 <__ajit_sample_thread_performance_counters>:
40003e68:	9d e3 bf a0 	save  %sp, -96, %sp
40003e6c:	b0 06 00 18 	add  %i0, %i0, %i0
40003e70:	b2 06 00 19 	add  %i0, %i1, %i1
40003e74:	ae 10 20 00 	clr  %l7
40003e78:	ba 10 20 00 	clr  %i5
40003e7c:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
40003e80:	82 10 63 40 	or  %g1, 0x340, %g1	! ffff40 <__DYNAMIC+0xffff40>
40003e84:	82 06 40 01 	add  %i1, %g1, %g1
40003e88:	b2 10 20 00 	clr  %i1
40003e8c:	83 28 60 08 	sll  %g1, 8, %g1
40003e90:	e0 00 60 04 	ld  [ %g1 + 4 ], %l0
40003e94:	ec 00 40 00 	ld  [ %g1 ], %l6
40003e98:	f8 00 60 08 	ld  [ %g1 + 8 ], %i4
40003e9c:	d0 00 60 0c 	ld  [ %g1 + 0xc ], %o0
40003ea0:	f0 00 60 10 	ld  [ %g1 + 0x10 ], %i0
40003ea4:	d4 00 60 14 	ld  [ %g1 + 0x14 ], %o2
40003ea8:	d8 00 60 1c 	ld  [ %g1 + 0x1c ], %o4
40003eac:	e8 00 60 24 	ld  [ %g1 + 0x24 ], %l4
40003eb0:	e4 00 60 2c 	ld  [ %g1 + 0x2c ], %l2
40003eb4:	c4 00 60 34 	ld  [ %g1 + 0x34 ], %g2
40003eb8:	a2 10 00 10 	mov  %l0, %l1
40003ebc:	92 10 00 08 	mov  %o0, %o1
40003ec0:	a2 14 40 17 	or  %l1, %l7, %l1
40003ec4:	92 17 40 09 	or  %i5, %o1, %o1
40003ec8:	96 10 00 0a 	mov  %o2, %o3
40003ecc:	ba 10 20 00 	clr  %i5
40003ed0:	96 16 40 0b 	or  %i1, %o3, %o3
40003ed4:	ae 10 20 00 	clr  %l7
40003ed8:	b2 10 20 00 	clr  %i1
40003edc:	a0 10 20 00 	clr  %l0
40003ee0:	90 10 20 00 	clr  %o0
40003ee4:	a0 14 00 16 	or  %l0, %l6, %l0
40003ee8:	90 17 00 08 	or  %i4, %o0, %o0
40003eec:	ec 00 60 20 	ld  [ %g1 + 0x20 ], %l6
40003ef0:	f8 00 60 18 	ld  [ %g1 + 0x18 ], %i4
40003ef4:	94 10 20 00 	clr  %o2
40003ef8:	94 16 00 0a 	or  %i0, %o2, %o2
40003efc:	f0 00 60 28 	ld  [ %g1 + 0x28 ], %i0
40003f00:	a6 10 00 12 	mov  %l2, %l3
40003f04:	86 10 00 02 	mov  %g2, %g3
40003f08:	9a 10 00 0c 	mov  %o4, %o5
40003f0c:	aa 10 00 14 	mov  %l4, %l5
40003f10:	9a 17 40 0d 	or  %i5, %o5, %o5
40003f14:	aa 15 c0 15 	or  %l7, %l5, %l5
40003f18:	a4 10 20 00 	clr  %l2
40003f1c:	ae 16 40 13 	or  %i1, %l3, %l7
40003f20:	84 10 20 00 	clr  %g2
40003f24:	ba 10 20 00 	clr  %i5
40003f28:	98 10 20 00 	clr  %o4
40003f2c:	b2 17 40 03 	or  %i5, %g3, %i1
40003f30:	98 17 00 0c 	or  %i4, %o4, %o4
40003f34:	a8 10 20 00 	clr  %l4
40003f38:	f8 00 60 30 	ld  [ %g1 + 0x30 ], %i4
40003f3c:	a8 15 80 14 	or  %l6, %l4, %l4
40003f40:	ac 16 00 12 	or  %i0, %l2, %l6
40003f44:	b0 17 00 02 	or  %i4, %g2, %i0
40003f48:	f6 00 60 3c 	ld  [ %g1 + 0x3c ], %i3
40003f4c:	de 00 60 44 	ld  [ %g1 + 0x44 ], %o7
40003f50:	c8 00 60 4c 	ld  [ %g1 + 0x4c ], %g4
40003f54:	f8 00 60 40 	ld  [ %g1 + 0x40 ], %i4
40003f58:	f0 3e a0 30 	std  %i0, [ %i2 + 0x30 ]
40003f5c:	f0 00 60 38 	ld  [ %g1 + 0x38 ], %i0
40003f60:	b2 10 20 00 	clr  %i1
40003f64:	c4 00 60 48 	ld  [ %g1 + 0x48 ], %g2
40003f68:	a6 16 40 1b 	or  %i1, %i3, %l3
40003f6c:	a4 10 20 00 	clr  %l2
40003f70:	ba 10 20 00 	clr  %i5
40003f74:	a4 16 00 12 	or  %i0, %l2, %l2
40003f78:	b2 17 40 0f 	or  %i5, %o7, %i1
40003f7c:	b0 10 20 00 	clr  %i0
40003f80:	86 10 20 00 	clr  %g3
40003f84:	b0 17 00 18 	or  %i4, %i0, %i0
40003f88:	86 10 c0 04 	or  %g3, %g4, %g3
40003f8c:	b8 10 20 00 	clr  %i4
40003f90:	e0 3e 80 00 	std  %l0, [ %i2 ]
40003f94:	84 10 80 1c 	or  %g2, %i4, %g2
40003f98:	d0 3e a0 08 	std  %o0, [ %i2 + 8 ]
40003f9c:	d4 3e a0 10 	std  %o2, [ %i2 + 0x10 ]
40003fa0:	d8 3e a0 18 	std  %o4, [ %i2 + 0x18 ]
40003fa4:	e8 3e a0 20 	std  %l4, [ %i2 + 0x20 ]
40003fa8:	ec 3e a0 28 	std  %l6, [ %i2 + 0x28 ]
40003fac:	e4 3e a0 38 	std  %l2, [ %i2 + 0x38 ]
40003fb0:	f0 3e a0 40 	std  %i0, [ %i2 + 0x40 ]
40003fb4:	c4 3e a0 48 	std  %g2, [ %i2 + 0x48 ]
40003fb8:	81 c7 e0 08 	ret 
40003fbc:	81 e8 00 00 	restore 

40003fc0 <__ajit_ta_0__>:
40003fc0:	91 d0 20 00 	ta  0
40003fc4:	01 00 00 00 	nop 
40003fc8:	01 00 00 00 	nop 
40003fcc:	81 c3 e0 08 	retl 
40003fd0:	01 00 00 00 	nop 

40003fd4 <__ajit_fsqrtd__>:
40003fd4:	c1 1a 00 00 	ldd  [ %o0 ], %f0
40003fd8:	85 a0 05 40 	fsqrtd  %f0, %f2
40003fdc:	c5 3a 40 00 	std  %f2, [ %o1 ]
40003fe0:	81 c3 e0 08 	retl 
40003fe4:	01 00 00 00 	nop 

40003fe8 <__ajit_fsqrts__>:
40003fe8:	c1 02 00 00 	ld  [ %o0 ], %f0
40003fec:	83 a0 05 20 	fsqrts  %f0, %f1
40003ff0:	c3 22 40 00 	st  %f1, [ %o1 ]
40003ff4:	81 c3 e0 08 	retl 
40003ff8:	01 00 00 00 	nop 

40003ffc <__ajit_fitod__>:
40003ffc:	c1 02 00 00 	ld  [ %o0 ], %f0
40004000:	85 a0 19 00 	fitod  %f0, %f2
40004004:	c5 3a 40 00 	std  %f2, [ %o1 ]
40004008:	81 c3 e0 08 	retl 
4000400c:	01 00 00 00 	nop 

40004010 <__ajit_fitos__>:
40004010:	c1 02 00 00 	ld  [ %o0 ], %f0
40004014:	83 a0 18 80 	fitos  %f0, %f1
40004018:	c3 22 40 00 	st  %f1, [ %o1 ]
4000401c:	81 c3 e0 08 	retl 
40004020:	01 00 00 00 	nop 

40004024 <__ajit_fdtoi__>:
40004024:	c1 1a 00 00 	ldd  [ %o0 ], %f0
40004028:	85 a0 1a 40 	fdtoi  %f0, %f2
4000402c:	c5 22 40 00 	st  %f2, [ %o1 ]
40004030:	81 c3 e0 08 	retl 
40004034:	01 00 00 00 	nop 

40004038 <__ajit_fstoi__>:
40004038:	c1 02 00 00 	ld  [ %o0 ], %f0
4000403c:	83 a0 1a 20 	fstoi  %f0, %f1
40004040:	c3 22 40 00 	st  %f1, [ %o1 ]
40004044:	81 c3 e0 08 	retl 
40004048:	01 00 00 00 	nop 

4000404c <cortos_init_locks>:
4000404c:	84 10 20 01 	mov  1, %g2	! 1 <__DYNAMIC+0x1>
40004050:	03 10 00 49 	sethi  %hi(0x40012400), %g1
40004054:	c4 28 62 70 	stb  %g2, [ %g1 + 0x270 ]	! 40012670 <allocatedLocksNc>
40004058:	05 10 00 50 	sethi  %hi(0x40014000), %g2
4000405c:	03 10 00 49 	sethi  %hi(0x40012400), %g1
40004060:	81 c3 e0 08 	retl 
40004064:	c4 20 62 68 	st  %g2, [ %g1 + 0x268 ]	! 40012668 <cortos_reservedLockAddr>

40004068 <cortos_reserveLock>:
40004068:	9d e3 bf a0 	save  %sp, -96, %sp
4000406c:	80 a6 20 00 	cmp  %i0, 0
40004070:	22 80 00 1b 	be,a   400040dc <cortos_reserveLock+0x74>
40004074:	03 10 00 47 	sethi  %hi(0x40011c00), %g1
40004078:	03 10 00 47 	sethi  %hi(0x40011c00), %g1
4000407c:	39 10 00 49 	sethi  %hi(0x40012400), %i4
40004080:	f0 00 60 60 	ld  [ %g1 + 0x60 ], %i0
40004084:	b8 17 22 70 	or  %i4, 0x270, %i4
40004088:	3b 10 00 49 	sethi  %hi(0x40012400), %i5
4000408c:	7f ff f0 a4 	call  4000031c <cortos_lock_acquire_buzy>
40004090:	d0 07 62 68 	ld  [ %i5 + 0x268 ], %o0	! 40012668 <cortos_reservedLockAddr>
40004094:	82 10 00 1c 	mov  %i4, %g1
40004098:	10 80 00 06 	b  400040b0 <cortos_reserveLock+0x48>
4000409c:	84 10 20 00 	clr  %g2
400040a0:	84 00 a0 01 	inc  %g2
400040a4:	80 a0 a1 00 	cmp  %g2, 0x100
400040a8:	02 80 00 11 	be  400040ec <cortos_reserveLock+0x84>
400040ac:	82 00 60 01 	inc  %g1
400040b0:	c6 48 40 00 	ldsb  [ %g1 ], %g3
400040b4:	80 a0 e0 00 	cmp  %g3, 0
400040b8:	12 bf ff fa 	bne  400040a0 <cortos_reserveLock+0x38>
400040bc:	b8 10 00 02 	mov  %g2, %i4
400040c0:	86 10 20 01 	mov  1, %g3
400040c4:	d0 07 62 68 	ld  [ %i5 + 0x268 ], %o0
400040c8:	c6 28 40 00 	stb  %g3, [ %g1 ]
400040cc:	7f ff f0 ae 	call  40000384 <cortos_lock_release>
400040d0:	b0 06 00 1c 	add  %i0, %i4, %i0
400040d4:	81 c7 e0 08 	ret 
400040d8:	81 e8 00 00 	restore 
400040dc:	39 10 00 49 	sethi  %hi(0x40012400), %i4
400040e0:	f0 00 60 64 	ld  [ %g1 + 0x64 ], %i0
400040e4:	10 bf ff e9 	b  40004088 <cortos_reserveLock+0x20>
400040e8:	b8 17 23 70 	or  %i4, 0x370, %i4
400040ec:	b8 10 21 00 	mov  0x100, %i4
400040f0:	d0 07 62 68 	ld  [ %i5 + 0x268 ], %o0
400040f4:	7f ff f0 a4 	call  40000384 <cortos_lock_release>
400040f8:	b0 06 00 1c 	add  %i0, %i4, %i0
400040fc:	81 c7 e0 08 	ret 
40004100:	81 e8 00 00 	restore 

40004104 <cortos_freeLock>:
40004104:	9d e3 bf a0 	save  %sp, -96, %sp
40004108:	3b 10 00 47 	sethi  %hi(0x40011c00), %i5
4000410c:	c2 07 60 64 	ld  [ %i5 + 0x64 ], %g1	! 40011c64 <lockStartAddr>
40004110:	80 a0 40 18 	cmp  %g1, %i0
40004114:	18 80 00 05 	bgu  40004128 <cortos_freeLock+0x24>
40004118:	82 00 61 00 	add  %g1, 0x100, %g1
4000411c:	80 a6 00 01 	cmp  %i0, %g1
40004120:	0a 80 00 0e 	bcs  40004158 <cortos_freeLock+0x54>
40004124:	39 10 00 49 	sethi  %hi(0x40012400), %i4
40004128:	3b 10 00 49 	sethi  %hi(0x40012400), %i5
4000412c:	7f ff f0 7c 	call  4000031c <cortos_lock_acquire_buzy>
40004130:	d0 07 62 68 	ld  [ %i5 + 0x268 ], %o0	! 40012668 <cortos_reservedLockAddr>
40004134:	03 10 00 47 	sethi  %hi(0x40011c00), %g1
40004138:	05 10 00 49 	sethi  %hi(0x40012400), %g2
4000413c:	c2 00 60 60 	ld  [ %g1 + 0x60 ], %g1
40004140:	84 10 a2 70 	or  %g2, 0x270, %g2
40004144:	82 26 00 01 	sub  %i0, %g1, %g1
40004148:	f0 07 62 68 	ld  [ %i5 + 0x268 ], %i0
4000414c:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
40004150:	7f ff f0 8d 	call  40000384 <cortos_lock_release>
40004154:	81 e8 00 00 	restore 
40004158:	7f ff f0 71 	call  4000031c <cortos_lock_acquire_buzy>
4000415c:	d0 07 22 68 	ld  [ %i4 + 0x268 ], %o0
40004160:	c2 07 60 64 	ld  [ %i5 + 0x64 ], %g1
40004164:	05 10 00 49 	sethi  %hi(0x40012400), %g2
40004168:	82 26 00 01 	sub  %i0, %g1, %g1
4000416c:	84 10 a3 70 	or  %g2, 0x370, %g2
40004170:	f0 07 22 68 	ld  [ %i4 + 0x268 ], %i0
40004174:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
40004178:	7f ff f0 83 	call  40000384 <cortos_lock_release>
4000417c:	81 e8 00 00 	restore 

40004180 <initChannel>:
40004180:	82 10 20 01 	mov  1, %g1
40004184:	d2 22 00 00 	st  %o1, [ %o0 ]
40004188:	c0 22 20 04 	clr  [ %o0 + 4 ]
4000418c:	c0 22 20 08 	clr  [ %o0 + 8 ]
40004190:	c0 22 20 0c 	clr  [ %o0 + 0xc ]
40004194:	c0 22 20 10 	clr  [ %o0 + 0x10 ]
40004198:	81 c3 e0 08 	retl 
4000419c:	c2 22 20 14 	st  %g1, [ %o0 + 0x14 ]

400041a0 <scheduleChannelJob>:
400041a0:	9d e3 bf 98 	save  %sp, -104, %sp
400041a4:	c4 06 20 14 	ld  [ %i0 + 0x14 ], %g2
400041a8:	82 10 00 18 	mov  %i0, %g1
400041ac:	80 a0 a0 01 	cmp  %g2, 1
400041b0:	12 80 00 16 	bne  40004208 <scheduleChannelJob+0x68>
400041b4:	b0 10 20 01 	mov  1, %i0
400041b8:	c6 00 60 04 	ld  [ %g1 + 4 ], %g3
400041bc:	84 10 20 02 	mov  2, %g2
400041c0:	86 00 e0 01 	inc  %g3
400041c4:	f2 20 60 0c 	st  %i1, [ %g1 + 0xc ]
400041c8:	c6 20 60 04 	st  %g3, [ %g1 + 4 ]
400041cc:	f4 20 60 10 	st  %i2, [ %g1 + 0x10 ]
400041d0:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
400041d4:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
400041d8:	96 10 20 21 	mov  0x21, %o3
400041dc:	da 00 40 00 	ld  [ %g1 ], %o5
400041e0:	11 10 00 46 	sethi  %hi(0x40011800), %o0
400041e4:	13 10 00 46 	sethi  %hi(0x40011800), %o1
400041e8:	90 12 23 10 	or  %o0, 0x310, %o0
400041ec:	92 12 63 18 	or  %o1, 0x318, %o1
400041f0:	15 10 00 45 	sethi  %hi(0x40011400), %o2
400041f4:	19 10 00 46 	sethi  %hi(0x40011800), %o4
400041f8:	94 12 a2 90 	or  %o2, 0x290, %o2
400041fc:	98 13 23 70 	or  %o4, 0x370, %o4
40004200:	40 00 01 98 	call  40004860 <__cortos_log_printf>
40004204:	b0 10 20 00 	clr  %i0
40004208:	81 c7 e0 08 	ret 
4000420c:	81 e8 00 00 	restore 

40004210 <setChannelResponse>:
40004210:	9d e3 bf 98 	save  %sp, -104, %sp
40004214:	c4 06 20 14 	ld  [ %i0 + 0x14 ], %g2
40004218:	82 10 00 18 	mov  %i0, %g1
4000421c:	80 a0 a0 03 	cmp  %g2, 3
40004220:	12 80 00 15 	bne  40004274 <setChannelResponse+0x64>
40004224:	b0 10 20 01 	mov  1, %i0
40004228:	c6 00 60 08 	ld  [ %g1 + 8 ], %g3
4000422c:	84 10 20 04 	mov  4, %g2
40004230:	86 00 e0 01 	inc  %g3
40004234:	f2 20 60 10 	st  %i1, [ %g1 + 0x10 ]
40004238:	c6 20 60 08 	st  %g3, [ %g1 + 8 ]
4000423c:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
40004240:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
40004244:	96 10 20 32 	mov  0x32, %o3
40004248:	da 00 40 00 	ld  [ %g1 ], %o5
4000424c:	11 10 00 46 	sethi  %hi(0x40011800), %o0
40004250:	13 10 00 46 	sethi  %hi(0x40011800), %o1
40004254:	90 12 23 10 	or  %o0, 0x310, %o0
40004258:	92 12 63 18 	or  %o1, 0x318, %o1
4000425c:	15 10 00 45 	sethi  %hi(0x40011400), %o2
40004260:	19 10 00 46 	sethi  %hi(0x40011800), %o4
40004264:	94 12 a2 a8 	or  %o2, 0x2a8, %o2
40004268:	98 13 23 70 	or  %o4, 0x370, %o4
4000426c:	40 00 01 7d 	call  40004860 <__cortos_log_printf>
40004270:	b0 10 20 00 	clr  %i0
40004274:	81 c7 e0 08 	ret 
40004278:	81 e8 00 00 	restore 

4000427c <getChannelResponse>:
4000427c:	9d e3 bf 98 	save  %sp, -104, %sp
40004280:	c4 06 20 14 	ld  [ %i0 + 0x14 ], %g2
40004284:	82 10 00 18 	mov  %i0, %g1
40004288:	80 a0 a0 04 	cmp  %g2, 4
4000428c:	12 80 00 14 	bne  400042dc <getChannelResponse+0x60>
40004290:	b0 10 20 01 	mov  1, %i0
40004294:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
40004298:	c4 26 40 00 	st  %g2, [ %i1 ]
4000429c:	f0 20 60 14 	st  %i0, [ %g1 + 0x14 ]
400042a0:	f0 23 a0 5c 	st  %i0, [ %sp + 0x5c ]
400042a4:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
400042a8:	c0 20 60 10 	clr  [ %g1 + 0x10 ]
400042ac:	96 10 20 46 	mov  0x46, %o3
400042b0:	da 00 40 00 	ld  [ %g1 ], %o5
400042b4:	11 10 00 46 	sethi  %hi(0x40011800), %o0
400042b8:	13 10 00 46 	sethi  %hi(0x40011800), %o1
400042bc:	90 12 23 10 	or  %o0, 0x310, %o0
400042c0:	92 12 63 18 	or  %o1, 0x318, %o1
400042c4:	15 10 00 45 	sethi  %hi(0x40011400), %o2
400042c8:	19 10 00 46 	sethi  %hi(0x40011800), %o4
400042cc:	94 12 a2 c0 	or  %o2, 0x2c0, %o2
400042d0:	98 13 23 70 	or  %o4, 0x370, %o4
400042d4:	40 00 01 63 	call  40004860 <__cortos_log_printf>
400042d8:	b0 10 20 00 	clr  %i0
400042dc:	81 c7 e0 08 	ret 
400042e0:	81 e8 00 00 	restore 

400042e4 <getChannelJob>:
400042e4:	9d e3 bf 98 	save  %sp, -104, %sp
400042e8:	c4 06 20 14 	ld  [ %i0 + 0x14 ], %g2
400042ec:	82 10 00 18 	mov  %i0, %g1
400042f0:	80 a0 a0 02 	cmp  %g2, 2
400042f4:	12 80 00 15 	bne  40004348 <getChannelJob+0x64>
400042f8:	b0 10 20 01 	mov  1, %i0
400042fc:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40004300:	c4 26 40 00 	st  %g2, [ %i1 ]
40004304:	c4 00 60 10 	ld  [ %g1 + 0x10 ], %g2
40004308:	c4 26 80 00 	st  %g2, [ %i2 ]
4000430c:	84 10 20 03 	mov  3, %g2
40004310:	c4 20 60 14 	st  %g2, [ %g1 + 0x14 ]
40004314:	c4 23 a0 5c 	st  %g2, [ %sp + 0x5c ]
40004318:	96 10 20 57 	mov  0x57, %o3
4000431c:	da 00 40 00 	ld  [ %g1 ], %o5
40004320:	11 10 00 46 	sethi  %hi(0x40011800), %o0
40004324:	13 10 00 46 	sethi  %hi(0x40011800), %o1
40004328:	90 12 23 10 	or  %o0, 0x310, %o0
4000432c:	92 12 63 18 	or  %o1, 0x318, %o1
40004330:	15 10 00 45 	sethi  %hi(0x40011400), %o2
40004334:	19 10 00 46 	sethi  %hi(0x40011800), %o4
40004338:	94 12 a2 d8 	or  %o2, 0x2d8, %o2
4000433c:	98 13 23 70 	or  %o4, 0x370, %o4
40004340:	40 00 01 48 	call  40004860 <__cortos_log_printf>
40004344:	b0 10 20 00 	clr  %i0
40004348:	81 c7 e0 08 	ret 
4000434c:	81 e8 00 00 	restore 

40004350 <ajit_initialize_sw_trap_handlers_to_null>:
40004350:	03 10 00 4a 	sethi  %hi(0x40012800), %g1
40004354:	82 10 60 70 	or  %g1, 0x70, %g1	! 40012870 <ajit_global_sw_trap_handlers>
40004358:	84 00 60 44 	add  %g1, 0x44, %g2
4000435c:	c0 20 40 00 	clr  [ %g1 ]
40004360:	82 00 60 04 	add  %g1, 4, %g1
40004364:	80 a0 40 02 	cmp  %g1, %g2
40004368:	32 bf ff fe 	bne,a   40004360 <ajit_initialize_sw_trap_handlers_to_null+0x10>
4000436c:	c0 20 40 00 	clr  [ %g1 ]
40004370:	81 c3 e0 08 	retl 
40004374:	01 00 00 00 	nop 

40004378 <ajit_set_sw_trap_handler>:
40004378:	80 a2 20 10 	cmp  %o0, 0x10
4000437c:	18 80 00 05 	bgu  40004390 <ajit_set_sw_trap_handler+0x18>
40004380:	91 2a 20 02 	sll  %o0, 2, %o0
40004384:	03 10 00 4a 	sethi  %hi(0x40012800), %g1
40004388:	82 10 60 70 	or  %g1, 0x70, %g1	! 40012870 <ajit_global_sw_trap_handlers>
4000438c:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]
40004390:	81 c3 e0 08 	retl 
40004394:	01 00 00 00 	nop 

40004398 <ajit_generic_sw_trap_handler>:
40004398:	9d e3 bf a0 	save  %sp, -96, %sp
4000439c:	b1 36 20 04 	srl  %i0, 4, %i0
400043a0:	82 0e 20 ff 	and  %i0, 0xff, %g1
400043a4:	82 00 7f 80 	add  %g1, -128, %g1
400043a8:	80 a0 60 10 	cmp  %g1, 0x10
400043ac:	18 80 00 0d 	bgu  400043e0 <ajit_generic_sw_trap_handler+0x48>
400043b0:	83 28 60 02 	sll  %g1, 2, %g1
400043b4:	05 10 00 4a 	sethi  %hi(0x40012800), %g2
400043b8:	84 10 a0 70 	or  %g2, 0x70, %g2	! 40012870 <ajit_global_sw_trap_handlers>
400043bc:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
400043c0:	80 a0 60 00 	cmp  %g1, 0
400043c4:	02 80 00 07 	be  400043e0 <ajit_generic_sw_trap_handler+0x48>
400043c8:	90 10 00 19 	mov  %i1, %o0
400043cc:	92 10 00 1a 	mov  %i2, %o1
400043d0:	9f c0 40 00 	call  %g1
400043d4:	94 10 00 1b 	mov  %i3, %o2
400043d8:	81 c7 e0 08 	ret 
400043dc:	81 e8 00 00 	restore 
400043e0:	91 d0 20 00 	ta  0
400043e4:	81 c7 e0 08 	ret 
400043e8:	81 e8 00 00 	restore 

400043ec <bit_reverse>:
400043ec:	80 a2 60 00 	cmp  %o1, 0
400043f0:	02 80 00 12 	be  40004438 <bit_reverse+0x4c>
400043f4:	82 10 20 00 	clr  %g1
400043f8:	86 10 20 00 	clr  %g3
400043fc:	9a 02 7f ff 	add  %o1, -1, %o5
40004400:	88 10 20 01 	mov  1, %g4
40004404:	85 32 00 01 	srl  %o0, %g1, %g2
40004408:	80 88 a0 01 	btst  1, %g2
4000440c:	22 80 00 06 	be,a   40004424 <bit_reverse+0x38>
40004410:	82 00 60 01 	inc  %g1
40004414:	84 23 40 01 	sub  %o5, %g1, %g2
40004418:	85 29 00 02 	sll  %g4, %g2, %g2
4000441c:	86 10 c0 02 	or  %g3, %g2, %g3
40004420:	82 00 60 01 	inc  %g1
40004424:	80 a0 40 09 	cmp  %g1, %o1
40004428:	12 bf ff f8 	bne  40004408 <bit_reverse+0x1c>
4000442c:	85 32 00 01 	srl  %o0, %g1, %g2
40004430:	81 c3 e0 08 	retl 
40004434:	90 10 00 03 	mov  %g3, %o0
40004438:	10 bf ff fe 	b  40004430 <bit_reverse+0x44>
4000443c:	86 10 20 00 	clr  %g3

40004440 <barret_reduction>:
40004440:	81 c3 e0 08 	retl 
40004444:	01 00 00 00 	nop 

40004448 <addr_gen>:
40004448:	94 22 80 09 	sub  %o2, %o1, %o2
4000444c:	97 32 c0 09 	srl  %o3, %o1, %o3
40004450:	84 02 bf ff 	add  %o2, -1, %g2
40004454:	96 02 ff ff 	add  %o3, -1, %o3
40004458:	83 32 00 02 	srl  %o0, %g2, %g1
4000445c:	90 0a c0 08 	and  %o3, %o0, %o0
40004460:	95 28 40 0a 	sll  %g1, %o2, %o2
40004464:	94 02 80 08 	add  %o2, %o0, %o2
40004468:	d4 23 00 00 	st  %o2, [ %o4 ]
4000446c:	86 10 20 01 	mov  1, %g3
40004470:	85 28 c0 02 	sll  %g3, %g2, %g2
40004474:	94 02 80 02 	add  %o2, %g2, %o2
40004478:	d4 23 40 00 	st  %o2, [ %o5 ]
4000447c:	93 28 c0 09 	sll  %g3, %o1, %o1
40004480:	c4 03 a0 5c 	ld  [ %sp + 0x5c ], %g2
40004484:	82 00 40 09 	add  %g1, %o1, %g1
40004488:	81 c3 e0 08 	retl 
4000448c:	c2 20 80 00 	st  %g1, [ %g2 ]

40004490 <butterfly_dit>:
40004490:	9d e3 bf a0 	save  %sp, -96, %sp
40004494:	94 10 20 00 	clr  %o2
40004498:	92 56 80 18 	umul  %i2, %i0, %o1
4000449c:	91 40 00 00 	rd  %y, %o0
400044a0:	40 00 0c 18 	call  40007500 <__umoddi3>
400044a4:	96 10 2d 01 	mov  0xd01, %o3
400044a8:	82 02 40 19 	add  %o1, %i1, %g1
400044ac:	b2 06 6d 01 	add  %i1, 0xd01, %i1
400044b0:	81 80 20 00 	mov  %g0, %y
400044b4:	01 00 00 00 	nop 
400044b8:	01 00 00 00 	nop 
400044bc:	01 00 00 00 	nop 
400044c0:	84 70 6d 01 	udiv  %g1, 0xd01, %g2
400044c4:	84 58 ad 01 	smul  %g2, 0xd01, %g2
400044c8:	82 20 40 02 	sub  %g1, %g2, %g1
400044cc:	c2 26 c0 00 	st  %g1, [ %i3 ]
400044d0:	92 26 40 09 	sub  %i1, %o1, %o1
400044d4:	81 80 20 00 	mov  %g0, %y
400044d8:	01 00 00 00 	nop 
400044dc:	01 00 00 00 	nop 
400044e0:	01 00 00 00 	nop 
400044e4:	b2 72 6d 01 	udiv  %o1, 0xd01, %i1
400044e8:	b2 5e 6d 01 	smul  %i1, 0xd01, %i1
400044ec:	92 22 40 19 	sub  %o1, %i1, %o1
400044f0:	d2 27 00 00 	st  %o1, [ %i4 ]
400044f4:	81 c7 e0 08 	ret 
400044f8:	81 e8 00 00 	restore 

400044fc <ct_ntt>:
400044fc:	9d e3 bf 98 	save  %sp, -104, %sp
40004500:	11 10 00 46 	sethi  %hi(0x40011800), %o0
40004504:	40 00 01 fb 	call  40004cf0 <cortos_printf>
40004508:	90 12 23 90 	or  %o0, 0x390, %o0	! 40011b90 <__clz_tab+0x4a8>
4000450c:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40004510:	40 00 02 69 	call  40004eb4 <__ieee754_log2>
40004514:	d0 18 63 b0 	ldd  [ %g1 + 0x3b0 ], %o0	! 40011bb0 <__clz_tab+0x4c8>
40004518:	03 10 00 46 	sethi  %hi(0x40011800), %g1
4000451c:	d1 18 63 b8 	ldd  [ %g1 + 0x3b8 ], %f8	! 40011bb8 <__clz_tab+0x4d0>
40004520:	81 a8 0a c8 	fcmped  %f0, %f8
40004524:	01 00 00 00 	nop 
40004528:	17 80 00 41 	fbge  4000462c <ct_ntt+0x130>
4000452c:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40004530:	91 a0 1a 40 	fdtoi  %f0, %f8
40004534:	d1 27 bf f8 	st  %f8, [ %fp + -8 ]
40004538:	e8 07 bf f8 	ld  [ %fp + -8 ], %l4
4000453c:	82 05 3f ff 	add  %l4, -1, %g1
40004540:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40004544:	a6 10 20 00 	clr  %l3
40004548:	80 a5 20 00 	cmp  %l4, 0
4000454c:	02 80 00 36 	be  40004624 <ct_ntt+0x128>
40004550:	aa 10 20 01 	mov  1, %l5
40004554:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004558:	a4 25 00 13 	sub  %l4, %l3, %l2
4000455c:	b6 20 40 13 	sub  %g1, %l3, %i3
40004560:	b5 2d 40 13 	sll  %l5, %l3, %i2
40004564:	82 10 20 40 	mov  0x40, %g1
40004568:	a1 2d 40 1b 	sll  %l5, %i3, %l0
4000456c:	a3 30 40 13 	srl  %g1, %l3, %l1
40004570:	ba 10 20 00 	clr  %i5
40004574:	a2 04 7f ff 	add  %l1, -1, %l1
40004578:	84 0f 40 11 	and  %i5, %l1, %g2
4000457c:	83 37 40 1b 	srl  %i5, %i3, %g1
40004580:	b9 28 40 12 	sll  %g1, %l2, %i4
40004584:	82 00 40 1a 	add  %g1, %i2, %g1
40004588:	83 28 60 02 	sll  %g1, 2, %g1
4000458c:	c6 06 40 01 	ld  [ %i1 + %g1 ], %g3
40004590:	b8 07 00 02 	add  %i4, %g2, %i4
40004594:	94 10 20 00 	clr  %o2
40004598:	af 2f 20 02 	sll  %i4, 2, %l7
4000459c:	b8 07 00 10 	add  %i4, %l0, %i4
400045a0:	b9 2f 20 02 	sll  %i4, 2, %i4
400045a4:	d0 06 00 1c 	ld  [ %i0 + %i4 ], %o0
400045a8:	92 52 00 03 	umul  %o0, %g3, %o1
400045ac:	91 40 00 00 	rd  %y, %o0
400045b0:	40 00 0b d4 	call  40007500 <__umoddi3>
400045b4:	96 10 2d 01 	mov  0xd01, %o3
400045b8:	ec 06 00 17 	ld  [ %i0 + %l7 ], %l6
400045bc:	86 02 40 16 	add  %o1, %l6, %g3
400045c0:	81 80 20 00 	mov  %g0, %y
400045c4:	01 00 00 00 	nop 
400045c8:	01 00 00 00 	nop 
400045cc:	01 00 00 00 	nop 
400045d0:	88 70 ed 01 	udiv  %g3, 0xd01, %g4
400045d4:	88 59 2d 01 	smul  %g4, 0xd01, %g4
400045d8:	86 20 c0 04 	sub  %g3, %g4, %g3
400045dc:	c6 26 00 17 	st  %g3, [ %i0 + %l7 ]
400045e0:	82 05 ad 01 	add  %l6, 0xd01, %g1
400045e4:	82 20 40 09 	sub  %g1, %o1, %g1
400045e8:	81 80 20 00 	mov  %g0, %y
400045ec:	01 00 00 00 	nop 
400045f0:	01 00 00 00 	nop 
400045f4:	01 00 00 00 	nop 
400045f8:	84 70 6d 01 	udiv  %g1, 0xd01, %g2
400045fc:	84 58 ad 01 	smul  %g2, 0xd01, %g2
40004600:	82 20 40 02 	sub  %g1, %g2, %g1
40004604:	ba 07 60 01 	inc  %i5
40004608:	80 a7 60 40 	cmp  %i5, 0x40
4000460c:	12 bf ff db 	bne  40004578 <ct_ntt+0x7c>
40004610:	c2 26 00 1c 	st  %g1, [ %i0 + %i4 ]
40004614:	a6 04 e0 01 	inc  %l3
40004618:	80 a4 c0 14 	cmp  %l3, %l4
4000461c:	12 bf ff cf 	bne  40004558 <ct_ntt+0x5c>
40004620:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40004624:	81 c7 e0 08 	ret 
40004628:	81 e8 00 00 	restore 
4000462c:	91 a0 08 c8 	fsubd  %f0, %f8, %f8
40004630:	95 a0 1a 48 	fdtoi  %f8, %f10
40004634:	d5 27 bf f8 	st  %f10, [ %fp + -8 ]
40004638:	e8 07 bf f8 	ld  [ %fp + -8 ], %l4
4000463c:	a8 1d 00 01 	xor  %l4, %g1, %l4
40004640:	82 05 3f ff 	add  %l4, -1, %g1
40004644:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40004648:	a6 10 20 00 	clr  %l3
4000464c:	80 a5 20 00 	cmp  %l4, 0
40004650:	12 bf ff c1 	bne  40004554 <ct_ntt+0x58>
40004654:	aa 10 20 01 	mov  1, %l5
40004658:	81 c7 e0 08 	ret 
4000465c:	81 e8 00 00 	restore 

40004660 <gen_tf>:
40004660:	9d e3 b9 98 	save  %sp, -1640, %sp
40004664:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40004668:	40 00 02 13 	call  40004eb4 <__ieee754_log2>
4000466c:	d0 18 63 b0 	ldd  [ %g1 + 0x3b0 ], %o0	! 40011bb0 <__clz_tab+0x4c8>
40004670:	03 10 00 46 	sethi  %hi(0x40011800), %g1
40004674:	d1 18 63 b8 	ldd  [ %g1 + 0x3b8 ], %f8	! 40011bb8 <__clz_tab+0x4d0>
40004678:	81 a8 0a c8 	fcmped  %f0, %f8
4000467c:	01 00 00 00 	nop 
40004680:	37 80 00 4b 	fbge,a   400047ac <gen_tf+0x14c>
40004684:	91 a0 08 c8 	fsubd  %f0, %f8, %f8
40004688:	91 a0 1a 40 	fdtoi  %f0, %f8
4000468c:	d1 27 b9 fc 	st  %f8, [ %fp + -1540 ]
40004690:	fa 07 b9 fc 	ld  [ %fp + -1540 ], %i5
40004694:	86 10 20 00 	clr  %g3
40004698:	b4 07 be 00 	add  %fp, -512, %i2
4000469c:	b6 07 7f ff 	add  %i5, -1, %i3
400046a0:	b8 10 20 01 	mov  1, %i4
400046a4:	88 10 20 00 	clr  %g4
400046a8:	80 a7 60 00 	cmp  %i5, 0
400046ac:	02 80 00 38 	be  4000478c <gen_tf+0x12c>
400046b0:	82 10 20 00 	clr  %g1
400046b4:	85 30 c0 01 	srl  %g3, %g1, %g2
400046b8:	80 88 a0 01 	btst  1, %g2
400046bc:	22 80 00 06 	be,a   400046d4 <gen_tf+0x74>
400046c0:	82 00 60 01 	inc  %g1
400046c4:	84 26 c0 01 	sub  %i3, %g1, %g2
400046c8:	85 2f 00 02 	sll  %i4, %g2, %g2
400046cc:	88 11 00 02 	or  %g4, %g2, %g4
400046d0:	82 00 60 01 	inc  %g1
400046d4:	80 a0 40 1d 	cmp  %g1, %i5
400046d8:	12 bf ff f8 	bne  400046b8 <gen_tf+0x58>
400046dc:	85 30 c0 01 	srl  %g3, %g1, %g2
400046e0:	83 28 e0 02 	sll  %g3, 2, %g1
400046e4:	86 00 e0 01 	inc  %g3
400046e8:	80 a0 e0 80 	cmp  %g3, 0x80
400046ec:	12 bf ff ee 	bne  400046a4 <gen_tf+0x44>
400046f0:	c8 26 80 01 	st  %g4, [ %i2 + %g1 ]
400046f4:	b8 10 20 00 	clr  %i4
400046f8:	b6 10 20 01 	mov  1, %i3
400046fc:	ba 10 20 01 	mov  1, %i5
40004700:	a2 07 ba 00 	add  %fp, -1536, %l1
40004704:	a0 07 bc 00 	add  %fp, -1024, %l0
40004708:	f6 24 00 1c 	st  %i3, [ %l0 + %i4 ]
4000470c:	fa 24 40 1c 	st  %i5, [ %l1 + %i4 ]
40004710:	94 10 20 00 	clr  %o2
40004714:	96 10 2d 01 	mov  0xd01, %o3
40004718:	91 37 60 1c 	srl  %i5, 0x1c, %o0
4000471c:	93 2f 60 04 	sll  %i5, 4, %o1
40004720:	92 82 40 1d 	addcc  %o1, %i5, %o1
40004724:	40 00 0b 77 	call  40007500 <__umoddi3>
40004728:	90 42 20 00 	addx  %o0, 0, %o0
4000472c:	94 10 20 00 	clr  %o2
40004730:	ba 10 00 09 	mov  %o1, %i5
40004734:	92 56 e4 97 	umul  %i3, 0x497, %o1
40004738:	91 40 00 00 	rd  %y, %o0
4000473c:	40 00 0b 71 	call  40007500 <__umoddi3>
40004740:	96 10 2d 01 	mov  0xd01, %o3
40004744:	b8 07 20 04 	add  %i4, 4, %i4
40004748:	80 a7 22 00 	cmp  %i4, 0x200
4000474c:	12 bf ff ef 	bne  40004708 <gen_tf+0xa8>
40004750:	b6 10 00 09 	mov  %o1, %i3
40004754:	82 10 20 00 	clr  %g1
40004758:	c4 06 80 01 	ld  [ %i2 + %g1 ], %g2
4000475c:	85 28 a0 02 	sll  %g2, 2, %g2
40004760:	84 07 80 02 	add  %fp, %g2, %g2
40004764:	c6 00 ba 00 	ld  [ %g2 + -1536 ], %g3
40004768:	c6 26 00 01 	st  %g3, [ %i0 + %g1 ]
4000476c:	c4 00 bc 00 	ld  [ %g2 + -1024 ], %g2
40004770:	c4 26 40 01 	st  %g2, [ %i1 + %g1 ]
40004774:	82 00 60 04 	add  %g1, 4, %g1
40004778:	80 a0 62 00 	cmp  %g1, 0x200
4000477c:	32 bf ff f8 	bne,a   4000475c <gen_tf+0xfc>
40004780:	c4 06 80 01 	ld  [ %i2 + %g1 ], %g2
40004784:	81 c7 e0 08 	ret 
40004788:	81 e8 00 00 	restore 
4000478c:	83 28 e0 02 	sll  %g3, 2, %g1
40004790:	88 10 00 1d 	mov  %i5, %g4
40004794:	86 00 e0 01 	inc  %g3
40004798:	80 a0 e0 80 	cmp  %g3, 0x80
4000479c:	12 bf ff c2 	bne  400046a4 <gen_tf+0x44>
400047a0:	c8 26 80 01 	st  %g4, [ %i2 + %g1 ]
400047a4:	10 bf ff d5 	b  400046f8 <gen_tf+0x98>
400047a8:	b8 10 20 00 	clr  %i4
400047ac:	03 20 00 00 	sethi  %hi(0x80000000), %g1
400047b0:	95 a0 1a 48 	fdtoi  %f8, %f10
400047b4:	d5 27 b9 fc 	st  %f10, [ %fp + -1540 ]
400047b8:	fa 07 b9 fc 	ld  [ %fp + -1540 ], %i5
400047bc:	10 bf ff b6 	b  40004694 <gen_tf+0x34>
400047c0:	ba 1f 40 01 	xor  %i5, %g1, %i5

400047c4 <ntt_256>:
400047c4:	9d e3 bb a0 	save  %sp, -1120, %sp
400047c8:	82 10 20 00 	clr  %g1
400047cc:	84 10 00 18 	mov  %i0, %g2
400047d0:	b8 07 bc 00 	add  %fp, -1024, %i4
400047d4:	ba 07 be 00 	add  %fp, -512, %i5
400047d8:	c8 00 80 00 	ld  [ %g2 ], %g4
400047dc:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
400047e0:	c8 27 00 01 	st  %g4, [ %i4 + %g1 ]
400047e4:	c6 27 40 01 	st  %g3, [ %i5 + %g1 ]
400047e8:	82 00 60 04 	add  %g1, 4, %g1
400047ec:	80 a0 62 00 	cmp  %g1, 0x200
400047f0:	12 bf ff fa 	bne  400047d8 <ntt_256+0x14>
400047f4:	84 00 a0 08 	add  %g2, 8, %g2
400047f8:	90 10 00 1c 	mov  %i4, %o0
400047fc:	7f ff ff 40 	call  400044fc <ct_ntt>
40004800:	92 10 00 19 	mov  %i1, %o1
40004804:	90 10 00 1d 	mov  %i5, %o0
40004808:	7f ff ff 3d 	call  400044fc <ct_ntt>
4000480c:	92 10 00 19 	mov  %i1, %o1
40004810:	82 10 20 00 	clr  %g1
40004814:	c4 07 00 01 	ld  [ %i4 + %g1 ], %g2
40004818:	c4 26 00 01 	st  %g2, [ %i0 + %g1 ]
4000481c:	c6 07 40 01 	ld  [ %i5 + %g1 ], %g3
40004820:	84 06 00 01 	add  %i0, %g1, %g2
40004824:	82 00 60 04 	add  %g1, 4, %g1
40004828:	80 a0 62 00 	cmp  %g1, 0x200
4000482c:	12 bf ff fa 	bne  40004814 <ntt_256+0x50>
40004830:	c6 20 a2 00 	st  %g3, [ %g2 + 0x200 ]
40004834:	81 c7 e0 08 	ret 
40004838:	81 e8 00 00 	restore 

4000483c <cortos_init_logging>:
4000483c:	84 10 20 01 	mov  1, %g2
40004840:	03 10 00 49 	sethi  %hi(0x40012400), %g1
40004844:	82 10 62 70 	or  %g1, 0x270, %g1	! 40012670 <allocatedLocksNc>
40004848:	c4 28 60 04 	stb  %g2, [ %g1 + 4 ]
4000484c:	05 10 00 50 	sethi  %hi(0x40014000), %g2
40004850:	03 10 00 48 	sethi  %hi(0x40012000), %g1
40004854:	84 10 a0 04 	or  %g2, 4, %g2
40004858:	81 c3 e0 08 	retl 
4000485c:	c4 20 60 00 	st  %g2, [ %g1 ]

40004860 <__cortos_log_printf>:
40004860:	9d e3 bb 80 	save  %sp, -1152, %sp
40004864:	21 10 00 48 	sethi  %hi(0x40012000), %l0
40004868:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
4000486c:	7f ff ee ac 	call  4000031c <cortos_lock_acquire_buzy>
40004870:	d0 04 20 00 	ld  [ %l0 ], %o0
40004874:	40 00 00 ee 	call  40004c2c <cortos_get_clock_time>
40004878:	01 00 00 00 	nop 
4000487c:	a3 47 40 00 	rd  %asr29, %l1
40004880:	82 10 00 11 	mov  %l1, %g1
40004884:	d0 3f bb f0 	std  %o0, [ %fp + -1040 ]
40004888:	96 08 60 ff 	and  %g1, 0xff, %o3
4000488c:	95 30 60 08 	srl  %g1, 8, %o2
40004890:	c2 07 bb f0 	ld  [ %fp + -1040 ], %g1
40004894:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40004898:	c2 07 bb f4 	ld  [ %fp + -1036 ], %g1
4000489c:	92 10 00 18 	mov  %i0, %o1
400048a0:	c2 23 a0 64 	st  %g1, [ %sp + 0x64 ]
400048a4:	98 10 00 19 	mov  %i1, %o4
400048a8:	9a 10 00 1b 	mov  %i3, %o5
400048ac:	94 0a a0 ff 	and  %o2, 0xff, %o2
400048b0:	f4 23 a0 5c 	st  %i2, [ %sp + 0x5c ]
400048b4:	11 10 00 46 	sethi  %hi(0x40011800), %o0
400048b8:	7f ff f8 bd 	call  40002bac <printf_>
400048bc:	90 12 23 c0 	or  %o0, 0x3c0, %o0	! 40011bc0 <__clz_tab+0x4d8>
400048c0:	94 07 a0 58 	add  %fp, 0x58, %o2
400048c4:	b0 10 00 08 	mov  %o0, %i0
400048c8:	d4 27 bb fc 	st  %o2, [ %fp + -1028 ]
400048cc:	ba 07 bc 00 	add  %fp, -1024, %i5
400048d0:	92 10 00 1c 	mov  %i4, %o1
400048d4:	7f ff f8 a1 	call  40002b58 <vsprintf_>
400048d8:	90 10 00 1d 	mov  %i5, %o0
400048dc:	c2 0f bc 00 	ldub  [ %fp + -1024 ], %g1
400048e0:	91 28 60 18 	sll  %g1, 0x18, %o0
400048e4:	80 a2 20 00 	cmp  %o0, 0
400048e8:	22 80 00 0c 	be,a   40004918 <__cortos_log_printf+0xb8>
400048ec:	11 10 00 46 	sethi  %hi(0x40011800), %o0
400048f0:	ba 27 40 18 	sub  %i5, %i0, %i5
400048f4:	7f ff f8 5b 	call  40002a60 <uart_send_char>
400048f8:	91 3a 20 18 	sra  %o0, 0x18, %o0
400048fc:	b0 06 20 01 	inc  %i0
40004900:	c2 0f 40 18 	ldub  [ %i5 + %i0 ], %g1
40004904:	91 28 60 18 	sll  %g1, 0x18, %o0
40004908:	80 a2 20 00 	cmp  %o0, 0
4000490c:	12 bf ff fa 	bne  400048f4 <__cortos_log_printf+0x94>
40004910:	01 00 00 00 	nop 
40004914:	11 10 00 46 	sethi  %hi(0x40011800), %o0
40004918:	7f ff f8 a5 	call  40002bac <printf_>
4000491c:	90 12 23 88 	or  %o0, 0x388, %o0	! 40011b88 <__clz_tab+0x4a0>
40004920:	b0 02 00 18 	add  %o0, %i0, %i0
40004924:	7f ff ee 98 	call  40000384 <cortos_lock_release>
40004928:	d0 04 20 00 	ld  [ %l0 ], %o0
4000492c:	81 c7 e0 08 	ret 
40004930:	81 e8 00 00 	restore 

40004934 <__cortos_bpool>:
40004934:	9d e3 bf a0 	save  %sp, -96, %sp
40004938:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
4000493c:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1	! 40012008 <bgetLockAddr>
40004940:	80 a0 60 00 	cmp  %g1, 0
40004944:	12 80 00 0b 	bne  40004970 <__cortos_bpool+0x3c>
40004948:	11 10 00 54 	sethi  %hi(0x40015000), %o0
4000494c:	40 00 01 25 	call  40004de0 <bpool>
40004950:	13 00 00 04 	sethi  %hi(0x1000), %o1
40004954:	03 10 00 49 	sethi  %hi(0x40012400), %g1
40004958:	82 10 62 70 	or  %g1, 0x270, %g1	! 40012670 <allocatedLocksNc>
4000495c:	84 10 20 01 	mov  1, %g2
40004960:	c4 28 60 02 	stb  %g2, [ %g1 + 2 ]
40004964:	03 10 00 50 	sethi  %hi(0x40014000), %g1
40004968:	82 10 60 02 	or  %g1, 2, %g1	! 40014002 <ajit_global_sw_trap_handlers+0x1792>
4000496c:	c2 27 60 08 	st  %g1, [ %i5 + 8 ]
40004970:	81 c7 e0 08 	ret 
40004974:	81 e8 00 00 	restore 

40004978 <cortos_bget>:
40004978:	9d e3 bf a0 	save  %sp, -96, %sp
4000497c:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
40004980:	7f ff ee 67 	call  4000031c <cortos_lock_acquire_buzy>
40004984:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0	! 40012008 <bgetLockAddr>
40004988:	40 00 00 e6 	call  40004d20 <bget>
4000498c:	90 10 00 18 	mov  %i0, %o0
40004990:	b0 10 00 08 	mov  %o0, %i0
40004994:	7f ff ee 7c 	call  40000384 <cortos_lock_release>
40004998:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0
4000499c:	81 c7 e0 08 	ret 
400049a0:	81 e8 00 00 	restore 

400049a4 <cortos_brel>:
400049a4:	9d e3 bf a0 	save  %sp, -96, %sp
400049a8:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
400049ac:	7f ff ee 5c 	call  4000031c <cortos_lock_acquire_buzy>
400049b0:	d0 07 60 08 	ld  [ %i5 + 8 ], %o0	! 40012008 <bgetLockAddr>
400049b4:	40 00 01 1c 	call  40004e24 <brel>
400049b8:	90 10 00 18 	mov  %i0, %o0
400049bc:	f0 07 60 08 	ld  [ %i5 + 8 ], %i0
400049c0:	7f ff ee 71 	call  40000384 <cortos_lock_release>
400049c4:	81 e8 00 00 	restore 

400049c8 <__cortos_bpool_ncram>:
400049c8:	9d e3 bf a0 	save  %sp, -96, %sp
400049cc:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
400049d0:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1	! 40012004 <bgetNcramLockAddr>
400049d4:	80 a0 60 00 	cmp  %g1, 0
400049d8:	12 80 00 0b 	bne  40004a04 <__cortos_bpool_ncram+0x3c>
400049dc:	90 10 20 00 	clr  %o0
400049e0:	40 00 00 55 	call  40004b34 <bpool_ncram>
400049e4:	92 10 3f ff 	mov  -1, %o1
400049e8:	03 10 00 49 	sethi  %hi(0x40012400), %g1
400049ec:	82 10 62 70 	or  %g1, 0x270, %g1	! 40012670 <allocatedLocksNc>
400049f0:	84 10 20 01 	mov  1, %g2
400049f4:	c4 28 60 03 	stb  %g2, [ %g1 + 3 ]
400049f8:	03 10 00 50 	sethi  %hi(0x40014000), %g1
400049fc:	82 10 60 03 	or  %g1, 3, %g1	! 40014003 <ajit_global_sw_trap_handlers+0x1793>
40004a00:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
40004a04:	81 c7 e0 08 	ret 
40004a08:	81 e8 00 00 	restore 

40004a0c <cortos_bget_ncram>:
40004a0c:	9d e3 bf a0 	save  %sp, -96, %sp
40004a10:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
40004a14:	7f ff ee 42 	call  4000031c <cortos_lock_acquire_buzy>
40004a18:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0	! 40012004 <bgetNcramLockAddr>
40004a1c:	40 00 00 10 	call  40004a5c <bget_ncram>
40004a20:	90 10 00 18 	mov  %i0, %o0
40004a24:	b0 10 00 08 	mov  %o0, %i0
40004a28:	7f ff ee 57 	call  40000384 <cortos_lock_release>
40004a2c:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0
40004a30:	81 c7 e0 08 	ret 
40004a34:	81 e8 00 00 	restore 

40004a38 <cortos_brel_ncram>:
40004a38:	9d e3 bf a0 	save  %sp, -96, %sp
40004a3c:	3b 10 00 48 	sethi  %hi(0x40012000), %i5
40004a40:	7f ff ee 37 	call  4000031c <cortos_lock_acquire_buzy>
40004a44:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0	! 40012004 <bgetNcramLockAddr>
40004a48:	40 00 00 4c 	call  40004b78 <brel_ncram>
40004a4c:	90 10 00 18 	mov  %i0, %o0
40004a50:	f0 07 60 04 	ld  [ %i5 + 4 ], %i0
40004a54:	7f ff ee 4c 	call  40000384 <cortos_lock_release>
40004a58:	81 e8 00 00 	restore 

40004a5c <bget_ncram>:
40004a5c:	83 3a 20 1f 	sra  %o0, 0x1f, %g1
40004a60:	83 30 60 1c 	srl  %g1, 0x1c, %g1
40004a64:	84 02 00 01 	add  %o0, %g1, %g2
40004a68:	84 08 a0 0f 	and  %g2, 0xf, %g2
40004a6c:	82 20 80 01 	sub  %g2, %g1, %g1
40004a70:	90 00 40 08 	add  %g1, %o0, %o0
40004a74:	80 a2 20 0f 	cmp  %o0, 0xf
40004a78:	08 80 00 23 	bleu  40004b04 <bget_ncram+0xa8>
40004a7c:	86 10 20 18 	mov  0x18, %g3
40004a80:	88 02 20 0f 	add  %o0, 0xf, %g4
40004a84:	88 09 3f f0 	and  %g4, -16, %g4
40004a88:	88 01 20 08 	add  %g4, 8, %g4
40004a8c:	86 10 00 04 	mov  %g4, %g3
40004a90:	05 10 00 47 	sethi  %hi(0x40011c00), %g2
40004a94:	84 10 a0 68 	or  %g2, 0x68, %g2	! 40011c68 <freelist_ncram>
40004a98:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
40004a9c:	80 a2 00 02 	cmp  %o0, %g2
40004aa0:	32 80 00 08 	bne,a   40004ac0 <bget_ncram+0x64>
40004aa4:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40004aa8:	81 c3 e0 08 	retl 
40004aac:	90 10 20 00 	clr  %o0
40004ab0:	80 a2 00 02 	cmp  %o0, %g2
40004ab4:	02 80 00 12 	be  40004afc <bget_ncram+0xa0>
40004ab8:	01 00 00 00 	nop 
40004abc:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40004ac0:	80 a0 40 03 	cmp  %g1, %g3
40004ac4:	26 bf ff fb 	bl,a   40004ab0 <bget_ncram+0x54>
40004ac8:	d0 02 20 08 	ld  [ %o0 + 8 ], %o0
40004acc:	84 20 40 03 	sub  %g1, %g3, %g2
40004ad0:	80 a0 a0 18 	cmp  %g2, 0x18
40004ad4:	28 80 00 0e 	bleu,a   40004b0c <bget_ncram+0xb0>
40004ad8:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40004adc:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40004ae0:	c4 22 00 02 	st  %g2, [ %o0 + %g2 ]
40004ae4:	86 20 00 03 	neg  %g3
40004ae8:	90 02 00 02 	add  %o0, %g2, %o0
40004aec:	c0 22 00 04 	clr  [ %o0 + %g4 ]
40004af0:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40004af4:	81 c3 e0 08 	retl 
40004af8:	90 02 20 08 	add  %o0, 8, %o0
40004afc:	81 c3 e0 08 	retl 
40004b00:	90 10 20 00 	clr  %o0
40004b04:	10 bf ff e3 	b  40004a90 <bget_ncram+0x34>
40004b08:	88 10 20 18 	mov  0x18, %g4
40004b0c:	c4 02 20 0c 	ld  [ %o0 + 0xc ], %g2
40004b10:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
40004b14:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40004b18:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40004b1c:	c0 22 00 01 	clr  [ %o0 + %g1 ]
40004b20:	84 20 00 01 	neg  %g1, %g2
40004b24:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40004b28:	90 02 20 08 	add  %o0, 8, %o0
40004b2c:	81 c3 e0 08 	retl 
40004b30:	01 00 00 00 	nop 

40004b34 <bpool_ncram>:
40004b34:	03 10 00 47 	sethi  %hi(0x40011c00), %g1
40004b38:	82 10 60 68 	or  %g1, 0x68, %g1	! 40011c68 <freelist_ncram>
40004b3c:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40004b40:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
40004b44:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40004b48:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
40004b4c:	c0 22 00 00 	clr  [ %o0 ]
40004b50:	c2 02 20 0c 	ld  [ %o0 + 0xc ], %g1
40004b54:	92 0a 7f f0 	and  %o1, -16, %o1
40004b58:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
40004b5c:	92 02 7f f8 	add  %o1, -8, %o1
40004b60:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
40004b64:	82 02 00 09 	add  %o0, %o1, %g1
40004b68:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40004b6c:	d2 22 00 09 	st  %o1, [ %o0 + %o1 ]
40004b70:	81 c3 e0 08 	retl 
40004b74:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

40004b78 <brel_ncram>:
40004b78:	c2 02 3f f8 	ld  [ %o0 + -8 ], %g1
40004b7c:	80 a0 60 00 	cmp  %g1, 0
40004b80:	02 80 00 16 	be  40004bd8 <brel_ncram+0x60>
40004b84:	84 02 3f f8 	add  %o0, -8, %g2
40004b88:	84 20 80 01 	sub  %g2, %g1, %g2
40004b8c:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40004b90:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
40004b94:	82 20 c0 01 	sub  %g3, %g1, %g1
40004b98:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40004b9c:	86 00 80 01 	add  %g2, %g1, %g3
40004ba0:	c8 00 e0 04 	ld  [ %g3 + 4 ], %g4
40004ba4:	80 a1 20 00 	cmp  %g4, 0
40004ba8:	04 80 00 0a 	ble  40004bd0 <brel_ncram+0x58>
40004bac:	01 00 00 00 	nop 
40004bb0:	da 00 e0 0c 	ld  [ %g3 + 0xc ], %o5
40004bb4:	82 00 40 04 	add  %g1, %g4, %g1
40004bb8:	d8 00 e0 08 	ld  [ %g3 + 8 ], %o4
40004bbc:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40004bc0:	d8 23 60 08 	st  %o4, [ %o5 + 8 ]
40004bc4:	c8 00 e0 08 	ld  [ %g3 + 8 ], %g4
40004bc8:	86 00 80 01 	add  %g2, %g1, %g3
40004bcc:	da 21 20 0c 	st  %o5, [ %g4 + 0xc ]
40004bd0:	81 c3 e0 08 	retl 
40004bd4:	c2 20 c0 00 	st  %g1, [ %g3 ]
40004bd8:	07 10 00 47 	sethi  %hi(0x40011c00), %g3
40004bdc:	86 10 e0 68 	or  %g3, 0x68, %g3	! 40011c68 <freelist_ncram>
40004be0:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
40004be4:	c6 22 00 00 	st  %g3, [ %o0 ]
40004be8:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
40004bec:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40004bf0:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40004bf4:	c6 02 20 04 	ld  [ %o0 + 4 ], %g3
40004bf8:	82 20 00 01 	neg  %g1
40004bfc:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
40004c00:	10 bf ff e7 	b  40004b9c <brel_ncram+0x24>
40004c04:	c2 22 3f fc 	st  %g1, [ %o0 + -4 ]

40004c08 <cortos_init_printing>:
40004c08:	84 10 20 01 	mov  1, %g2
40004c0c:	03 10 00 49 	sethi  %hi(0x40012400), %g1
40004c10:	82 10 62 70 	or  %g1, 0x270, %g1	! 40012670 <allocatedLocksNc>
40004c14:	c4 28 60 05 	stb  %g2, [ %g1 + 5 ]
40004c18:	05 10 00 50 	sethi  %hi(0x40014000), %g2
40004c1c:	03 10 00 48 	sethi  %hi(0x40012000), %g1
40004c20:	84 10 a0 05 	or  %g2, 5, %g2
40004c24:	81 c3 e0 08 	retl 
40004c28:	c4 20 60 0c 	st  %g2, [ %g1 + 0xc ]

40004c2c <cortos_get_clock_time>:
40004c2c:	82 13 c0 00 	mov  %o7, %g1
40004c30:	7f ff f8 f6 	call  40003008 <__ajit_get_clock_time>
40004c34:	9e 10 40 00 	mov  %g1, %o7

40004c38 <cortos_sleep>:
40004c38:	9d e3 bf a0 	save  %sp, -96, %sp
40004c3c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40004c40:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40004c44:	7f ff f8 fb 	call  40003030 <__ajit_sleep__>
40004c48:	01 00 00 00 	nop 
40004c4c:	81 e8 00 00 	restore 
40004c50:	81 c3 e0 08 	retl 
40004c54:	01 00 00 00 	nop 

40004c58 <cortos_get_thread_id>:
40004c58:	9d e3 bf a0 	save  %sp, -96, %sp
40004c5c:	a3 47 40 00 	rd  %asr29, %l1
40004c60:	82 10 00 11 	mov  %l1, %g1
40004c64:	b1 30 60 07 	srl  %g1, 7, %i0
40004c68:	b0 0e 21 fe 	and  %i0, 0x1fe, %i0
40004c6c:	82 06 00 01 	add  %i0, %g1, %g1
40004c70:	b1 28 60 18 	sll  %g1, 0x18, %i0
40004c74:	b1 3e 20 18 	sra  %i0, 0x18, %i0
40004c78:	81 c7 e0 08 	ret 
40004c7c:	81 e8 00 00 	restore 

40004c80 <cortos_IsNcRamAddr>:
40004c80:	81 c3 e0 08 	retl 
40004c84:	90 10 20 00 	clr  %o0

40004c88 <cortos_vprintf>:
40004c88:	9d e3 bb a0 	save  %sp, -1120, %sp
40004c8c:	92 10 00 18 	mov  %i0, %o1
40004c90:	94 10 00 19 	mov  %i1, %o2
40004c94:	ba 07 bc 00 	add  %fp, -1024, %i5
40004c98:	7f ff f7 b0 	call  40002b58 <vsprintf_>
40004c9c:	90 10 00 1d 	mov  %i5, %o0
40004ca0:	39 10 00 48 	sethi  %hi(0x40012000), %i4
40004ca4:	7f ff ed 9e 	call  4000031c <cortos_lock_acquire_buzy>
40004ca8:	d0 07 20 0c 	ld  [ %i4 + 0xc ], %o0	! 4001200c <printingLockAddr>
40004cac:	d0 0f bc 00 	ldub  [ %fp + -1024 ], %o0
40004cb0:	91 2a 20 18 	sll  %o0, 0x18, %o0
40004cb4:	80 a2 20 00 	cmp  %o0, 0
40004cb8:	02 80 00 0a 	be  40004ce0 <cortos_vprintf+0x58>
40004cbc:	b0 10 20 00 	clr  %i0
40004cc0:	7f ff f7 68 	call  40002a60 <uart_send_char>
40004cc4:	91 3a 20 18 	sra  %o0, 0x18, %o0
40004cc8:	b0 06 20 01 	inc  %i0
40004ccc:	d0 0f 40 18 	ldub  [ %i5 + %i0 ], %o0
40004cd0:	91 2a 20 18 	sll  %o0, 0x18, %o0
40004cd4:	80 a2 20 00 	cmp  %o0, 0
40004cd8:	12 bf ff fa 	bne  40004cc0 <cortos_vprintf+0x38>
40004cdc:	01 00 00 00 	nop 
40004ce0:	7f ff ed a9 	call  40000384 <cortos_lock_release>
40004ce4:	d0 07 20 0c 	ld  [ %i4 + 0xc ], %o0
40004ce8:	81 c7 e0 08 	ret 
40004cec:	81 e8 00 00 	restore 

40004cf0 <cortos_printf>:
40004cf0:	9d e3 bf 98 	save  %sp, -104, %sp
40004cf4:	92 07 a0 48 	add  %fp, 0x48, %o1
40004cf8:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004cfc:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004d00:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40004d04:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40004d08:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40004d0c:	d2 27 bf fc 	st  %o1, [ %fp + -4 ]
40004d10:	7f ff ff de 	call  40004c88 <cortos_vprintf>
40004d14:	90 10 00 18 	mov  %i0, %o0
40004d18:	81 c7 e0 08 	ret 
40004d1c:	91 e8 00 08 	restore  %g0, %o0, %o0

40004d20 <bget>:
40004d20:	80 a2 20 07 	cmp  %o0, 7
40004d24:	08 80 00 23 	bleu  40004db0 <bget+0x90>
40004d28:	86 10 20 10 	mov  0x10, %g3
40004d2c:	88 02 20 07 	add  %o0, 7, %g4
40004d30:	88 09 3f f8 	and  %g4, -8, %g4
40004d34:	88 01 20 08 	add  %g4, 8, %g4
40004d38:	86 10 00 04 	mov  %g4, %g3
40004d3c:	05 10 00 47 	sethi  %hi(0x40011c00), %g2
40004d40:	84 10 a0 78 	or  %g2, 0x78, %g2	! 40011c78 <freelist>
40004d44:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
40004d48:	80 a2 00 02 	cmp  %o0, %g2
40004d4c:	32 80 00 08 	bne,a   40004d6c <bget+0x4c>
40004d50:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40004d54:	81 c3 e0 08 	retl 
40004d58:	90 10 20 00 	clr  %o0
40004d5c:	80 a2 00 02 	cmp  %o0, %g2
40004d60:	02 80 00 12 	be  40004da8 <bget+0x88>
40004d64:	01 00 00 00 	nop 
40004d68:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40004d6c:	80 a0 40 03 	cmp  %g1, %g3
40004d70:	26 bf ff fb 	bl,a   40004d5c <bget+0x3c>
40004d74:	d0 02 20 08 	ld  [ %o0 + 8 ], %o0
40004d78:	84 20 40 03 	sub  %g1, %g3, %g2
40004d7c:	80 a0 a0 10 	cmp  %g2, 0x10
40004d80:	28 80 00 0e 	bleu,a   40004db8 <bget+0x98>
40004d84:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40004d88:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40004d8c:	c4 22 00 02 	st  %g2, [ %o0 + %g2 ]
40004d90:	86 20 00 03 	neg  %g3
40004d94:	90 02 00 02 	add  %o0, %g2, %o0
40004d98:	c0 22 00 04 	clr  [ %o0 + %g4 ]
40004d9c:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40004da0:	81 c3 e0 08 	retl 
40004da4:	90 02 20 08 	add  %o0, 8, %o0
40004da8:	81 c3 e0 08 	retl 
40004dac:	90 10 20 00 	clr  %o0
40004db0:	10 bf ff e3 	b  40004d3c <bget+0x1c>
40004db4:	88 10 20 10 	mov  0x10, %g4
40004db8:	c4 02 20 0c 	ld  [ %o0 + 0xc ], %g2
40004dbc:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
40004dc0:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40004dc4:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40004dc8:	c0 22 00 01 	clr  [ %o0 + %g1 ]
40004dcc:	84 20 00 01 	neg  %g1, %g2
40004dd0:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40004dd4:	90 02 20 08 	add  %o0, 8, %o0
40004dd8:	81 c3 e0 08 	retl 
40004ddc:	01 00 00 00 	nop 

40004de0 <bpool>:
40004de0:	03 10 00 47 	sethi  %hi(0x40011c00), %g1
40004de4:	82 10 60 78 	or  %g1, 0x78, %g1	! 40011c78 <freelist>
40004de8:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40004dec:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
40004df0:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40004df4:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
40004df8:	c0 22 00 00 	clr  [ %o0 ]
40004dfc:	c2 02 20 0c 	ld  [ %o0 + 0xc ], %g1
40004e00:	92 0a 7f f8 	and  %o1, -8, %o1
40004e04:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
40004e08:	92 02 7f f8 	add  %o1, -8, %o1
40004e0c:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
40004e10:	82 02 00 09 	add  %o0, %o1, %g1
40004e14:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40004e18:	d2 22 00 09 	st  %o1, [ %o0 + %o1 ]
40004e1c:	81 c3 e0 08 	retl 
40004e20:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

40004e24 <brel>:
40004e24:	c2 02 3f f8 	ld  [ %o0 + -8 ], %g1
40004e28:	80 a0 60 00 	cmp  %g1, 0
40004e2c:	02 80 00 16 	be  40004e84 <brel+0x60>
40004e30:	84 02 3f f8 	add  %o0, -8, %g2
40004e34:	84 20 80 01 	sub  %g2, %g1, %g2
40004e38:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40004e3c:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
40004e40:	82 20 c0 01 	sub  %g3, %g1, %g1
40004e44:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40004e48:	86 00 80 01 	add  %g2, %g1, %g3
40004e4c:	c8 00 e0 04 	ld  [ %g3 + 4 ], %g4
40004e50:	80 a1 20 00 	cmp  %g4, 0
40004e54:	04 80 00 0a 	ble  40004e7c <brel+0x58>
40004e58:	01 00 00 00 	nop 
40004e5c:	da 00 e0 0c 	ld  [ %g3 + 0xc ], %o5
40004e60:	82 00 40 04 	add  %g1, %g4, %g1
40004e64:	d8 00 e0 08 	ld  [ %g3 + 8 ], %o4
40004e68:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40004e6c:	d8 23 60 08 	st  %o4, [ %o5 + 8 ]
40004e70:	c8 00 e0 08 	ld  [ %g3 + 8 ], %g4
40004e74:	86 00 80 01 	add  %g2, %g1, %g3
40004e78:	da 21 20 0c 	st  %o5, [ %g4 + 0xc ]
40004e7c:	81 c3 e0 08 	retl 
40004e80:	c2 20 c0 00 	st  %g1, [ %g3 ]
40004e84:	07 10 00 47 	sethi  %hi(0x40011c00), %g3
40004e88:	86 10 e0 78 	or  %g3, 0x78, %g3	! 40011c78 <freelist>
40004e8c:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
40004e90:	c6 22 00 00 	st  %g3, [ %o0 ]
40004e94:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
40004e98:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40004e9c:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40004ea0:	c6 02 20 04 	ld  [ %o0 + 4 ], %g3
40004ea4:	82 20 00 01 	neg  %g1
40004ea8:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
40004eac:	10 bf ff e7 	b  40004e48 <brel+0x24>
40004eb0:	c2 22 3f fc 	st  %g1, [ %o0 + -4 ]

40004eb4 <__ieee754_log2>:
40004eb4:	9d e3 bf 90 	save  %sp, -112, %sp
40004eb8:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
40004ebc:	2f 00 00 33 	sethi  %hi(0xcc00), %l7
40004ec0:	40 00 18 50 	call  4000b000 <__sparc_get_pc_thunk.l7>
40004ec4:	ae 05 e1 c8 	add  %l7, 0x1c8, %l7	! cdc8 <__DYNAMIC+0xcdc8>
40004ec8:	09 00 03 ff 	sethi  %hi(0xffc00), %g4
40004ecc:	88 11 23 ff 	or  %g4, 0x3ff, %g4	! fffff <__DYNAMIC+0xfffff>
40004ed0:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40004ed4:	80 a6 00 04 	cmp  %i0, %g4
40004ed8:	14 80 00 1e 	bg  40004f50 <__ieee754_log2+0x9c>
40004edc:	84 10 00 18 	mov  %i0, %g2
40004ee0:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40004ee4:	84 2e 00 02 	andn  %i0, %g2, %g2
40004ee8:	80 90 80 19 	orcc  %g2, %i1, %g0
40004eec:	32 80 00 0a 	bne,a   40004f14 <__ieee754_log2+0x60>
40004ef0:	80 a6 20 00 	cmp  %i0, 0
40004ef4:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
40004ef8:	03 00 00 00 	sethi  %hi(0), %g1
40004efc:	82 18 7f 68 	xor  %g1, -152, %g1
40004f00:	82 05 c0 01 	add  %l7, %g1, %g1
40004f04:	c1 18 40 00 	ldd  [ %g1 ], %f0
40004f08:	81 a0 09 c8 	fdivd  %f0, %f8, %f0
40004f0c:	81 c7 e0 08 	ret 
40004f10:	81 e8 00 00 	restore 
40004f14:	16 80 00 06 	bge  40004f2c <__ieee754_log2+0x78>
40004f18:	03 00 00 00 	sethi  %hi(0), %g1
40004f1c:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
40004f20:	81 a2 09 c8 	fdivd  %f8, %f8, %f0
40004f24:	81 c7 e0 08 	ret 
40004f28:	81 e8 00 00 	restore 
40004f2c:	82 18 7f 70 	xor  %g1, -144, %g1
40004f30:	82 05 c0 01 	add  %l7, %g1, %g1
40004f34:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004f38:	82 10 3f ca 	mov  -54, %g1
40004f3c:	91 a2 09 4a 	fmuld  %f8, %f10, %f8
40004f40:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40004f44:	f8 1f bf f8 	ldd  [ %fp + -8 ], %i4
40004f48:	10 80 00 03 	b  40004f54 <__ieee754_log2+0xa0>
40004f4c:	84 10 00 1c 	mov  %i4, %g2
40004f50:	82 10 20 00 	clr  %g1
40004f54:	07 1f fb ff 	sethi  %hi(0x7feffc00), %g3
40004f58:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 7fefffff <ajit_global_sw_trap_handlers+0x3feed78f>
40004f5c:	80 a0 80 03 	cmp  %g2, %g3
40004f60:	04 80 00 05 	ble  40004f74 <__ieee754_log2+0xc0>
40004f64:	09 00 04 00 	sethi  %hi(0x100000), %g4
40004f68:	81 a2 08 48 	faddd  %f8, %f8, %f0
40004f6c:	81 c7 e0 08 	ret 
40004f70:	81 e8 00 00 	restore 
40004f74:	bb 38 a0 14 	sra  %g2, 0x14, %i5
40004f78:	07 00 03 ff 	sethi  %hi(0xffc00), %g3
40004f7c:	ba 07 7c 01 	add  %i5, -1023, %i5
40004f80:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40004f84:	ba 00 40 1d 	add  %g1, %i5, %i5
40004f88:	84 08 80 03 	and  %g2, %g3, %g2
40004f8c:	03 00 02 57 	sethi  %hi(0x95c00), %g1
40004f90:	82 10 63 64 	or  %g1, 0x364, %g1	! 95f64 <__DYNAMIC+0x95f64>
40004f94:	82 00 80 01 	add  %g2, %g1, %g1
40004f98:	82 08 40 04 	and  %g1, %g4, %g1
40004f9c:	09 0f fc 00 	sethi  %hi(0x3ff00000), %g4
40004fa0:	88 18 40 04 	xor  %g1, %g4, %g4
40004fa4:	88 11 00 02 	or  %g4, %g2, %g4
40004fa8:	c8 27 bf f4 	st  %g4, [ %fp + -12 ]
40004fac:	89 38 60 14 	sra  %g1, 0x14, %g4
40004fb0:	d1 07 bf f4 	ld  [ %fp + -12 ], %f8
40004fb4:	88 07 40 04 	add  %i5, %g4, %g4
40004fb8:	03 00 00 00 	sethi  %hi(0), %g1
40004fbc:	c8 27 bf f4 	st  %g4, [ %fp + -12 ]
40004fc0:	82 18 7e 30 	xor  %g1, -464, %g1
40004fc4:	d5 07 bf f4 	ld  [ %fp + -12 ], %f10
40004fc8:	82 05 c0 01 	add  %l7, %g1, %g1
40004fcc:	81 a0 19 0a 	fitod  %f10, %f0
40004fd0:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004fd4:	82 00 a0 02 	add  %g2, 2, %g1
40004fd8:	86 08 40 03 	and  %g1, %g3, %g3
40004fdc:	80 a0 e0 02 	cmp  %g3, 2
40004fe0:	14 80 00 1c 	bg  40005050 <__ieee754_log2+0x19c>
40004fe4:	91 a2 08 ca 	fsubd  %f8, %f10, %f8
40004fe8:	03 00 00 00 	sethi  %hi(0), %g1
40004fec:	82 18 7d c0 	xor  %g1, -576, %g1
40004ff0:	82 05 c0 01 	add  %l7, %g1, %g1
40004ff4:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004ff8:	81 aa 0a 4a 	fcmpd  %f8, %f10
40004ffc:	01 00 00 00 	nop 
40005000:	13 bf ff c3 	fbe  40004f0c <__ieee754_log2+0x58>
40005004:	03 00 00 00 	sethi  %hi(0), %g1
40005008:	82 18 7f 78 	xor  %g1, -136, %g1
4000500c:	82 05 c0 01 	add  %l7, %g1, %g1
40005010:	99 a2 09 48 	fmuld  %f8, %f8, %f12
40005014:	d5 18 40 00 	ldd  [ %g1 ], %f10
40005018:	03 00 00 00 	sethi  %hi(0), %g1
4000501c:	95 a2 09 4a 	fmuld  %f8, %f10, %f10
40005020:	82 18 7d b0 	xor  %g1, -592, %g1
40005024:	82 05 c0 01 	add  %l7, %g1, %g1
40005028:	dd 18 40 00 	ldd  [ %g1 ], %f14
4000502c:	95 a3 88 ca 	fsubd  %f14, %f10, %f10
40005030:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
40005034:	03 00 00 00 	sethi  %hi(0), %g1
40005038:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
4000503c:	82 18 7e 08 	xor  %g1, -504, %g1
40005040:	82 05 c0 01 	add  %l7, %g1, %g1
40005044:	d5 18 40 00 	ldd  [ %g1 ], %f10
40005048:	10 80 00 4e 	b  40005180 <__ieee754_log2+0x2cc>
4000504c:	91 a2 09 ca 	fdivd  %f8, %f10, %f8
40005050:	03 00 00 00 	sethi  %hi(0), %g1
40005054:	82 18 7e 10 	xor  %g1, -496, %g1
40005058:	82 05 c0 01 	add  %l7, %g1, %g1
4000505c:	d9 18 40 00 	ldd  [ %g1 ], %f12
40005060:	03 00 00 00 	sethi  %hi(0), %g1
40005064:	82 18 7f 80 	xor  %g1, -128, %g1
40005068:	82 05 c0 01 	add  %l7, %g1, %g1
4000506c:	e1 18 40 00 	ldd  [ %g1 ], %f16
40005070:	03 00 00 00 	sethi  %hi(0), %g1
40005074:	82 18 7f 88 	xor  %g1, -120, %g1
40005078:	82 05 c0 01 	add  %l7, %g1, %g1
4000507c:	e5 18 40 00 	ldd  [ %g1 ], %f18
40005080:	03 00 00 00 	sethi  %hi(0), %g1
40005084:	82 18 7f 90 	xor  %g1, -112, %g1
40005088:	82 05 c0 01 	add  %l7, %g1, %g1
4000508c:	99 a2 08 4c 	faddd  %f8, %f12, %f12
40005090:	99 a2 09 cc 	fdivd  %f8, %f12, %f12
40005094:	9d a3 09 4c 	fmuld  %f12, %f12, %f14
40005098:	95 a3 89 4e 	fmuld  %f14, %f14, %f10
4000509c:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
400050a0:	a1 a4 08 52 	faddd  %f16, %f18, %f16
400050a4:	e5 18 40 00 	ldd  [ %g1 ], %f18
400050a8:	03 00 00 00 	sethi  %hi(0), %g1
400050ac:	82 18 7f 98 	xor  %g1, -104, %g1
400050b0:	82 05 c0 01 	add  %l7, %g1, %g1
400050b4:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
400050b8:	a1 a4 08 52 	faddd  %f16, %f18, %f16
400050bc:	e5 18 40 00 	ldd  [ %g1 ], %f18
400050c0:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
400050c4:	03 00 00 00 	sethi  %hi(0), %g1
400050c8:	a1 a4 08 52 	faddd  %f16, %f18, %f16
400050cc:	82 18 7f a0 	xor  %g1, -96, %g1
400050d0:	82 05 c0 01 	add  %l7, %g1, %g1
400050d4:	9d a3 89 50 	fmuld  %f14, %f16, %f14
400050d8:	e1 18 40 00 	ldd  [ %g1 ], %f16
400050dc:	03 00 00 00 	sethi  %hi(0), %g1
400050e0:	82 18 7f a8 	xor  %g1, -88, %g1
400050e4:	82 05 c0 01 	add  %l7, %g1, %g1
400050e8:	e5 18 40 00 	ldd  [ %g1 ], %f18
400050ec:	03 00 00 00 	sethi  %hi(0), %g1
400050f0:	82 18 7f b0 	xor  %g1, -80, %g1
400050f4:	82 05 c0 01 	add  %l7, %g1, %g1
400050f8:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
400050fc:	07 3f fe 7a 	sethi  %hi(0xfff9e800), %g3
40005100:	a1 a4 08 52 	faddd  %f16, %f18, %f16
40005104:	86 10 e3 86 	or  %g3, 0x386, %g3
40005108:	a1 a2 89 50 	fmuld  %f10, %f16, %f16
4000510c:	86 00 80 03 	add  %g2, %g3, %g3
40005110:	e5 18 40 00 	ldd  [ %g1 ], %f18
40005114:	03 00 01 ae 	sethi  %hi(0x6b800), %g1
40005118:	a1 a4 08 52 	faddd  %f16, %f18, %f16
4000511c:	82 10 60 51 	or  %g1, 0x51, %g1
40005120:	95 a2 89 50 	fmuld  %f10, %f16, %f10
40005124:	84 20 40 02 	sub  %g1, %g2, %g2
40005128:	80 90 80 03 	orcc  %g2, %g3, %g0
4000512c:	04 80 00 0d 	ble  40005160 <__ieee754_log2+0x2ac>
40005130:	95 a3 88 4a 	faddd  %f14, %f10, %f10
40005134:	03 00 00 00 	sethi  %hi(0), %g1
40005138:	82 18 7d b0 	xor  %g1, -592, %g1
4000513c:	82 05 c0 01 	add  %l7, %g1, %g1
40005140:	e1 18 40 00 	ldd  [ %g1 ], %f16
40005144:	a1 a2 09 50 	fmuld  %f8, %f16, %f16
40005148:	a1 a4 09 48 	fmuld  %f16, %f8, %f16
4000514c:	95 a4 08 4a 	faddd  %f16, %f10, %f10
40005150:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
40005154:	a1 a4 08 cc 	fsubd  %f16, %f12, %f16
40005158:	10 80 00 05 	b  4000516c <__ieee754_log2+0x2b8>
4000515c:	91 a4 08 c8 	fsubd  %f16, %f8, %f8
40005160:	95 a2 08 ca 	fsubd  %f8, %f10, %f10
40005164:	99 a3 09 4a 	fmuld  %f12, %f10, %f12
40005168:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
4000516c:	03 00 00 00 	sethi  %hi(0), %g1
40005170:	82 18 7e 08 	xor  %g1, -504, %g1
40005174:	82 05 c0 01 	add  %l7, %g1, %g1
40005178:	dd 18 40 00 	ldd  [ %g1 ], %f14
4000517c:	91 a2 09 ce 	fdivd  %f8, %f14, %f8
40005180:	81 a0 08 c8 	fsubd  %f0, %f8, %f0
40005184:	81 c7 e0 08 	ret 
40005188:	81 e8 00 00 	restore 
4000518c:	80 8a 60 01 	btst  1, %o1
40005190:	02 80 00 08 	be  400051b0 <__ieee754_log2+0x2fc>
40005194:	80 8a 60 02 	btst  2, %o1
40005198:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
4000519c:	92 22 60 01 	dec  %o1
400051a0:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
400051a4:	94 22 a0 01 	dec  %o2
400051a8:	02 80 00 1a 	be  40005210 <__GI_memmove+0x3c>
400051ac:	90 22 20 01 	dec  %o0
400051b0:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
400051b4:	92 22 60 02 	sub  %o1, 2, %o1
400051b8:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
400051bc:	94 22 a0 02 	sub  %o2, 2, %o2
400051c0:	10 80 00 14 	b  40005210 <__GI_memmove+0x3c>
400051c4:	90 22 20 02 	sub  %o0, 2, %o0

400051c8 <bcopy>:
400051c8:	96 10 00 08 	mov  %o0, %o3
400051cc:	90 10 00 09 	mov  %o1, %o0
400051d0:	92 10 00 0b 	mov  %o3, %o1

400051d4 <__GI_memmove>:
400051d4:	80 a2 00 09 	cmp  %o0, %o1
400051d8:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
400051dc:	08 80 01 79 	bleu  400057c0 <__GI_memcpy+0x8>
400051e0:	98 22 00 09 	sub  %o0, %o1, %o4
400051e4:	96 02 40 0a 	add  %o1, %o2, %o3
400051e8:	80 a2 c0 08 	cmp  %o3, %o0
400051ec:	08 80 01 76 	bleu  400057c4 <__GI_memcpy+0xc>
400051f0:	9a 8b 20 03 	andcc  %o4, 3, %o5
400051f4:	92 02 40 0a 	add  %o1, %o2, %o1
400051f8:	90 02 00 0a 	add  %o0, %o2, %o0
400051fc:	12 80 00 f9 	bne  400055e0 <__GI_memmove+0x40c>
40005200:	80 a2 a0 0f 	cmp  %o2, 0xf
40005204:	08 80 00 eb 	bleu  400055b0 <__GI_memmove+0x3dc>
40005208:	80 8a 60 03 	btst  3, %o1
4000520c:	12 bf ff e0 	bne  4000518c <__ieee754_log2+0x2d8>
40005210:	80 8a 60 04 	btst  4, %o1
40005214:	02 80 00 07 	be  40005230 <__GI_memmove+0x5c>
40005218:	82 10 00 0a 	mov  %o2, %g1
4000521c:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
40005220:	82 20 60 04 	sub  %g1, 4, %g1
40005224:	d8 22 3f fc 	st  %o4, [ %o0 + -4 ]
40005228:	92 22 60 04 	sub  %o1, 4, %o1
4000522c:	90 22 20 04 	sub  %o0, 4, %o0
40005230:	8c 88 7f 80 	andcc  %g1, -128, %g6
40005234:	02 80 00 37 	be  40005310 <__GI_memmove+0x13c>
40005238:	80 8a 20 04 	btst  4, %o0
4000523c:	02 80 00 84 	be  4000544c <__GI_memmove+0x278>
40005240:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
40005244:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40005248:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
4000524c:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40005250:	d4 22 3f e0 	st  %o2, [ %o0 + -32 ]
40005254:	d6 22 3f e4 	st  %o3, [ %o0 + -28 ]
40005258:	d8 22 3f e8 	st  %o4, [ %o0 + -24 ]
4000525c:	da 22 3f ec 	st  %o5, [ %o0 + -20 ]
40005260:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
40005264:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
40005268:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
4000526c:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
40005270:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
40005274:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
40005278:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
4000527c:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40005280:	d4 22 3f c0 	st  %o2, [ %o0 + -64 ]
40005284:	d6 22 3f c4 	st  %o3, [ %o0 + -60 ]
40005288:	d8 22 3f c8 	st  %o4, [ %o0 + -56 ]
4000528c:	da 22 3f cc 	st  %o5, [ %o0 + -52 ]
40005290:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
40005294:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
40005298:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
4000529c:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
400052a0:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
400052a4:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
400052a8:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
400052ac:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
400052b0:	d4 22 3f a0 	st  %o2, [ %o0 + -96 ]
400052b4:	d6 22 3f a4 	st  %o3, [ %o0 + -92 ]
400052b8:	d8 22 3f a8 	st  %o4, [ %o0 + -88 ]
400052bc:	da 22 3f ac 	st  %o5, [ %o0 + -84 ]
400052c0:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
400052c4:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
400052c8:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
400052cc:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
400052d0:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
400052d4:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
400052d8:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
400052dc:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
400052e0:	d4 22 3f 80 	st  %o2, [ %o0 + -128 ]
400052e4:	d6 22 3f 84 	st  %o3, [ %o0 + -124 ]
400052e8:	d8 22 3f 88 	st  %o4, [ %o0 + -120 ]
400052ec:	da 22 3f 8c 	st  %o5, [ %o0 + -116 ]
400052f0:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
400052f4:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
400052f8:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
400052fc:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
40005300:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40005304:	92 22 60 80 	sub  %o1, 0x80, %o1
40005308:	12 bf ff ce 	bne  40005240 <__GI_memmove+0x6c>
4000530c:	90 22 20 80 	sub  %o0, 0x80, %o0
40005310:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40005314:	02 80 00 34 	be  400053e4 <__GI_memmove+0x210>
40005318:	80 88 60 08 	btst  8, %g1
4000531c:	99 31 a0 01 	srl  %g6, 1, %o4
40005320:	84 10 00 0f 	mov  %o7, %g2
40005324:	98 01 80 0c 	add  %g6, %o4, %o4
40005328:	40 00 05 3d 	call  4000681c <__GI_memcpy+0x1064>
4000532c:	92 22 40 06 	sub  %o1, %g6, %o1
40005330:	9e 10 00 02 	mov  %g2, %o7
40005334:	81 c3 60 bc 	jmp  %o5 + 0xbc
40005338:	90 22 00 06 	sub  %o0, %g6, %o0
4000533c:	c4 1a 60 60 	ldd  [ %o1 + 0x60 ], %g2
40005340:	c8 1a 60 68 	ldd  [ %o1 + 0x68 ], %g4
40005344:	c4 22 20 60 	st  %g2, [ %o0 + 0x60 ]
40005348:	c6 22 20 64 	st  %g3, [ %o0 + 0x64 ]
4000534c:	c8 22 20 68 	st  %g4, [ %o0 + 0x68 ]
40005350:	ca 22 20 6c 	st  %g5, [ %o0 + 0x6c ]
40005354:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40005358:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
4000535c:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
40005360:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
40005364:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
40005368:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
4000536c:	c4 1a 60 40 	ldd  [ %o1 + 0x40 ], %g2
40005370:	c8 1a 60 48 	ldd  [ %o1 + 0x48 ], %g4
40005374:	c4 22 20 40 	st  %g2, [ %o0 + 0x40 ]
40005378:	c6 22 20 44 	st  %g3, [ %o0 + 0x44 ]
4000537c:	c8 22 20 48 	st  %g4, [ %o0 + 0x48 ]
40005380:	ca 22 20 4c 	st  %g5, [ %o0 + 0x4c ]
40005384:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005388:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000538c:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
40005390:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
40005394:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
40005398:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
4000539c:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
400053a0:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
400053a4:	c4 22 20 20 	st  %g2, [ %o0 + 0x20 ]
400053a8:	c6 22 20 24 	st  %g3, [ %o0 + 0x24 ]
400053ac:	c8 22 20 28 	st  %g4, [ %o0 + 0x28 ]
400053b0:	ca 22 20 2c 	st  %g5, [ %o0 + 0x2c ]
400053b4:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400053b8:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400053bc:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
400053c0:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
400053c4:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
400053c8:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
400053cc:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400053d0:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400053d4:	c4 22 20 00 	st  %g2, [ %o0 ]
400053d8:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
400053dc:	c8 22 20 08 	st  %g4, [ %o0 + 8 ]
400053e0:	ca 22 20 0c 	st  %g5, [ %o0 + 0xc ]
400053e4:	02 80 00 07 	be  40005400 <__GI_memmove+0x22c>
400053e8:	80 88 60 04 	btst  4, %g1
400053ec:	c4 1a 7f f8 	ldd  [ %o1 + -8 ], %g2
400053f0:	90 22 20 08 	sub  %o0, 8, %o0
400053f4:	92 22 60 08 	sub  %o1, 8, %o1
400053f8:	c4 22 00 00 	st  %g2, [ %o0 ]
400053fc:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40005400:	02 80 00 06 	be  40005418 <__GI_memmove+0x244>
40005404:	80 88 60 02 	btst  2, %g1
40005408:	c4 02 7f fc 	ld  [ %o1 + -4 ], %g2
4000540c:	92 22 60 04 	sub  %o1, 4, %o1
40005410:	c4 22 3f fc 	st  %g2, [ %o0 + -4 ]
40005414:	90 22 20 04 	sub  %o0, 4, %o0
40005418:	02 80 00 06 	be  40005430 <__GI_memmove+0x25c>
4000541c:	80 88 60 01 	btst  1, %g1
40005420:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
40005424:	92 22 60 02 	sub  %o1, 2, %o1
40005428:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
4000542c:	90 22 20 02 	sub  %o0, 2, %o0
40005430:	02 80 00 04 	be  40005440 <__GI_memmove+0x26c>
40005434:	01 00 00 00 	nop 
40005438:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
4000543c:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40005440:	81 c3 e0 08 	retl 
40005444:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005448:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
4000544c:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40005450:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40005454:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40005458:	d4 3a 3f e0 	std  %o2, [ %o0 + -32 ]
4000545c:	d8 3a 3f e8 	std  %o4, [ %o0 + -24 ]
40005460:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
40005464:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
40005468:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
4000546c:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
40005470:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40005474:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40005478:	d4 3a 3f c0 	std  %o2, [ %o0 + -64 ]
4000547c:	d8 3a 3f c8 	std  %o4, [ %o0 + -56 ]
40005480:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
40005484:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
40005488:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
4000548c:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
40005490:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40005494:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40005498:	d4 3a 3f a0 	std  %o2, [ %o0 + -96 ]
4000549c:	d8 3a 3f a8 	std  %o4, [ %o0 + -88 ]
400054a0:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
400054a4:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
400054a8:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
400054ac:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
400054b0:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
400054b4:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
400054b8:	d4 3a 3f 80 	std  %o2, [ %o0 + -128 ]
400054bc:	d8 3a 3f 88 	std  %o4, [ %o0 + -120 ]
400054c0:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
400054c4:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
400054c8:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
400054cc:	92 22 60 80 	sub  %o1, 0x80, %o1
400054d0:	12 bf ff de 	bne  40005448 <__GI_memmove+0x274>
400054d4:	90 22 20 80 	sub  %o0, 0x80, %o0
400054d8:	8c 88 60 70 	andcc  %g1, 0x70, %g6
400054dc:	02 bf ff c2 	be  400053e4 <__GI_memmove+0x210>
400054e0:	80 88 60 08 	btst  8, %g1
400054e4:	99 31 a0 01 	srl  %g6, 1, %o4
400054e8:	84 10 00 0f 	mov  %o7, %g2
400054ec:	98 01 80 0c 	add  %g6, %o4, %o4
400054f0:	40 00 04 cb 	call  4000681c <__GI_memcpy+0x1064>
400054f4:	92 22 40 06 	sub  %o1, %g6, %o1
400054f8:	9e 10 00 02 	mov  %g2, %o7
400054fc:	81 c3 7e f4 	jmp  %o5 + -268
40005500:	90 22 00 06 	sub  %o0, %g6, %o0
40005504:	96 0a a0 0e 	and  %o2, 0xe, %o3
40005508:	84 10 00 0f 	mov  %o7, %g2
4000550c:	99 2a e0 03 	sll  %o3, 3, %o4
40005510:	90 22 00 0b 	sub  %o0, %o3, %o0
40005514:	40 00 04 c2 	call  4000681c <__GI_memcpy+0x1064>
40005518:	92 22 40 0b 	sub  %o1, %o3, %o1
4000551c:	9e 10 00 02 	mov  %g2, %o7
40005520:	81 c3 60 84 	jmp  %o5 + 0x84
40005524:	80 8a a0 01 	btst  1, %o2
40005528:	c4 0a 60 0c 	ldub  [ %o1 + 0xc ], %g2
4000552c:	c6 0a 60 0d 	ldub  [ %o1 + 0xd ], %g3
40005530:	c4 2a 20 0c 	stb  %g2, [ %o0 + 0xc ]
40005534:	c6 2a 20 0d 	stb  %g3, [ %o0 + 0xd ]
40005538:	c4 0a 60 0a 	ldub  [ %o1 + 0xa ], %g2
4000553c:	c6 0a 60 0b 	ldub  [ %o1 + 0xb ], %g3
40005540:	c4 2a 20 0a 	stb  %g2, [ %o0 + 0xa ]
40005544:	c6 2a 20 0b 	stb  %g3, [ %o0 + 0xb ]
40005548:	c4 0a 60 08 	ldub  [ %o1 + 8 ], %g2
4000554c:	c6 0a 60 09 	ldub  [ %o1 + 9 ], %g3
40005550:	c4 2a 20 08 	stb  %g2, [ %o0 + 8 ]
40005554:	c6 2a 20 09 	stb  %g3, [ %o0 + 9 ]
40005558:	c4 0a 60 06 	ldub  [ %o1 + 6 ], %g2
4000555c:	c6 0a 60 07 	ldub  [ %o1 + 7 ], %g3
40005560:	c4 2a 20 06 	stb  %g2, [ %o0 + 6 ]
40005564:	c6 2a 20 07 	stb  %g3, [ %o0 + 7 ]
40005568:	c4 0a 60 04 	ldub  [ %o1 + 4 ], %g2
4000556c:	c6 0a 60 05 	ldub  [ %o1 + 5 ], %g3
40005570:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
40005574:	c6 2a 20 05 	stb  %g3, [ %o0 + 5 ]
40005578:	c4 0a 60 02 	ldub  [ %o1 + 2 ], %g2
4000557c:	c6 0a 60 03 	ldub  [ %o1 + 3 ], %g3
40005580:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
40005584:	c6 2a 20 03 	stb  %g3, [ %o0 + 3 ]
40005588:	c4 0a 60 00 	ldub  [ %o1 ], %g2
4000558c:	c6 0a 60 01 	ldub  [ %o1 + 1 ], %g3
40005590:	c4 2a 20 00 	stb  %g2, [ %o0 ]
40005594:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
40005598:	02 80 00 04 	be  400055a8 <__GI_memmove+0x3d4>
4000559c:	01 00 00 00 	nop 
400055a0:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
400055a4:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
400055a8:	81 c3 e0 08 	retl 
400055ac:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
400055b0:	12 bf ff d5 	bne  40005504 <__GI_memmove+0x330>
400055b4:	80 8a a0 08 	btst  8, %o2
400055b8:	02 80 00 08 	be  400055d8 <__GI_memmove+0x404>
400055bc:	80 8a a0 04 	btst  4, %o2
400055c0:	c4 02 7f f8 	ld  [ %o1 + -8 ], %g2
400055c4:	c6 02 7f fc 	ld  [ %o1 + -4 ], %g3
400055c8:	92 22 60 08 	sub  %o1, 8, %o1
400055cc:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
400055d0:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
400055d4:	90 22 20 08 	sub  %o0, 8, %o0
400055d8:	10 bf ff 8a 	b  40005400 <__GI_memmove+0x22c>
400055dc:	82 10 00 0a 	mov  %o2, %g1
400055e0:	80 a2 a0 0f 	cmp  %o2, 0xf
400055e4:	08 bf ff c8 	bleu  40005504 <__GI_memmove+0x330>
400055e8:	80 8a 20 03 	btst  3, %o0
400055ec:	02 80 00 11 	be  40005630 <__GI_memmove+0x45c>
400055f0:	80 8a 20 01 	btst  1, %o0
400055f4:	02 80 00 08 	be  40005614 <__GI_memmove+0x440>
400055f8:	80 8a 20 02 	btst  2, %o0
400055fc:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40005600:	92 22 60 01 	dec  %o1
40005604:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
40005608:	90 22 20 01 	dec  %o0
4000560c:	02 80 00 09 	be  40005630 <__GI_memmove+0x45c>
40005610:	94 22 a0 01 	dec  %o2
40005614:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40005618:	92 22 60 02 	sub  %o1, 2, %o1
4000561c:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
40005620:	90 22 20 02 	sub  %o0, 2, %o0
40005624:	ca 0a 40 00 	ldub  [ %o1 ], %g5
40005628:	94 22 a0 02 	sub  %o2, 2, %o2
4000562c:	ca 2a 00 00 	stb  %g5, [ %o0 ]
40005630:	84 0a 60 03 	and  %o1, 3, %g2
40005634:	92 0a 7f fc 	and  %o1, -4, %o1
40005638:	86 0a a0 0c 	and  %o2, 0xc, %g3
4000563c:	92 02 60 04 	add  %o1, 4, %o1
40005640:	80 a0 e0 04 	cmp  %g3, 4
40005644:	89 28 a0 03 	sll  %g2, 3, %g4
40005648:	84 10 20 20 	mov  0x20, %g2
4000564c:	02 80 00 18 	be  400056ac <__GI_memmove+0x4d8>
40005650:	8c 20 80 04 	sub  %g2, %g4, %g6
40005654:	0a 80 00 10 	bcs  40005694 <__GI_memmove+0x4c0>
40005658:	80 a0 e0 08 	cmp  %g3, 8
4000565c:	02 80 00 08 	be  4000567c <__GI_memmove+0x4a8>
40005660:	87 32 a0 02 	srl  %o2, 2, %g3
40005664:	d6 02 7f fc 	ld  [ %o1 + -4 ], %o3
40005668:	90 02 3f f8 	add  %o0, -8, %o0
4000566c:	d8 02 7f f8 	ld  [ %o1 + -8 ], %o4
40005670:	92 02 7f f0 	add  %o1, -16, %o1
40005674:	10 80 00 1e 	b  400056ec <__GI_memmove+0x518>
40005678:	86 00 e0 01 	inc  %g3
4000567c:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
40005680:	90 02 3f fc 	add  %o0, -4, %o0
40005684:	c2 02 7f f8 	ld  [ %o1 + -8 ], %g1
40005688:	92 02 7f f4 	add  %o1, -12, %o1
4000568c:	10 80 00 1d 	b  40005700 <__GI_memmove+0x52c>
40005690:	86 00 e0 02 	add  %g3, 2, %g3
40005694:	da 02 7f fc 	ld  [ %o1 + -4 ], %o5
40005698:	90 02 3f f4 	add  %o0, -12, %o0
4000569c:	d6 02 7f f8 	ld  [ %o1 + -8 ], %o3
400056a0:	92 02 7f ec 	add  %o1, -20, %o1
400056a4:	10 80 00 0d 	b  400056d8 <__GI_memmove+0x504>
400056a8:	87 32 a0 02 	srl  %o2, 2, %g3
400056ac:	c2 02 7f fc 	ld  [ %o1 + -4 ], %g1
400056b0:	87 32 a0 02 	srl  %o2, 2, %g3
400056b4:	da 02 7f f8 	ld  [ %o1 + -8 ], %o5
400056b8:	92 02 7f e8 	add  %o1, -24, %o1
400056bc:	90 02 3f f0 	add  %o0, -16, %o0
400056c0:	86 00 ff ff 	add  %g3, -1, %g3
400056c4:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
400056c8:	85 2b 40 04 	sll  %o5, %g4, %g2
400056cc:	8b 30 40 06 	srl  %g1, %g6, %g5
400056d0:	84 10 80 05 	or  %g2, %g5, %g2
400056d4:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
400056d8:	d8 02 60 08 	ld  [ %o1 + 8 ], %o4
400056dc:	85 2a c0 04 	sll  %o3, %g4, %g2
400056e0:	8b 33 40 06 	srl  %o5, %g6, %g5
400056e4:	84 10 80 05 	or  %g2, %g5, %g2
400056e8:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
400056ec:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
400056f0:	85 2b 00 04 	sll  %o4, %g4, %g2
400056f4:	8b 32 c0 06 	srl  %o3, %g6, %g5
400056f8:	84 10 80 05 	or  %g2, %g5, %g2
400056fc:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40005700:	da 02 40 00 	ld  [ %o1 ], %o5
40005704:	85 28 40 04 	sll  %g1, %g4, %g2
40005708:	8b 33 00 06 	srl  %o4, %g6, %g5
4000570c:	86 80 ff fc 	addcc  %g3, -4, %g3
40005710:	84 10 80 05 	or  %g2, %g5, %g2
40005714:	92 02 7f f0 	add  %o1, -16, %o1
40005718:	c4 22 00 00 	st  %g2, [ %o0 ]
4000571c:	90 02 3f f0 	add  %o0, -16, %o0
40005720:	32 bf ff ea 	bne,a   400056c8 <__GI_memmove+0x4f4>
40005724:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
40005728:	85 2b 40 04 	sll  %o5, %g4, %g2
4000572c:	8b 30 40 06 	srl  %g1, %g6, %g5
40005730:	87 31 20 03 	srl  %g4, 3, %g3
40005734:	84 10 80 05 	or  %g2, %g5, %g2
40005738:	92 02 40 03 	add  %o1, %g3, %o1
4000573c:	80 8a a0 02 	btst  2, %o2
40005740:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40005744:	02 80 00 08 	be  40005764 <__GI_memmove+0x590>
40005748:	80 8a a0 01 	btst  1, %o2
4000574c:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
40005750:	92 02 7f fe 	add  %o1, -2, %o1
40005754:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
40005758:	90 02 3f fe 	add  %o0, -2, %o0
4000575c:	ca 0a 60 10 	ldub  [ %o1 + 0x10 ], %g5
40005760:	ca 2a 20 0c 	stb  %g5, [ %o0 + 0xc ]
40005764:	02 80 00 04 	be  40005774 <__GI_memmove+0x5a0>
40005768:	01 00 00 00 	nop 
4000576c:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
40005770:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
40005774:	81 c3 e0 08 	retl 
40005778:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
4000577c:	80 8a 60 01 	btst  1, %o1
40005780:	02 80 00 08 	be  400057a0 <__GI_memmove+0x5cc>
40005784:	80 8a 60 02 	btst  2, %o1
40005788:	c4 0a 40 00 	ldub  [ %o1 ], %g2
4000578c:	92 02 60 01 	inc  %o1
40005790:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005794:	94 22 a0 01 	dec  %o2
40005798:	12 80 00 10 	bne  400057d8 <__GI_memcpy+0x20>
4000579c:	90 02 20 01 	inc  %o0
400057a0:	c4 12 40 00 	lduh  [ %o1 ], %g2
400057a4:	92 02 60 02 	add  %o1, 2, %o1
400057a8:	c4 32 00 00 	sth  %g2, [ %o0 ]
400057ac:	94 22 a0 02 	sub  %o2, 2, %o2
400057b0:	10 80 00 0a 	b  400057d8 <__GI_memcpy+0x20>
400057b4:	90 02 20 02 	add  %o0, 2, %o0

400057b8 <__GI_memcpy>:
400057b8:	98 22 00 09 	sub  %o0, %o1, %o4
400057bc:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
400057c0:	9a 8b 20 03 	andcc  %o4, 3, %o5
400057c4:	12 80 00 f4 	bne  40005b94 <__GI_memcpy+0x3dc>
400057c8:	80 a2 a0 0f 	cmp  %o2, 0xf
400057cc:	08 80 04 08 	bleu  400067ec <__GI_memcpy+0x1034>
400057d0:	80 8a 60 03 	btst  3, %o1
400057d4:	12 bf ff ea 	bne  4000577c <__GI_memmove+0x5a8>
400057d8:	80 8a 60 04 	btst  4, %o1
400057dc:	02 80 00 07 	be  400057f8 <__GI_memcpy+0x40>
400057e0:	82 10 00 0a 	mov  %o2, %g1
400057e4:	d8 02 40 00 	ld  [ %o1 ], %o4
400057e8:	82 20 60 04 	sub  %g1, 4, %g1
400057ec:	d8 22 00 00 	st  %o4, [ %o0 ]
400057f0:	92 02 60 04 	add  %o1, 4, %o1
400057f4:	90 02 20 04 	add  %o0, 4, %o0
400057f8:	8c 88 7f 80 	andcc  %g1, -128, %g6
400057fc:	02 80 00 37 	be  400058d8 <__GI_memcpy+0x120>
40005800:	80 8a 20 04 	btst  4, %o0
40005804:	02 80 00 84 	be  40005a14 <__GI_memcpy+0x25c>
40005808:	d4 1a 60 00 	ldd  [ %o1 ], %o2
4000580c:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
40005810:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005814:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005818:	d4 22 20 00 	st  %o2, [ %o0 ]
4000581c:	d6 22 20 04 	st  %o3, [ %o0 + 4 ]
40005820:	d8 22 20 08 	st  %o4, [ %o0 + 8 ]
40005824:	da 22 20 0c 	st  %o5, [ %o0 + 0xc ]
40005828:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
4000582c:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
40005830:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
40005834:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
40005838:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
4000583c:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
40005840:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005844:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005848:	d4 22 20 20 	st  %o2, [ %o0 + 0x20 ]
4000584c:	d6 22 20 24 	st  %o3, [ %o0 + 0x24 ]
40005850:	d8 22 20 28 	st  %o4, [ %o0 + 0x28 ]
40005854:	da 22 20 2c 	st  %o5, [ %o0 + 0x2c ]
40005858:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
4000585c:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
40005860:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
40005864:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
40005868:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
4000586c:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
40005870:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40005874:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
40005878:	d4 22 20 40 	st  %o2, [ %o0 + 0x40 ]
4000587c:	d6 22 20 44 	st  %o3, [ %o0 + 0x44 ]
40005880:	d8 22 20 48 	st  %o4, [ %o0 + 0x48 ]
40005884:	da 22 20 4c 	st  %o5, [ %o0 + 0x4c ]
40005888:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
4000588c:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
40005890:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
40005894:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
40005898:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
4000589c:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
400058a0:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
400058a4:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
400058a8:	d4 22 20 60 	st  %o2, [ %o0 + 0x60 ]
400058ac:	d6 22 20 64 	st  %o3, [ %o0 + 0x64 ]
400058b0:	d8 22 20 68 	st  %o4, [ %o0 + 0x68 ]
400058b4:	da 22 20 6c 	st  %o5, [ %o0 + 0x6c ]
400058b8:	c4 22 20 70 	st  %g2, [ %o0 + 0x70 ]
400058bc:	c6 22 20 74 	st  %g3, [ %o0 + 0x74 ]
400058c0:	c8 22 20 78 	st  %g4, [ %o0 + 0x78 ]
400058c4:	ca 22 20 7c 	st  %g5, [ %o0 + 0x7c ]
400058c8:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
400058cc:	92 02 60 80 	add  %o1, 0x80, %o1
400058d0:	12 bf ff ce 	bne  40005808 <__GI_memcpy+0x50>
400058d4:	90 02 20 80 	add  %o0, 0x80, %o0
400058d8:	8c 88 60 70 	andcc  %g1, 0x70, %g6
400058dc:	02 80 00 34 	be  400059ac <__GI_memcpy+0x1f4>
400058e0:	80 88 60 08 	btst  8, %g1
400058e4:	99 31 a0 01 	srl  %g6, 1, %o4
400058e8:	84 10 00 0f 	mov  %o7, %g2
400058ec:	98 01 80 0c 	add  %g6, %o4, %o4
400058f0:	92 02 40 06 	add  %o1, %g6, %o1
400058f4:	40 00 03 ca 	call  4000681c <__GI_memcpy+0x1064>
400058f8:	90 02 00 06 	add  %o0, %g6, %o0
400058fc:	81 c3 60 b8 	jmp  %o5 + 0xb8
40005900:	9e 10 00 02 	mov  %g2, %o7
40005904:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40005908:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
4000590c:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
40005910:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
40005914:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
40005918:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
4000591c:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
40005920:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
40005924:	c4 22 3f a0 	st  %g2, [ %o0 + -96 ]
40005928:	c6 22 3f a4 	st  %g3, [ %o0 + -92 ]
4000592c:	c8 22 3f a8 	st  %g4, [ %o0 + -88 ]
40005930:	ca 22 3f ac 	st  %g5, [ %o0 + -84 ]
40005934:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40005938:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
4000593c:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
40005940:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
40005944:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
40005948:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
4000594c:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
40005950:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
40005954:	c4 22 3f c0 	st  %g2, [ %o0 + -64 ]
40005958:	c6 22 3f c4 	st  %g3, [ %o0 + -60 ]
4000595c:	c8 22 3f c8 	st  %g4, [ %o0 + -56 ]
40005960:	ca 22 3f cc 	st  %g5, [ %o0 + -52 ]
40005964:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40005968:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
4000596c:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
40005970:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
40005974:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
40005978:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
4000597c:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
40005980:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
40005984:	c4 22 3f e0 	st  %g2, [ %o0 + -32 ]
40005988:	c6 22 3f e4 	st  %g3, [ %o0 + -28 ]
4000598c:	c8 22 3f e8 	st  %g4, [ %o0 + -24 ]
40005990:	ca 22 3f ec 	st  %g5, [ %o0 + -20 ]
40005994:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40005998:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
4000599c:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
400059a0:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
400059a4:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
400059a8:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
400059ac:	02 80 00 07 	be  400059c8 <__GI_memcpy+0x210>
400059b0:	80 88 60 04 	btst  4, %g1
400059b4:	c4 1a 40 00 	ldd  [ %o1 ], %g2
400059b8:	90 02 20 08 	add  %o0, 8, %o0
400059bc:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
400059c0:	92 02 60 08 	add  %o1, 8, %o1
400059c4:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
400059c8:	02 80 00 06 	be  400059e0 <__GI_memcpy+0x228>
400059cc:	80 88 60 02 	btst  2, %g1
400059d0:	c4 02 40 00 	ld  [ %o1 ], %g2
400059d4:	92 02 60 04 	add  %o1, 4, %o1
400059d8:	c4 22 00 00 	st  %g2, [ %o0 ]
400059dc:	90 02 20 04 	add  %o0, 4, %o0
400059e0:	02 80 00 06 	be  400059f8 <__GI_memcpy+0x240>
400059e4:	80 88 60 01 	btst  1, %g1
400059e8:	c4 12 40 00 	lduh  [ %o1 ], %g2
400059ec:	92 02 60 02 	add  %o1, 2, %o1
400059f0:	c4 32 00 00 	sth  %g2, [ %o0 ]
400059f4:	90 02 20 02 	add  %o0, 2, %o0
400059f8:	02 80 00 04 	be  40005a08 <__GI_memcpy+0x250>
400059fc:	01 00 00 00 	nop 
40005a00:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005a04:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005a08:	81 c3 e0 08 	retl 
40005a0c:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005a10:	d4 1a 60 00 	ldd  [ %o1 ], %o2
40005a14:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
40005a18:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005a1c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005a20:	d4 3a 20 00 	std  %o2, [ %o0 ]
40005a24:	d8 3a 20 08 	std  %o4, [ %o0 + 8 ]
40005a28:	c4 3a 20 10 	std  %g2, [ %o0 + 0x10 ]
40005a2c:	c8 3a 20 18 	std  %g4, [ %o0 + 0x18 ]
40005a30:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
40005a34:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
40005a38:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005a3c:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005a40:	d4 3a 20 20 	std  %o2, [ %o0 + 0x20 ]
40005a44:	d8 3a 20 28 	std  %o4, [ %o0 + 0x28 ]
40005a48:	c4 3a 20 30 	std  %g2, [ %o0 + 0x30 ]
40005a4c:	c8 3a 20 38 	std  %g4, [ %o0 + 0x38 ]
40005a50:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
40005a54:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
40005a58:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40005a5c:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
40005a60:	d4 3a 20 40 	std  %o2, [ %o0 + 0x40 ]
40005a64:	d8 3a 20 48 	std  %o4, [ %o0 + 0x48 ]
40005a68:	c4 3a 20 50 	std  %g2, [ %o0 + 0x50 ]
40005a6c:	c8 3a 20 58 	std  %g4, [ %o0 + 0x58 ]
40005a70:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
40005a74:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
40005a78:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
40005a7c:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
40005a80:	d4 3a 20 60 	std  %o2, [ %o0 + 0x60 ]
40005a84:	d8 3a 20 68 	std  %o4, [ %o0 + 0x68 ]
40005a88:	c4 3a 20 70 	std  %g2, [ %o0 + 0x70 ]
40005a8c:	c8 3a 20 78 	std  %g4, [ %o0 + 0x78 ]
40005a90:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40005a94:	92 02 60 80 	add  %o1, 0x80, %o1
40005a98:	12 bf ff de 	bne  40005a10 <__GI_memcpy+0x258>
40005a9c:	90 02 20 80 	add  %o0, 0x80, %o0
40005aa0:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40005aa4:	02 80 00 24 	be  40005b34 <__GI_memcpy+0x37c>
40005aa8:	80 88 60 08 	btst  8, %g1
40005aac:	84 10 00 0f 	mov  %o7, %g2
40005ab0:	40 00 03 5d 	call  40006824 <__GI_memcpy+0x106c>
40005ab4:	92 02 40 06 	add  %o1, %g6, %o1
40005ab8:	9e 10 00 02 	mov  %g2, %o7
40005abc:	81 c3 60 84 	jmp  %o5 + 0x84
40005ac0:	90 02 00 06 	add  %o0, %g6, %o0
40005ac4:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40005ac8:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40005acc:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
40005ad0:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
40005ad4:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
40005ad8:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
40005adc:	c4 3a 3f a0 	std  %g2, [ %o0 + -96 ]
40005ae0:	c8 3a 3f a8 	std  %g4, [ %o0 + -88 ]
40005ae4:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40005ae8:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40005aec:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
40005af0:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
40005af4:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
40005af8:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
40005afc:	c4 3a 3f c0 	std  %g2, [ %o0 + -64 ]
40005b00:	c8 3a 3f c8 	std  %g4, [ %o0 + -56 ]
40005b04:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40005b08:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40005b0c:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
40005b10:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
40005b14:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
40005b18:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
40005b1c:	c4 3a 3f e0 	std  %g2, [ %o0 + -32 ]
40005b20:	c8 3a 3f e8 	std  %g4, [ %o0 + -24 ]
40005b24:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40005b28:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40005b2c:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
40005b30:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
40005b34:	02 80 00 06 	be  40005b4c <__GI_memcpy+0x394>
40005b38:	80 88 60 04 	btst  4, %g1
40005b3c:	c4 1a 40 00 	ldd  [ %o1 ], %g2
40005b40:	90 02 20 08 	add  %o0, 8, %o0
40005b44:	c4 3a 3f f8 	std  %g2, [ %o0 + -8 ]
40005b48:	92 02 60 08 	add  %o1, 8, %o1
40005b4c:	02 80 00 06 	be  40005b64 <__GI_memcpy+0x3ac>
40005b50:	80 88 60 02 	btst  2, %g1
40005b54:	c4 02 40 00 	ld  [ %o1 ], %g2
40005b58:	92 02 60 04 	add  %o1, 4, %o1
40005b5c:	c4 22 00 00 	st  %g2, [ %o0 ]
40005b60:	90 02 20 04 	add  %o0, 4, %o0
40005b64:	02 80 00 06 	be  40005b7c <__GI_memcpy+0x3c4>
40005b68:	80 88 60 01 	btst  1, %g1
40005b6c:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005b70:	92 02 60 02 	add  %o1, 2, %o1
40005b74:	c4 32 00 00 	sth  %g2, [ %o0 ]
40005b78:	90 02 20 02 	add  %o0, 2, %o0
40005b7c:	02 80 00 04 	be  40005b8c <__GI_memcpy+0x3d4>
40005b80:	01 00 00 00 	nop 
40005b84:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005b88:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005b8c:	81 c3 e0 08 	retl 
40005b90:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005b94:	80 a2 a0 06 	cmp  %o2, 6
40005b98:	08 80 02 ea 	bleu  40006740 <__GI_memcpy+0xf88>
40005b9c:	80 a2 a1 00 	cmp  %o2, 0x100
40005ba0:	1a 80 00 65 	bcc  40005d34 <__GI_memcpy+0x57c>
40005ba4:	80 8a 20 03 	btst  3, %o0
40005ba8:	02 80 00 11 	be  40005bec <__GI_memcpy+0x434>
40005bac:	80 8a 20 01 	btst  1, %o0
40005bb0:	02 80 00 08 	be  40005bd0 <__GI_memcpy+0x418>
40005bb4:	80 8a 20 02 	btst  2, %o0
40005bb8:	ca 0a 40 00 	ldub  [ %o1 ], %g5
40005bbc:	92 02 60 01 	inc  %o1
40005bc0:	ca 2a 00 00 	stb  %g5, [ %o0 ]
40005bc4:	94 22 a0 01 	dec  %o2
40005bc8:	12 80 00 09 	bne  40005bec <__GI_memcpy+0x434>
40005bcc:	90 02 20 01 	inc  %o0
40005bd0:	c6 0a 40 00 	ldub  [ %o1 ], %g3
40005bd4:	92 02 60 02 	add  %o1, 2, %o1
40005bd8:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005bdc:	94 22 a0 02 	sub  %o2, 2, %o2
40005be0:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
40005be4:	90 02 20 02 	add  %o0, 2, %o0
40005be8:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
40005bec:	84 0a 60 03 	and  %o1, 3, %g2
40005bf0:	86 0a a0 0c 	and  %o2, 0xc, %g3
40005bf4:	92 0a 7f fc 	and  %o1, -4, %o1
40005bf8:	80 a0 e0 04 	cmp  %g3, 4
40005bfc:	89 28 a0 03 	sll  %g2, 3, %g4
40005c00:	84 10 20 20 	mov  0x20, %g2
40005c04:	02 80 00 17 	be  40005c60 <__GI_memcpy+0x4a8>
40005c08:	8c 20 80 04 	sub  %g2, %g4, %g6
40005c0c:	0a 80 00 0f 	bcs  40005c48 <__GI_memcpy+0x490>
40005c10:	80 a0 e0 08 	cmp  %g3, 8
40005c14:	02 80 00 07 	be  40005c30 <__GI_memcpy+0x478>
40005c18:	87 32 a0 02 	srl  %o2, 2, %g3
40005c1c:	d6 02 40 00 	ld  [ %o1 ], %o3
40005c20:	90 02 3f f8 	add  %o0, -8, %o0
40005c24:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
40005c28:	10 80 00 1f 	b  40005ca4 <__GI_memcpy+0x4ec>
40005c2c:	86 00 e0 01 	inc  %g3
40005c30:	d8 02 40 00 	ld  [ %o1 ], %o4
40005c34:	90 02 3f f4 	add  %o0, -12, %o0
40005c38:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
40005c3c:	86 00 e0 02 	add  %g3, 2, %g3
40005c40:	10 80 00 1e 	b  40005cb8 <__GI_memcpy+0x500>
40005c44:	92 02 7f fc 	add  %o1, -4, %o1
40005c48:	c2 02 40 00 	ld  [ %o1 ], %g1
40005c4c:	90 02 3f fc 	add  %o0, -4, %o0
40005c50:	d6 02 60 04 	ld  [ %o1 + 4 ], %o3
40005c54:	87 32 a0 02 	srl  %o2, 2, %g3
40005c58:	10 80 00 0e 	b  40005c90 <__GI_memcpy+0x4d8>
40005c5c:	92 02 60 04 	add  %o1, 4, %o1
40005c60:	da 02 40 00 	ld  [ %o1 ], %o5
40005c64:	80 a2 a0 07 	cmp  %o2, 7
40005c68:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
40005c6c:	87 32 a0 02 	srl  %o2, 2, %g3
40005c70:	08 80 00 1c 	bleu  40005ce0 <__GI_memcpy+0x528>
40005c74:	92 02 60 08 	add  %o1, 8, %o1
40005c78:	d6 02 40 00 	ld  [ %o1 ], %o3
40005c7c:	86 00 ff ff 	add  %g3, -1, %g3
40005c80:	85 2b 40 04 	sll  %o5, %g4, %g2
40005c84:	8b 30 40 06 	srl  %g1, %g6, %g5
40005c88:	84 10 80 05 	or  %g2, %g5, %g2
40005c8c:	c4 22 00 00 	st  %g2, [ %o0 ]
40005c90:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
40005c94:	85 28 40 04 	sll  %g1, %g4, %g2
40005c98:	8b 32 c0 06 	srl  %o3, %g6, %g5
40005c9c:	84 10 80 05 	or  %g2, %g5, %g2
40005ca0:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40005ca4:	da 02 60 08 	ld  [ %o1 + 8 ], %o5
40005ca8:	85 2a c0 04 	sll  %o3, %g4, %g2
40005cac:	8b 33 00 06 	srl  %o4, %g6, %g5
40005cb0:	84 10 80 05 	or  %g2, %g5, %g2
40005cb4:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
40005cb8:	c2 02 60 0c 	ld  [ %o1 + 0xc ], %g1
40005cbc:	85 2b 00 04 	sll  %o4, %g4, %g2
40005cc0:	8b 33 40 06 	srl  %o5, %g6, %g5
40005cc4:	86 80 ff fc 	addcc  %g3, -4, %g3
40005cc8:	84 10 80 05 	or  %g2, %g5, %g2
40005ccc:	92 02 60 10 	add  %o1, 0x10, %o1
40005cd0:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40005cd4:	90 02 20 10 	add  %o0, 0x10, %o0
40005cd8:	32 bf ff ea 	bne,a   40005c80 <__GI_memcpy+0x4c8>
40005cdc:	d6 02 40 00 	ld  [ %o1 ], %o3
40005ce0:	85 2b 40 04 	sll  %o5, %g4, %g2
40005ce4:	8b 30 40 06 	srl  %g1, %g6, %g5
40005ce8:	87 31 a0 03 	srl  %g6, 3, %g3
40005cec:	84 10 80 05 	or  %g2, %g5, %g2
40005cf0:	92 22 40 03 	sub  %o1, %g3, %o1
40005cf4:	80 8a a0 02 	btst  2, %o2
40005cf8:	c4 22 00 00 	st  %g2, [ %o0 ]
40005cfc:	02 80 00 08 	be  40005d1c <__GI_memcpy+0x564>
40005d00:	80 8a a0 01 	btst  1, %o2
40005d04:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005d08:	92 02 60 02 	add  %o1, 2, %o1
40005d0c:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
40005d10:	90 02 20 02 	add  %o0, 2, %o0
40005d14:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40005d18:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
40005d1c:	02 80 00 04 	be  40005d2c <__GI_memcpy+0x574>
40005d20:	01 00 00 00 	nop 
40005d24:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005d28:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
40005d2c:	81 c3 e0 08 	retl 
40005d30:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005d34:	80 8a 60 03 	btst  3, %o1
40005d38:	02 80 00 11 	be  40005d7c <__GI_memcpy+0x5c4>
40005d3c:	80 8a 60 01 	btst  1, %o1
40005d40:	02 80 00 08 	be  40005d60 <__GI_memcpy+0x5a8>
40005d44:	80 8a 60 02 	btst  2, %o1
40005d48:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005d4c:	92 02 60 01 	inc  %o1
40005d50:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005d54:	94 22 a0 01 	dec  %o2
40005d58:	12 80 00 09 	bne  40005d7c <__GI_memcpy+0x5c4>
40005d5c:	90 02 20 01 	inc  %o0
40005d60:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005d64:	92 02 60 02 	add  %o1, 2, %o1
40005d68:	87 30 a0 08 	srl  %g2, 8, %g3
40005d6c:	94 22 a0 02 	sub  %o2, 2, %o2
40005d70:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005d74:	90 02 20 02 	add  %o0, 2, %o0
40005d78:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40005d7c:	80 8a 60 04 	btst  4, %o1
40005d80:	12 80 00 0d 	bne  40005db4 <__GI_memcpy+0x5fc>
40005d84:	80 a3 60 01 	cmp  %o5, 1
40005d88:	d8 02 40 00 	ld  [ %o1 ], %o4
40005d8c:	85 33 20 18 	srl  %o4, 0x18, %g2
40005d90:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005d94:	87 33 20 10 	srl  %o4, 0x10, %g3
40005d98:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
40005d9c:	85 33 20 08 	srl  %o4, 8, %g2
40005da0:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
40005da4:	94 22 a0 04 	sub  %o2, 4, %o2
40005da8:	d8 2a 20 03 	stb  %o4, [ %o0 + 3 ]
40005dac:	92 02 60 04 	add  %o1, 4, %o1
40005db0:	90 02 20 04 	add  %o0, 4, %o0
40005db4:	02 80 00 da 	be  4000611c <__GI_memcpy+0x964>
40005db8:	80 a3 60 02 	cmp  %o5, 2
40005dbc:	02 80 00 6e 	be  40005f74 <__GI_memcpy+0x7bc>
40005dc0:	94 22 a0 04 	sub  %o2, 4, %o2
40005dc4:	c4 02 40 00 	ld  [ %o1 ], %g2
40005dc8:	92 02 60 04 	add  %o1, 4, %o1
40005dcc:	87 30 a0 18 	srl  %g2, 0x18, %g3
40005dd0:	8a 0a 20 07 	and  %o0, 7, %g5
40005dd4:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005dd8:	80 a1 60 07 	cmp  %g5, 7
40005ddc:	83 28 a0 08 	sll  %g2, 8, %g1
40005de0:	90 02 20 04 	add  %o0, 4, %o0
40005de4:	02 80 01 3b 	be  400062d0 <__GI_memcpy+0xb18>
40005de8:	96 0a bf c0 	and  %o2, -64, %o3
40005dec:	d8 02 3f f9 	ld  [ %o0 + -7 ], %o4
40005df0:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005df4:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005df8:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005dfc:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005e00:	85 28 a0 08 	sll  %g2, 8, %g2
40005e04:	9a 13 40 01 	or  %o5, %g1, %o5
40005e08:	83 28 e0 08 	sll  %g3, 8, %g1
40005e0c:	84 11 80 02 	or  %g6, %g2, %g2
40005e10:	87 31 20 18 	srl  %g4, 0x18, %g3
40005e14:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005e18:	89 29 20 08 	sll  %g4, 8, %g4
40005e1c:	86 10 c0 01 	or  %g3, %g1, %g3
40005e20:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
40005e24:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
40005e28:	83 29 60 08 	sll  %g5, 8, %g1
40005e2c:	98 11 80 04 	or  %g6, %g4, %o4
40005e30:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005e34:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005e38:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005e3c:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005e40:	85 28 a0 08 	sll  %g2, 8, %g2
40005e44:	9a 13 40 01 	or  %o5, %g1, %o5
40005e48:	83 28 e0 08 	sll  %g3, 8, %g1
40005e4c:	84 11 80 02 	or  %g6, %g2, %g2
40005e50:	87 31 20 18 	srl  %g4, 0x18, %g3
40005e54:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005e58:	89 29 20 08 	sll  %g4, 8, %g4
40005e5c:	86 10 c0 01 	or  %g3, %g1, %g3
40005e60:	d8 3a 20 09 	std  %o4, [ %o0 + 9 ]
40005e64:	c4 3a 20 11 	std  %g2, [ %o0 + 0x11 ]
40005e68:	83 29 60 08 	sll  %g5, 8, %g1
40005e6c:	98 11 80 04 	or  %g6, %g4, %o4
40005e70:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40005e74:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40005e78:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005e7c:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005e80:	85 28 a0 08 	sll  %g2, 8, %g2
40005e84:	9a 13 40 01 	or  %o5, %g1, %o5
40005e88:	83 28 e0 08 	sll  %g3, 8, %g1
40005e8c:	84 11 80 02 	or  %g6, %g2, %g2
40005e90:	87 31 20 18 	srl  %g4, 0x18, %g3
40005e94:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005e98:	89 29 20 08 	sll  %g4, 8, %g4
40005e9c:	86 10 c0 01 	or  %g3, %g1, %g3
40005ea0:	d8 3a 20 19 	std  %o4, [ %o0 + 0x19 ]
40005ea4:	c4 3a 20 21 	std  %g2, [ %o0 + 0x21 ]
40005ea8:	83 29 60 08 	sll  %g5, 8, %g1
40005eac:	98 11 80 04 	or  %g6, %g4, %o4
40005eb0:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005eb4:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005eb8:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005ebc:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005ec0:	85 28 a0 08 	sll  %g2, 8, %g2
40005ec4:	9a 13 40 01 	or  %o5, %g1, %o5
40005ec8:	83 28 e0 08 	sll  %g3, 8, %g1
40005ecc:	84 11 80 02 	or  %g6, %g2, %g2
40005ed0:	87 31 20 18 	srl  %g4, 0x18, %g3
40005ed4:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005ed8:	89 29 20 08 	sll  %g4, 8, %g4
40005edc:	86 10 c0 01 	or  %g3, %g1, %g3
40005ee0:	d8 3a 20 29 	std  %o4, [ %o0 + 0x29 ]
40005ee4:	c4 3a 20 31 	std  %g2, [ %o0 + 0x31 ]
40005ee8:	83 29 60 08 	sll  %g5, 8, %g1
40005eec:	98 11 80 04 	or  %g6, %g4, %o4
40005ef0:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40005ef4:	92 02 60 40 	add  %o1, 0x40, %o1
40005ef8:	12 bf ff be 	bne  40005df0 <__GI_memcpy+0x638>
40005efc:	90 02 20 40 	add  %o0, 0x40, %o0
40005f00:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40005f04:	22 80 00 17 	be,a   40005f60 <__GI_memcpy+0x7a8>
40005f08:	85 30 60 10 	srl  %g1, 0x10, %g2
40005f0c:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005f10:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005f14:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40005f18:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40005f1c:	85 28 a0 08 	sll  %g2, 8, %g2
40005f20:	9a 13 40 01 	or  %o5, %g1, %o5
40005f24:	83 28 e0 08 	sll  %g3, 8, %g1
40005f28:	84 11 80 02 	or  %g6, %g2, %g2
40005f2c:	87 31 20 18 	srl  %g4, 0x18, %g3
40005f30:	8d 31 60 18 	srl  %g5, 0x18, %g6
40005f34:	89 29 20 08 	sll  %g4, 8, %g4
40005f38:	86 10 c0 01 	or  %g3, %g1, %g3
40005f3c:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
40005f40:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
40005f44:	83 29 60 08 	sll  %g5, 8, %g1
40005f48:	98 11 80 04 	or  %g6, %g4, %o4
40005f4c:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40005f50:	92 02 60 10 	add  %o1, 0x10, %o1
40005f54:	12 bf ff ee 	bne  40005f0c <__GI_memcpy+0x754>
40005f58:	90 02 20 10 	add  %o0, 0x10, %o0
40005f5c:	85 30 60 10 	srl  %g1, 0x10, %g2
40005f60:	d8 22 3f f9 	st  %o4, [ %o0 + -7 ]
40005f64:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
40005f68:	89 30 60 08 	srl  %g1, 8, %g4
40005f6c:	10 80 01 f5 	b  40006740 <__GI_memcpy+0xf88>
40005f70:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
40005f74:	c4 02 40 00 	ld  [ %o1 ], %g2
40005f78:	92 02 60 04 	add  %o1, 4, %o1
40005f7c:	87 30 a0 10 	srl  %g2, 0x10, %g3
40005f80:	8a 0a 20 07 	and  %o0, 7, %g5
40005f84:	c6 32 00 00 	sth  %g3, [ %o0 ]
40005f88:	80 a1 60 06 	cmp  %g5, 6
40005f8c:	83 28 a0 10 	sll  %g2, 0x10, %g1
40005f90:	90 02 20 04 	add  %o0, 4, %o0
40005f94:	02 80 01 8e 	be  400065cc <__GI_memcpy+0xe14>
40005f98:	96 0a bf c0 	and  %o2, -64, %o3
40005f9c:	d8 02 3f fa 	ld  [ %o0 + -6 ], %o4
40005fa0:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40005fa4:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40005fa8:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005fac:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005fb0:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005fb4:	9a 13 40 01 	or  %o5, %g1, %o5
40005fb8:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005fbc:	84 11 80 02 	or  %g6, %g2, %g2
40005fc0:	87 31 20 10 	srl  %g4, 0x10, %g3
40005fc4:	8d 31 60 10 	srl  %g5, 0x10, %g6
40005fc8:	89 29 20 10 	sll  %g4, 0x10, %g4
40005fcc:	86 10 c0 01 	or  %g3, %g1, %g3
40005fd0:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
40005fd4:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
40005fd8:	83 29 60 10 	sll  %g5, 0x10, %g1
40005fdc:	98 11 80 04 	or  %g6, %g4, %o4
40005fe0:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005fe4:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005fe8:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40005fec:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40005ff0:	85 28 a0 10 	sll  %g2, 0x10, %g2
40005ff4:	9a 13 40 01 	or  %o5, %g1, %o5
40005ff8:	83 28 e0 10 	sll  %g3, 0x10, %g1
40005ffc:	84 11 80 02 	or  %g6, %g2, %g2
40006000:	87 31 20 10 	srl  %g4, 0x10, %g3
40006004:	8d 31 60 10 	srl  %g5, 0x10, %g6
40006008:	89 29 20 10 	sll  %g4, 0x10, %g4
4000600c:	86 10 c0 01 	or  %g3, %g1, %g3
40006010:	d8 3a 20 0a 	std  %o4, [ %o0 + 0xa ]
40006014:	c4 3a 20 12 	std  %g2, [ %o0 + 0x12 ]
40006018:	83 29 60 10 	sll  %g5, 0x10, %g1
4000601c:	98 11 80 04 	or  %g6, %g4, %o4
40006020:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40006024:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40006028:	9b 30 a0 10 	srl  %g2, 0x10, %o5
4000602c:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40006030:	85 28 a0 10 	sll  %g2, 0x10, %g2
40006034:	9a 13 40 01 	or  %o5, %g1, %o5
40006038:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000603c:	84 11 80 02 	or  %g6, %g2, %g2
40006040:	87 31 20 10 	srl  %g4, 0x10, %g3
40006044:	8d 31 60 10 	srl  %g5, 0x10, %g6
40006048:	89 29 20 10 	sll  %g4, 0x10, %g4
4000604c:	86 10 c0 01 	or  %g3, %g1, %g3
40006050:	d8 3a 20 1a 	std  %o4, [ %o0 + 0x1a ]
40006054:	c4 3a 20 22 	std  %g2, [ %o0 + 0x22 ]
40006058:	83 29 60 10 	sll  %g5, 0x10, %g1
4000605c:	98 11 80 04 	or  %g6, %g4, %o4
40006060:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40006064:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006068:	9b 30 a0 10 	srl  %g2, 0x10, %o5
4000606c:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40006070:	85 28 a0 10 	sll  %g2, 0x10, %g2
40006074:	9a 13 40 01 	or  %o5, %g1, %o5
40006078:	83 28 e0 10 	sll  %g3, 0x10, %g1
4000607c:	84 11 80 02 	or  %g6, %g2, %g2
40006080:	87 31 20 10 	srl  %g4, 0x10, %g3
40006084:	8d 31 60 10 	srl  %g5, 0x10, %g6
40006088:	89 29 20 10 	sll  %g4, 0x10, %g4
4000608c:	86 10 c0 01 	or  %g3, %g1, %g3
40006090:	d8 3a 20 2a 	std  %o4, [ %o0 + 0x2a ]
40006094:	c4 3a 20 32 	std  %g2, [ %o0 + 0x32 ]
40006098:	83 29 60 10 	sll  %g5, 0x10, %g1
4000609c:	98 11 80 04 	or  %g6, %g4, %o4
400060a0:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
400060a4:	92 02 60 40 	add  %o1, 0x40, %o1
400060a8:	12 bf ff be 	bne  40005fa0 <__GI_memcpy+0x7e8>
400060ac:	90 02 20 40 	add  %o0, 0x40, %o0
400060b0:	96 8a a0 30 	andcc  %o2, 0x30, %o3
400060b4:	22 80 00 17 	be,a   40006110 <__GI_memcpy+0x958>
400060b8:	85 30 60 10 	srl  %g1, 0x10, %g2
400060bc:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400060c0:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400060c4:	9b 30 a0 10 	srl  %g2, 0x10, %o5
400060c8:	8d 30 e0 10 	srl  %g3, 0x10, %g6
400060cc:	85 28 a0 10 	sll  %g2, 0x10, %g2
400060d0:	9a 13 40 01 	or  %o5, %g1, %o5
400060d4:	83 28 e0 10 	sll  %g3, 0x10, %g1
400060d8:	84 11 80 02 	or  %g6, %g2, %g2
400060dc:	87 31 20 10 	srl  %g4, 0x10, %g3
400060e0:	8d 31 60 10 	srl  %g5, 0x10, %g6
400060e4:	89 29 20 10 	sll  %g4, 0x10, %g4
400060e8:	86 10 c0 01 	or  %g3, %g1, %g3
400060ec:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
400060f0:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
400060f4:	83 29 60 10 	sll  %g5, 0x10, %g1
400060f8:	98 11 80 04 	or  %g6, %g4, %o4
400060fc:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40006100:	92 02 60 10 	add  %o1, 0x10, %o1
40006104:	12 bf ff ee 	bne  400060bc <__GI_memcpy+0x904>
40006108:	90 02 20 10 	add  %o0, 0x10, %o0
4000610c:	85 30 60 10 	srl  %g1, 0x10, %g2
40006110:	d8 22 3f fa 	st  %o4, [ %o0 + -6 ]
40006114:	10 80 01 8b 	b  40006740 <__GI_memcpy+0xf88>
40006118:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
4000611c:	c4 02 40 00 	ld  [ %o1 ], %g2
40006120:	94 22 a0 04 	sub  %o2, 4, %o2
40006124:	87 30 a0 18 	srl  %g2, 0x18, %g3
40006128:	8a 0a 20 07 	and  %o0, 7, %g5
4000612c:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40006130:	80 a1 60 05 	cmp  %g5, 5
40006134:	89 30 a0 08 	srl  %g2, 8, %g4
40006138:	83 28 a0 18 	sll  %g2, 0x18, %g1
4000613c:	c8 32 20 01 	sth  %g4, [ %o0 + 1 ]
40006140:	92 02 60 04 	add  %o1, 4, %o1
40006144:	02 80 00 c3 	be  40006450 <__GI_memcpy+0xc98>
40006148:	96 0a bf c0 	and  %o2, -64, %o3
4000614c:	d8 02 3f ff 	ld  [ %o0 + -1 ], %o4
40006150:	90 02 20 04 	add  %o0, 4, %o0
40006154:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006158:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000615c:	9b 30 a0 08 	srl  %g2, 8, %o5
40006160:	8d 30 e0 08 	srl  %g3, 8, %g6
40006164:	85 28 a0 18 	sll  %g2, 0x18, %g2
40006168:	9a 13 40 01 	or  %o5, %g1, %o5
4000616c:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006170:	84 11 80 02 	or  %g6, %g2, %g2
40006174:	87 31 20 08 	srl  %g4, 8, %g3
40006178:	8d 31 60 08 	srl  %g5, 8, %g6
4000617c:	89 29 20 18 	sll  %g4, 0x18, %g4
40006180:	86 10 c0 01 	or  %g3, %g1, %g3
40006184:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
40006188:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
4000618c:	83 29 60 18 	sll  %g5, 0x18, %g1
40006190:	98 11 80 04 	or  %g6, %g4, %o4
40006194:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40006198:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
4000619c:	9b 30 a0 08 	srl  %g2, 8, %o5
400061a0:	8d 30 e0 08 	srl  %g3, 8, %g6
400061a4:	85 28 a0 18 	sll  %g2, 0x18, %g2
400061a8:	9a 13 40 01 	or  %o5, %g1, %o5
400061ac:	83 28 e0 18 	sll  %g3, 0x18, %g1
400061b0:	84 11 80 02 	or  %g6, %g2, %g2
400061b4:	87 31 20 08 	srl  %g4, 8, %g3
400061b8:	8d 31 60 08 	srl  %g5, 8, %g6
400061bc:	89 29 20 18 	sll  %g4, 0x18, %g4
400061c0:	86 10 c0 01 	or  %g3, %g1, %g3
400061c4:	d8 3a 20 0b 	std  %o4, [ %o0 + 0xb ]
400061c8:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
400061cc:	83 29 60 18 	sll  %g5, 0x18, %g1
400061d0:	98 11 80 04 	or  %g6, %g4, %o4
400061d4:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
400061d8:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
400061dc:	9b 30 a0 08 	srl  %g2, 8, %o5
400061e0:	8d 30 e0 08 	srl  %g3, 8, %g6
400061e4:	85 28 a0 18 	sll  %g2, 0x18, %g2
400061e8:	9a 13 40 01 	or  %o5, %g1, %o5
400061ec:	83 28 e0 18 	sll  %g3, 0x18, %g1
400061f0:	84 11 80 02 	or  %g6, %g2, %g2
400061f4:	87 31 20 08 	srl  %g4, 8, %g3
400061f8:	8d 31 60 08 	srl  %g5, 8, %g6
400061fc:	89 29 20 18 	sll  %g4, 0x18, %g4
40006200:	86 10 c0 01 	or  %g3, %g1, %g3
40006204:	d8 3a 20 1b 	std  %o4, [ %o0 + 0x1b ]
40006208:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
4000620c:	83 29 60 18 	sll  %g5, 0x18, %g1
40006210:	98 11 80 04 	or  %g6, %g4, %o4
40006214:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40006218:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
4000621c:	9b 30 a0 08 	srl  %g2, 8, %o5
40006220:	8d 30 e0 08 	srl  %g3, 8, %g6
40006224:	85 28 a0 18 	sll  %g2, 0x18, %g2
40006228:	9a 13 40 01 	or  %o5, %g1, %o5
4000622c:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006230:	84 11 80 02 	or  %g6, %g2, %g2
40006234:	87 31 20 08 	srl  %g4, 8, %g3
40006238:	8d 31 60 08 	srl  %g5, 8, %g6
4000623c:	89 29 20 18 	sll  %g4, 0x18, %g4
40006240:	86 10 c0 01 	or  %g3, %g1, %g3
40006244:	d8 3a 20 2b 	std  %o4, [ %o0 + 0x2b ]
40006248:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
4000624c:	83 29 60 18 	sll  %g5, 0x18, %g1
40006250:	98 11 80 04 	or  %g6, %g4, %o4
40006254:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40006258:	92 02 60 40 	add  %o1, 0x40, %o1
4000625c:	12 bf ff be 	bne  40006154 <__GI_memcpy+0x99c>
40006260:	90 02 20 40 	add  %o0, 0x40, %o0
40006264:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40006268:	22 80 00 17 	be,a   400062c4 <__GI_memcpy+0xb0c>
4000626c:	85 30 60 18 	srl  %g1, 0x18, %g2
40006270:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006274:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006278:	9b 30 a0 08 	srl  %g2, 8, %o5
4000627c:	8d 30 e0 08 	srl  %g3, 8, %g6
40006280:	85 28 a0 18 	sll  %g2, 0x18, %g2
40006284:	9a 13 40 01 	or  %o5, %g1, %o5
40006288:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000628c:	84 11 80 02 	or  %g6, %g2, %g2
40006290:	87 31 20 08 	srl  %g4, 8, %g3
40006294:	8d 31 60 08 	srl  %g5, 8, %g6
40006298:	89 29 20 18 	sll  %g4, 0x18, %g4
4000629c:	86 10 c0 01 	or  %g3, %g1, %g3
400062a0:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
400062a4:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
400062a8:	83 29 60 18 	sll  %g5, 0x18, %g1
400062ac:	98 11 80 04 	or  %g6, %g4, %o4
400062b0:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
400062b4:	92 02 60 10 	add  %o1, 0x10, %o1
400062b8:	12 bf ff ee 	bne  40006270 <__GI_memcpy+0xab8>
400062bc:	90 02 20 10 	add  %o0, 0x10, %o0
400062c0:	85 30 60 18 	srl  %g1, 0x18, %g2
400062c4:	d8 22 3f fb 	st  %o4, [ %o0 + -5 ]
400062c8:	10 80 01 1e 	b  40006740 <__GI_memcpy+0xf88>
400062cc:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
400062d0:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400062d4:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400062d8:	99 30 a0 18 	srl  %g2, 0x18, %o4
400062dc:	9b 30 e0 18 	srl  %g3, 0x18, %o5
400062e0:	8d 28 a0 08 	sll  %g2, 8, %g6
400062e4:	84 13 00 01 	or  %o4, %g1, %g2
400062e8:	83 28 e0 08 	sll  %g3, 8, %g1
400062ec:	86 13 40 06 	or  %o5, %g6, %g3
400062f0:	99 31 20 18 	srl  %g4, 0x18, %o4
400062f4:	9b 31 60 18 	srl  %g5, 0x18, %o5
400062f8:	8d 29 20 08 	sll  %g4, 8, %g6
400062fc:	88 13 00 01 	or  %o4, %g1, %g4
40006300:	83 29 60 08 	sll  %g5, 8, %g1
40006304:	8a 13 40 06 	or  %o5, %g6, %g5
40006308:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
4000630c:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
40006310:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40006314:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40006318:	99 30 a0 18 	srl  %g2, 0x18, %o4
4000631c:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40006320:	8d 28 a0 08 	sll  %g2, 8, %g6
40006324:	84 13 00 01 	or  %o4, %g1, %g2
40006328:	83 28 e0 08 	sll  %g3, 8, %g1
4000632c:	86 13 40 06 	or  %o5, %g6, %g3
40006330:	99 31 20 18 	srl  %g4, 0x18, %o4
40006334:	9b 31 60 18 	srl  %g5, 0x18, %o5
40006338:	8d 29 20 08 	sll  %g4, 8, %g6
4000633c:	88 13 00 01 	or  %o4, %g1, %g4
40006340:	83 29 60 08 	sll  %g5, 8, %g1
40006344:	8a 13 40 06 	or  %o5, %g6, %g5
40006348:	c4 3a 20 0d 	std  %g2, [ %o0 + 0xd ]
4000634c:	c8 3a 20 15 	std  %g4, [ %o0 + 0x15 ]
40006350:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40006354:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40006358:	99 30 a0 18 	srl  %g2, 0x18, %o4
4000635c:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40006360:	8d 28 a0 08 	sll  %g2, 8, %g6
40006364:	84 13 00 01 	or  %o4, %g1, %g2
40006368:	83 28 e0 08 	sll  %g3, 8, %g1
4000636c:	86 13 40 06 	or  %o5, %g6, %g3
40006370:	99 31 20 18 	srl  %g4, 0x18, %o4
40006374:	9b 31 60 18 	srl  %g5, 0x18, %o5
40006378:	8d 29 20 08 	sll  %g4, 8, %g6
4000637c:	88 13 00 01 	or  %o4, %g1, %g4
40006380:	83 29 60 08 	sll  %g5, 8, %g1
40006384:	8a 13 40 06 	or  %o5, %g6, %g5
40006388:	c4 3a 20 1d 	std  %g2, [ %o0 + 0x1d ]
4000638c:	c8 3a 20 25 	std  %g4, [ %o0 + 0x25 ]
40006390:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40006394:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006398:	99 30 a0 18 	srl  %g2, 0x18, %o4
4000639c:	9b 30 e0 18 	srl  %g3, 0x18, %o5
400063a0:	8d 28 a0 08 	sll  %g2, 8, %g6
400063a4:	84 13 00 01 	or  %o4, %g1, %g2
400063a8:	83 28 e0 08 	sll  %g3, 8, %g1
400063ac:	86 13 40 06 	or  %o5, %g6, %g3
400063b0:	99 31 20 18 	srl  %g4, 0x18, %o4
400063b4:	9b 31 60 18 	srl  %g5, 0x18, %o5
400063b8:	8d 29 20 08 	sll  %g4, 8, %g6
400063bc:	88 13 00 01 	or  %o4, %g1, %g4
400063c0:	83 29 60 08 	sll  %g5, 8, %g1
400063c4:	8a 13 40 06 	or  %o5, %g6, %g5
400063c8:	c4 3a 20 2d 	std  %g2, [ %o0 + 0x2d ]
400063cc:	c8 3a 20 35 	std  %g4, [ %o0 + 0x35 ]
400063d0:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
400063d4:	92 02 60 40 	add  %o1, 0x40, %o1
400063d8:	12 bf ff be 	bne  400062d0 <__GI_memcpy+0xb18>
400063dc:	90 02 20 40 	add  %o0, 0x40, %o0
400063e0:	96 8a a0 30 	andcc  %o2, 0x30, %o3
400063e4:	22 80 00 17 	be,a   40006440 <__GI_memcpy+0xc88>
400063e8:	85 30 60 10 	srl  %g1, 0x10, %g2
400063ec:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400063f0:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400063f4:	99 30 a0 18 	srl  %g2, 0x18, %o4
400063f8:	9b 30 e0 18 	srl  %g3, 0x18, %o5
400063fc:	8d 28 a0 08 	sll  %g2, 8, %g6
40006400:	84 13 00 01 	or  %o4, %g1, %g2
40006404:	83 28 e0 08 	sll  %g3, 8, %g1
40006408:	86 13 40 06 	or  %o5, %g6, %g3
4000640c:	99 31 20 18 	srl  %g4, 0x18, %o4
40006410:	9b 31 60 18 	srl  %g5, 0x18, %o5
40006414:	8d 29 20 08 	sll  %g4, 8, %g6
40006418:	88 13 00 01 	or  %o4, %g1, %g4
4000641c:	83 29 60 08 	sll  %g5, 8, %g1
40006420:	8a 13 40 06 	or  %o5, %g6, %g5
40006424:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
40006428:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
4000642c:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40006430:	92 02 60 10 	add  %o1, 0x10, %o1
40006434:	12 bf ff ee 	bne  400063ec <__GI_memcpy+0xc34>
40006438:	90 02 20 10 	add  %o0, 0x10, %o0
4000643c:	85 30 60 10 	srl  %g1, 0x10, %g2
40006440:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
40006444:	89 30 60 08 	srl  %g1, 8, %g4
40006448:	10 80 00 be 	b  40006740 <__GI_memcpy+0xf88>
4000644c:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
40006450:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006454:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006458:	99 30 a0 08 	srl  %g2, 8, %o4
4000645c:	9b 30 e0 08 	srl  %g3, 8, %o5
40006460:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40006464:	84 13 00 01 	or  %o4, %g1, %g2
40006468:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000646c:	86 13 40 06 	or  %o5, %g6, %g3
40006470:	99 31 20 08 	srl  %g4, 8, %o4
40006474:	9b 31 60 08 	srl  %g5, 8, %o5
40006478:	8d 29 20 18 	sll  %g4, 0x18, %g6
4000647c:	88 13 00 01 	or  %o4, %g1, %g4
40006480:	83 29 60 18 	sll  %g5, 0x18, %g1
40006484:	8a 13 40 06 	or  %o5, %g6, %g5
40006488:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
4000648c:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
40006490:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40006494:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40006498:	99 30 a0 08 	srl  %g2, 8, %o4
4000649c:	9b 30 e0 08 	srl  %g3, 8, %o5
400064a0:	8d 28 a0 18 	sll  %g2, 0x18, %g6
400064a4:	84 13 00 01 	or  %o4, %g1, %g2
400064a8:	83 28 e0 18 	sll  %g3, 0x18, %g1
400064ac:	86 13 40 06 	or  %o5, %g6, %g3
400064b0:	99 31 20 08 	srl  %g4, 8, %o4
400064b4:	9b 31 60 08 	srl  %g5, 8, %o5
400064b8:	8d 29 20 18 	sll  %g4, 0x18, %g6
400064bc:	88 13 00 01 	or  %o4, %g1, %g4
400064c0:	83 29 60 18 	sll  %g5, 0x18, %g1
400064c4:	8a 13 40 06 	or  %o5, %g6, %g5
400064c8:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
400064cc:	c8 3a 20 1b 	std  %g4, [ %o0 + 0x1b ]
400064d0:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
400064d4:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
400064d8:	99 30 a0 08 	srl  %g2, 8, %o4
400064dc:	9b 30 e0 08 	srl  %g3, 8, %o5
400064e0:	8d 28 a0 18 	sll  %g2, 0x18, %g6
400064e4:	84 13 00 01 	or  %o4, %g1, %g2
400064e8:	83 28 e0 18 	sll  %g3, 0x18, %g1
400064ec:	86 13 40 06 	or  %o5, %g6, %g3
400064f0:	99 31 20 08 	srl  %g4, 8, %o4
400064f4:	9b 31 60 08 	srl  %g5, 8, %o5
400064f8:	8d 29 20 18 	sll  %g4, 0x18, %g6
400064fc:	88 13 00 01 	or  %o4, %g1, %g4
40006500:	83 29 60 18 	sll  %g5, 0x18, %g1
40006504:	8a 13 40 06 	or  %o5, %g6, %g5
40006508:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
4000650c:	c8 3a 20 2b 	std  %g4, [ %o0 + 0x2b ]
40006510:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40006514:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006518:	99 30 a0 08 	srl  %g2, 8, %o4
4000651c:	9b 30 e0 08 	srl  %g3, 8, %o5
40006520:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40006524:	84 13 00 01 	or  %o4, %g1, %g2
40006528:	83 28 e0 18 	sll  %g3, 0x18, %g1
4000652c:	86 13 40 06 	or  %o5, %g6, %g3
40006530:	99 31 20 08 	srl  %g4, 8, %o4
40006534:	9b 31 60 08 	srl  %g5, 8, %o5
40006538:	8d 29 20 18 	sll  %g4, 0x18, %g6
4000653c:	88 13 00 01 	or  %o4, %g1, %g4
40006540:	83 29 60 18 	sll  %g5, 0x18, %g1
40006544:	8a 13 40 06 	or  %o5, %g6, %g5
40006548:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
4000654c:	c8 3a 20 3b 	std  %g4, [ %o0 + 0x3b ]
40006550:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40006554:	92 02 60 40 	add  %o1, 0x40, %o1
40006558:	12 bf ff be 	bne  40006450 <__GI_memcpy+0xc98>
4000655c:	90 02 20 40 	add  %o0, 0x40, %o0
40006560:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40006564:	22 80 00 17 	be,a   400065c0 <__GI_memcpy+0xe08>
40006568:	85 30 60 18 	srl  %g1, 0x18, %g2
4000656c:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006570:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006574:	99 30 a0 08 	srl  %g2, 8, %o4
40006578:	9b 30 e0 08 	srl  %g3, 8, %o5
4000657c:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40006580:	84 13 00 01 	or  %o4, %g1, %g2
40006584:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006588:	86 13 40 06 	or  %o5, %g6, %g3
4000658c:	99 31 20 08 	srl  %g4, 8, %o4
40006590:	9b 31 60 08 	srl  %g5, 8, %o5
40006594:	8d 29 20 18 	sll  %g4, 0x18, %g6
40006598:	88 13 00 01 	or  %o4, %g1, %g4
4000659c:	83 29 60 18 	sll  %g5, 0x18, %g1
400065a0:	8a 13 40 06 	or  %o5, %g6, %g5
400065a4:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
400065a8:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
400065ac:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
400065b0:	92 02 60 10 	add  %o1, 0x10, %o1
400065b4:	12 bf ff ee 	bne  4000656c <__GI_memcpy+0xdb4>
400065b8:	90 02 20 10 	add  %o0, 0x10, %o0
400065bc:	85 30 60 18 	srl  %g1, 0x18, %g2
400065c0:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
400065c4:	10 80 00 5f 	b  40006740 <__GI_memcpy+0xf88>
400065c8:	90 02 20 04 	add  %o0, 4, %o0
400065cc:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400065d0:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400065d4:	99 30 a0 10 	srl  %g2, 0x10, %o4
400065d8:	9b 30 e0 10 	srl  %g3, 0x10, %o5
400065dc:	8d 28 a0 10 	sll  %g2, 0x10, %g6
400065e0:	84 13 00 01 	or  %o4, %g1, %g2
400065e4:	83 28 e0 10 	sll  %g3, 0x10, %g1
400065e8:	86 13 40 06 	or  %o5, %g6, %g3
400065ec:	99 31 20 10 	srl  %g4, 0x10, %o4
400065f0:	9b 31 60 10 	srl  %g5, 0x10, %o5
400065f4:	8d 29 20 10 	sll  %g4, 0x10, %g6
400065f8:	88 13 00 01 	or  %o4, %g1, %g4
400065fc:	83 29 60 10 	sll  %g5, 0x10, %g1
40006600:	8a 13 40 06 	or  %o5, %g6, %g5
40006604:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
40006608:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
4000660c:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40006610:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40006614:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006618:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000661c:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006620:	84 13 00 01 	or  %o4, %g1, %g2
40006624:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006628:	86 13 40 06 	or  %o5, %g6, %g3
4000662c:	99 31 20 10 	srl  %g4, 0x10, %o4
40006630:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006634:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006638:	88 13 00 01 	or  %o4, %g1, %g4
4000663c:	83 29 60 10 	sll  %g5, 0x10, %g1
40006640:	8a 13 40 06 	or  %o5, %g6, %g5
40006644:	c4 3a 20 0e 	std  %g2, [ %o0 + 0xe ]
40006648:	c8 3a 20 16 	std  %g4, [ %o0 + 0x16 ]
4000664c:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40006650:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40006654:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006658:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000665c:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006660:	84 13 00 01 	or  %o4, %g1, %g2
40006664:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006668:	86 13 40 06 	or  %o5, %g6, %g3
4000666c:	99 31 20 10 	srl  %g4, 0x10, %o4
40006670:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006674:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006678:	88 13 00 01 	or  %o4, %g1, %g4
4000667c:	83 29 60 10 	sll  %g5, 0x10, %g1
40006680:	8a 13 40 06 	or  %o5, %g6, %g5
40006684:	c4 3a 20 1e 	std  %g2, [ %o0 + 0x1e ]
40006688:	c8 3a 20 26 	std  %g4, [ %o0 + 0x26 ]
4000668c:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40006690:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006694:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006698:	9b 30 e0 10 	srl  %g3, 0x10, %o5
4000669c:	8d 28 a0 10 	sll  %g2, 0x10, %g6
400066a0:	84 13 00 01 	or  %o4, %g1, %g2
400066a4:	83 28 e0 10 	sll  %g3, 0x10, %g1
400066a8:	86 13 40 06 	or  %o5, %g6, %g3
400066ac:	99 31 20 10 	srl  %g4, 0x10, %o4
400066b0:	9b 31 60 10 	srl  %g5, 0x10, %o5
400066b4:	8d 29 20 10 	sll  %g4, 0x10, %g6
400066b8:	88 13 00 01 	or  %o4, %g1, %g4
400066bc:	83 29 60 10 	sll  %g5, 0x10, %g1
400066c0:	8a 13 40 06 	or  %o5, %g6, %g5
400066c4:	c4 3a 20 2e 	std  %g2, [ %o0 + 0x2e ]
400066c8:	c8 3a 20 36 	std  %g4, [ %o0 + 0x36 ]
400066cc:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
400066d0:	92 02 60 40 	add  %o1, 0x40, %o1
400066d4:	12 bf ff be 	bne  400065cc <__GI_memcpy+0xe14>
400066d8:	90 02 20 40 	add  %o0, 0x40, %o0
400066dc:	96 8a a0 30 	andcc  %o2, 0x30, %o3
400066e0:	22 80 00 17 	be,a   4000673c <__GI_memcpy+0xf84>
400066e4:	85 30 60 10 	srl  %g1, 0x10, %g2
400066e8:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400066ec:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400066f0:	99 30 a0 10 	srl  %g2, 0x10, %o4
400066f4:	9b 30 e0 10 	srl  %g3, 0x10, %o5
400066f8:	8d 28 a0 10 	sll  %g2, 0x10, %g6
400066fc:	84 13 00 01 	or  %o4, %g1, %g2
40006700:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006704:	86 13 40 06 	or  %o5, %g6, %g3
40006708:	99 31 20 10 	srl  %g4, 0x10, %o4
4000670c:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006710:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006714:	88 13 00 01 	or  %o4, %g1, %g4
40006718:	83 29 60 10 	sll  %g5, 0x10, %g1
4000671c:	8a 13 40 06 	or  %o5, %g6, %g5
40006720:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
40006724:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
40006728:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
4000672c:	92 02 60 10 	add  %o1, 0x10, %o1
40006730:	12 bf ff ee 	bne  400066e8 <__GI_memcpy+0xf30>
40006734:	90 02 20 10 	add  %o0, 0x10, %o0
40006738:	85 30 60 10 	srl  %g1, 0x10, %g2
4000673c:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40006740:	96 0a a0 0e 	and  %o2, 0xe, %o3
40006744:	84 10 00 0f 	mov  %o7, %g2
40006748:	99 2a e0 03 	sll  %o3, 3, %o4
4000674c:	90 02 00 0b 	add  %o0, %o3, %o0
40006750:	40 00 00 33 	call  4000681c <__GI_memcpy+0x1064>
40006754:	92 02 40 0b 	add  %o1, %o3, %o1
40006758:	9e 10 00 02 	mov  %g2, %o7
4000675c:	81 c3 60 84 	jmp  %o5 + 0x84
40006760:	80 8a a0 01 	btst  1, %o2
40006764:	c4 0a 7f f2 	ldub  [ %o1 + -14 ], %g2
40006768:	c6 0a 7f f3 	ldub  [ %o1 + -13 ], %g3
4000676c:	c4 2a 3f f2 	stb  %g2, [ %o0 + -14 ]
40006770:	c6 2a 3f f3 	stb  %g3, [ %o0 + -13 ]
40006774:	c4 0a 7f f4 	ldub  [ %o1 + -12 ], %g2
40006778:	c6 0a 7f f5 	ldub  [ %o1 + -11 ], %g3
4000677c:	c4 2a 3f f4 	stb  %g2, [ %o0 + -12 ]
40006780:	c6 2a 3f f5 	stb  %g3, [ %o0 + -11 ]
40006784:	c4 0a 7f f6 	ldub  [ %o1 + -10 ], %g2
40006788:	c6 0a 7f f7 	ldub  [ %o1 + -9 ], %g3
4000678c:	c4 2a 3f f6 	stb  %g2, [ %o0 + -10 ]
40006790:	c6 2a 3f f7 	stb  %g3, [ %o0 + -9 ]
40006794:	c4 0a 7f f8 	ldub  [ %o1 + -8 ], %g2
40006798:	c6 0a 7f f9 	ldub  [ %o1 + -7 ], %g3
4000679c:	c4 2a 3f f8 	stb  %g2, [ %o0 + -8 ]
400067a0:	c6 2a 3f f9 	stb  %g3, [ %o0 + -7 ]
400067a4:	c4 0a 7f fa 	ldub  [ %o1 + -6 ], %g2
400067a8:	c6 0a 7f fb 	ldub  [ %o1 + -5 ], %g3
400067ac:	c4 2a 3f fa 	stb  %g2, [ %o0 + -6 ]
400067b0:	c6 2a 3f fb 	stb  %g3, [ %o0 + -5 ]
400067b4:	c4 0a 7f fc 	ldub  [ %o1 + -4 ], %g2
400067b8:	c6 0a 7f fd 	ldub  [ %o1 + -3 ], %g3
400067bc:	c4 2a 3f fc 	stb  %g2, [ %o0 + -4 ]
400067c0:	c6 2a 3f fd 	stb  %g3, [ %o0 + -3 ]
400067c4:	c4 0a 7f fe 	ldub  [ %o1 + -2 ], %g2
400067c8:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
400067cc:	c4 2a 3f fe 	stb  %g2, [ %o0 + -2 ]
400067d0:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
400067d4:	02 80 00 04 	be  400067e4 <__GI_memcpy+0x102c>
400067d8:	01 00 00 00 	nop 
400067dc:	c4 0a 40 00 	ldub  [ %o1 ], %g2
400067e0:	c4 2a 00 00 	stb  %g2, [ %o0 ]
400067e4:	81 c3 e0 08 	retl 
400067e8:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
400067ec:	12 bf ff d5 	bne  40006740 <__GI_memcpy+0xf88>
400067f0:	80 8a a0 08 	btst  8, %o2
400067f4:	02 80 00 08 	be  40006814 <__GI_memcpy+0x105c>
400067f8:	80 8a a0 04 	btst  4, %o2
400067fc:	c4 02 60 00 	ld  [ %o1 ], %g2
40006800:	c6 02 60 04 	ld  [ %o1 + 4 ], %g3
40006804:	92 02 60 08 	add  %o1, 8, %o1
40006808:	c4 22 20 00 	st  %g2, [ %o0 ]
4000680c:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40006810:	90 02 20 08 	add  %o0, 8, %o0
40006814:	10 bf fc 6d 	b  400059c8 <__GI_memcpy+0x210>
40006818:	82 10 00 0a 	mov  %o2, %g1
4000681c:	81 c3 e0 08 	retl 
40006820:	9a 23 c0 0c 	sub  %o7, %o4, %o5
40006824:	81 c3 e0 08 	retl 
40006828:	9a 23 c0 06 	sub  %o7, %g6, %o5

4000682c <__fixdfdi>:
4000682c:	9d e3 bf 98 	save  %sp, -104, %sp
40006830:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
40006834:	2f 00 00 2d 	sethi  %hi(0xb400), %l7
40006838:	40 00 11 f2 	call  4000b000 <__sparc_get_pc_thunk.l7>
4000683c:	ae 05 e0 50 	add  %l7, 0x50, %l7	! b450 <__DYNAMIC+0xb450>
40006840:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40006844:	03 00 00 00 	sethi  %hi(0), %g1
40006848:	82 18 7d c0 	xor  %g1, -576, %g1
4000684c:	82 05 c0 01 	add  %l7, %g1, %g1
40006850:	d5 18 40 00 	ldd  [ %g1 ], %f10
40006854:	81 aa 0a ca 	fcmped  %f8, %f10
40006858:	01 00 00 00 	nop 
4000685c:	09 80 00 04 	fbl  4000686c <__fixdfdi+0x40>
40006860:	95 a0 00 a8 	fnegs  %f8, %f10
40006864:	40 00 00 0b 	call  40006890 <__fixunsdfdi>
40006868:	81 e8 00 00 	restore 
4000686c:	97 a0 00 29 	fmovs  %f9, %f11
40006870:	d5 3f bf f8 	std  %f10, [ %fp + -8 ]
40006874:	40 00 00 07 	call  40006890 <__fixunsdfdi>
40006878:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
4000687c:	92 a0 00 09 	subcc  %g0, %o1, %o1
40006880:	90 60 00 08 	subx  %g0, %o0, %o0
40006884:	b2 10 00 09 	mov  %o1, %i1
40006888:	81 c7 e0 08 	ret 
4000688c:	91 e8 00 08 	restore  %g0, %o0, %o0

40006890 <__fixunsdfdi>:
40006890:	9d e3 bf 90 	save  %sp, -112, %sp
40006894:	2f 00 00 2c 	sethi  %hi(0xb000), %l7
40006898:	40 00 11 da 	call  4000b000 <__sparc_get_pc_thunk.l7>
4000689c:	ae 05 e3 f0 	add  %l7, 0x3f0, %l7	! b3f0 <__DYNAMIC+0xb3f0>
400068a0:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
400068a4:	03 00 00 00 	sethi  %hi(0), %g1
400068a8:	82 18 7f b8 	xor  %g1, -72, %g1
400068ac:	82 05 c0 01 	add  %l7, %g1, %g1
400068b0:	d9 1f bf f8 	ldd  [ %fp + -8 ], %f12
400068b4:	d5 18 40 00 	ldd  [ %g1 ], %f10
400068b8:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
400068bc:	03 00 00 00 	sethi  %hi(0), %g1
400068c0:	82 18 7f 30 	xor  %g1, -208, %g1
400068c4:	82 05 c0 01 	add  %l7, %g1, %g1
400068c8:	d1 18 40 00 	ldd  [ %g1 ], %f8
400068cc:	81 aa 8a c8 	fcmped  %f10, %f8
400068d0:	01 00 00 00 	nop 
400068d4:	37 80 00 06 	fbge,a   400068ec <__fixunsdfdi+0x5c>
400068d8:	95 a2 88 c8 	fsubd  %f10, %f8, %f10
400068dc:	91 a0 1a 4a 	fdtoi  %f10, %f8
400068e0:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
400068e4:	10 80 00 07 	b  40006900 <__fixunsdfdi+0x70>
400068e8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400068ec:	05 20 00 00 	sethi  %hi(0x80000000), %g2
400068f0:	91 a0 1a 4a 	fdtoi  %f10, %f8
400068f4:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
400068f8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400068fc:	82 18 40 02 	xor  %g1, %g2, %g1
40006900:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40006904:	80 a0 60 00 	cmp  %g1, 0
40006908:	d1 07 bf f4 	ld  [ %fp + -12 ], %f8
4000690c:	16 80 00 07 	bge  40006928 <__fixunsdfdi+0x98>
40006910:	95 a0 19 08 	fitod  %f8, %f10
40006914:	05 00 00 00 	sethi  %hi(0), %g2
40006918:	84 18 bf c0 	xor  %g2, -64, %g2
4000691c:	84 05 c0 02 	add  %l7, %g2, %g2
40006920:	dd 18 80 00 	ldd  [ %g2 ], %f14
40006924:	95 a2 88 4e 	faddd  %f10, %f14, %f10
40006928:	05 00 00 00 	sethi  %hi(0), %g2
4000692c:	84 18 bf c0 	xor  %g2, -64, %g2
40006930:	84 05 c0 02 	add  %l7, %g2, %g2
40006934:	d1 18 80 00 	ldd  [ %g2 ], %f8
40006938:	05 00 00 00 	sethi  %hi(0), %g2
4000693c:	91 a2 89 48 	fmuld  %f10, %f8, %f8
40006940:	84 18 bf 30 	xor  %g2, -208, %g2
40006944:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
40006948:	84 05 c0 02 	add  %l7, %g2, %g2
4000694c:	d9 18 80 00 	ldd  [ %g2 ], %f12
40006950:	81 aa 0a cc 	fcmped  %f8, %f12
40006954:	01 00 00 00 	nop 
40006958:	37 80 00 06 	fbge,a   40006970 <__fixunsdfdi+0xe0>
4000695c:	99 a2 08 cc 	fsubd  %f8, %f12, %f12
40006960:	95 a0 1a 48 	fdtoi  %f8, %f10
40006964:	d5 27 bf f4 	st  %f10, [ %fp + -12 ]
40006968:	10 80 00 07 	b  40006984 <__fixunsdfdi+0xf4>
4000696c:	f8 07 bf f4 	ld  [ %fp + -12 ], %i4
40006970:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40006974:	91 a0 1a 4c 	fdtoi  %f12, %f8
40006978:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
4000697c:	f8 07 bf f4 	ld  [ %fp + -12 ], %i4
40006980:	b8 1f 00 02 	xor  %i4, %g2, %i4
40006984:	ba 10 00 1c 	mov  %i4, %i5
40006988:	86 10 20 00 	clr  %g3
4000698c:	b8 10 20 00 	clr  %i4
40006990:	86 17 40 03 	or  %i5, %g3, %g3
40006994:	84 17 00 01 	or  %i4, %g1, %g2
40006998:	b2 10 00 03 	mov  %g3, %i1
4000699c:	81 c7 e0 08 	ret 
400069a0:	91 e8 00 02 	restore  %g0, %g2, %o0

400069a4 <__floatdidf>:
400069a4:	9d e3 bf 98 	save  %sp, -104, %sp
400069a8:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
400069ac:	d1 07 bf fc 	ld  [ %fp + -4 ], %f8
400069b0:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
400069b4:	2f 00 00 2c 	sethi  %hi(0xb000), %l7
400069b8:	40 00 11 92 	call  4000b000 <__sparc_get_pc_thunk.l7>
400069bc:	ae 05 e2 d0 	add  %l7, 0x2d0, %l7	! b2d0 <__DYNAMIC+0xb2d0>
400069c0:	81 a0 19 08 	fitod  %f8, %f0
400069c4:	03 00 00 00 	sethi  %hi(0), %g1
400069c8:	d9 07 bf fc 	ld  [ %fp + -4 ], %f12
400069cc:	82 18 7f c0 	xor  %g1, -64, %g1
400069d0:	82 05 c0 01 	add  %l7, %g1, %g1
400069d4:	91 a0 19 0c 	fitod  %f12, %f8
400069d8:	d5 18 40 00 	ldd  [ %g1 ], %f10
400069dc:	80 a6 60 00 	cmp  %i1, 0
400069e0:	16 80 00 03 	bge  400069ec <__floatdidf+0x48>
400069e4:	81 a0 09 4a 	fmuld  %f0, %f10, %f0
400069e8:	91 a2 08 4a 	faddd  %f8, %f10, %f8
400069ec:	81 a0 08 48 	faddd  %f0, %f8, %f0
400069f0:	81 c7 e0 08 	ret 
400069f4:	81 e8 00 00 	restore 

400069f8 <__floatundidf>:
400069f8:	9d e3 bf 98 	save  %sp, -104, %sp
400069fc:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
40006a00:	2f 00 00 2c 	sethi  %hi(0xb000), %l7
40006a04:	40 00 11 7f 	call  4000b000 <__sparc_get_pc_thunk.l7>
40006a08:	ae 05 e2 84 	add  %l7, 0x284, %l7	! b284 <__DYNAMIC+0xb284>
40006a0c:	d1 07 bf fc 	ld  [ %fp + -4 ], %f8
40006a10:	80 a6 20 00 	cmp  %i0, 0
40006a14:	16 80 00 07 	bge  40006a30 <__floatundidf+0x38>
40006a18:	81 a0 19 08 	fitod  %f8, %f0
40006a1c:	03 00 00 00 	sethi  %hi(0), %g1
40006a20:	82 18 7f c0 	xor  %g1, -64, %g1
40006a24:	82 05 c0 01 	add  %l7, %g1, %g1
40006a28:	d1 18 40 00 	ldd  [ %g1 ], %f8
40006a2c:	81 a0 08 48 	faddd  %f0, %f8, %f0
40006a30:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40006a34:	03 00 00 00 	sethi  %hi(0), %g1
40006a38:	d9 07 bf fc 	ld  [ %fp + -4 ], %f12
40006a3c:	82 18 7f c0 	xor  %g1, -64, %g1
40006a40:	91 a0 19 0c 	fitod  %f12, %f8
40006a44:	82 05 c0 01 	add  %l7, %g1, %g1
40006a48:	80 a6 60 00 	cmp  %i1, 0
40006a4c:	d5 18 40 00 	ldd  [ %g1 ], %f10
40006a50:	16 80 00 03 	bge  40006a5c <__floatundidf+0x64>
40006a54:	81 a0 09 4a 	fmuld  %f0, %f10, %f0
40006a58:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40006a5c:	81 a0 08 48 	faddd  %f0, %f8, %f0
40006a60:	81 c7 e0 08 	ret 
40006a64:	81 e8 00 00 	restore 

40006a68 <__divdi3>:
40006a68:	9d e3 bf a0 	save  %sp, -96, %sp
40006a6c:	2f 00 00 2c 	sethi  %hi(0xb000), %l7
40006a70:	40 00 11 64 	call  4000b000 <__sparc_get_pc_thunk.l7>
40006a74:	ae 05 e2 18 	add  %l7, 0x218, %l7	! b218 <__DYNAMIC+0xb218>
40006a78:	ba 10 00 18 	mov  %i0, %i5
40006a7c:	b8 10 00 19 	mov  %i1, %i4
40006a80:	82 10 00 1a 	mov  %i2, %g1
40006a84:	84 10 00 1b 	mov  %i3, %g2
40006a88:	80 a6 20 00 	cmp  %i0, 0
40006a8c:	16 80 00 07 	bge  40006aa8 <__divdi3+0x40>
40006a90:	a0 10 20 00 	clr  %l0
40006a94:	b2 a0 00 19 	subcc  %g0, %i1, %i1
40006a98:	a0 10 3f ff 	mov  -1, %l0
40006a9c:	b0 60 00 18 	subx  %g0, %i0, %i0
40006aa0:	b8 10 00 19 	mov  %i1, %i4
40006aa4:	ba 10 00 18 	mov  %i0, %i5
40006aa8:	80 a0 60 00 	cmp  %g1, 0
40006aac:	16 80 00 08 	bge  40006acc <__divdi3+0x64>
40006ab0:	01 00 00 00 	nop 
40006ab4:	b6 a0 00 1b 	subcc  %g0, %i3, %i3
40006ab8:	a0 38 00 10 	xnor  %g0, %l0, %l0
40006abc:	b4 60 00 1a 	subx  %g0, %i2, %i2
40006ac0:	84 10 00 1b 	mov  %i3, %g2
40006ac4:	82 10 00 1a 	mov  %i2, %g1
40006ac8:	80 a0 60 00 	cmp  %g1, 0
40006acc:	12 80 00 50 	bne  40006c0c <__divdi3+0x1a4>
40006ad0:	90 10 00 02 	mov  %g2, %o0
40006ad4:	80 a0 80 1d 	cmp  %g2, %i5
40006ad8:	08 80 00 1a 	bleu  40006b40 <__divdi3+0xd8>
40006adc:	80 a0 a0 00 	cmp  %g2, 0
40006ae0:	88 10 00 1c 	mov  %i4, %g4
40006ae4:	82 10 20 20 	mov  0x20, %g1
40006ae8:	80 a7 40 02 	cmp  %i5, %g2
40006aec:	0a 80 00 0c 	bcs  40006b1c <__divdi3+0xb4>
40006af0:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006af4:	ba 27 40 02 	sub  %i5, %g2, %i5
40006af8:	ba 47 40 1d 	addx  %i5, %i5, %i5
40006afc:	82 a0 60 01 	deccc  %g1
40006b00:	12 bf ff fb 	bne  40006aec <__divdi3+0x84>
40006b04:	80 a7 40 02 	cmp  %i5, %g2
40006b08:	0a 80 00 0b 	bcs  40006b34 <__divdi3+0xcc>
40006b0c:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006b10:	10 80 00 09 	b  40006b34 <__divdi3+0xcc>
40006b14:	ba 27 40 02 	sub  %i5, %g2, %i5
40006b18:	ba 27 40 02 	sub  %i5, %g2, %i5
40006b1c:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006b20:	1a bf ff f8 	bcc  40006b00 <__divdi3+0x98>
40006b24:	82 a0 60 01 	deccc  %g1
40006b28:	12 bf ff fc 	bne  40006b18 <__divdi3+0xb0>
40006b2c:	88 81 00 04 	addcc  %g4, %g4, %g4
40006b30:	ba 27 40 02 	sub  %i5, %g2, %i5
40006b34:	88 39 20 00 	xnor  %g4, 0, %g4
40006b38:	10 80 00 ab 	b  40006de4 <__divdi3+0x37c>
40006b3c:	ba 10 20 00 	clr  %i5
40006b40:	32 80 00 06 	bne,a   40006b58 <__divdi3+0xf0>
40006b44:	84 10 20 00 	clr  %g2
40006b48:	90 10 20 01 	mov  1, %o0
40006b4c:	40 00 03 29 	call  400077f0 <.udiv>
40006b50:	92 10 20 00 	clr  %o1
40006b54:	84 10 20 00 	clr  %g2
40006b58:	88 10 00 1c 	mov  %i4, %g4
40006b5c:	82 10 20 20 	mov  0x20, %g1
40006b60:	80 a0 80 08 	cmp  %g2, %o0
40006b64:	0a 80 00 0c 	bcs  40006b94 <__divdi3+0x12c>
40006b68:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006b6c:	84 20 80 08 	sub  %g2, %o0, %g2
40006b70:	84 40 80 02 	addx  %g2, %g2, %g2
40006b74:	82 a0 60 01 	deccc  %g1
40006b78:	12 bf ff fb 	bne  40006b64 <__divdi3+0xfc>
40006b7c:	80 a0 80 08 	cmp  %g2, %o0
40006b80:	0a 80 00 0b 	bcs  40006bac <__divdi3+0x144>
40006b84:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006b88:	10 80 00 09 	b  40006bac <__divdi3+0x144>
40006b8c:	84 20 80 08 	sub  %g2, %o0, %g2
40006b90:	84 20 80 08 	sub  %g2, %o0, %g2
40006b94:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006b98:	1a bf ff f8 	bcc  40006b78 <__divdi3+0x110>
40006b9c:	82 a0 60 01 	deccc  %g1
40006ba0:	12 bf ff fc 	bne  40006b90 <__divdi3+0x128>
40006ba4:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006ba8:	84 20 80 08 	sub  %g2, %o0, %g2
40006bac:	ba 3f 60 00 	xnor  %i5, 0, %i5
40006bb0:	82 10 20 20 	mov  0x20, %g1
40006bb4:	80 a0 80 08 	cmp  %g2, %o0
40006bb8:	0a 80 00 0c 	bcs  40006be8 <__divdi3+0x180>
40006bbc:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006bc0:	84 20 80 08 	sub  %g2, %o0, %g2
40006bc4:	84 40 80 02 	addx  %g2, %g2, %g2
40006bc8:	82 a0 60 01 	deccc  %g1
40006bcc:	12 bf ff fb 	bne  40006bb8 <__divdi3+0x150>
40006bd0:	80 a0 80 08 	cmp  %g2, %o0
40006bd4:	0a 80 00 0b 	bcs  40006c00 <__divdi3+0x198>
40006bd8:	88 c1 00 04 	addxcc  %g4, %g4, %g4
40006bdc:	10 80 00 09 	b  40006c00 <__divdi3+0x198>
40006be0:	84 20 80 08 	sub  %g2, %o0, %g2
40006be4:	84 20 80 08 	sub  %g2, %o0, %g2
40006be8:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006bec:	1a bf ff f8 	bcc  40006bcc <__divdi3+0x164>
40006bf0:	82 a0 60 01 	deccc  %g1
40006bf4:	12 bf ff fc 	bne  40006be4 <__divdi3+0x17c>
40006bf8:	88 81 00 04 	addcc  %g4, %g4, %g4
40006bfc:	84 20 80 08 	sub  %g2, %o0, %g2
40006c00:	88 39 20 00 	xnor  %g4, 0, %g4
40006c04:	10 80 00 79 	b  40006de8 <__divdi3+0x380>
40006c08:	84 10 00 1d 	mov  %i5, %g2
40006c0c:	80 a0 40 1d 	cmp  %g1, %i5
40006c10:	38 80 00 72 	bgu,a   40006dd8 <__divdi3+0x370>
40006c14:	ba 10 20 00 	clr  %i5
40006c18:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
40006c1c:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! ffff <__DYNAMIC+0xffff>
40006c20:	80 a0 40 03 	cmp  %g1, %g3
40006c24:	38 80 00 07 	bgu,a   40006c40 <__divdi3+0x1d8>
40006c28:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
40006c2c:	80 a0 60 ff 	cmp  %g1, 0xff
40006c30:	18 80 00 09 	bgu  40006c54 <__divdi3+0x1ec>
40006c34:	86 10 20 08 	mov  8, %g3
40006c38:	10 80 00 07 	b  40006c54 <__divdi3+0x1ec>
40006c3c:	86 10 20 00 	clr  %g3
40006c40:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40006c44:	80 a0 c0 01 	cmp  %g3, %g1
40006c48:	86 60 20 00 	subx  %g0, 0, %g3
40006c4c:	86 08 e0 08 	and  %g3, 8, %g3
40006c50:	86 00 e0 10 	add  %g3, 0x10, %g3
40006c54:	b7 30 40 03 	srl  %g1, %g3, %i3
40006c58:	09 00 00 01 	sethi  %hi(0x400), %g4
40006c5c:	b4 10 20 20 	mov  0x20, %i2
40006c60:	88 19 3e 60 	xor  %g4, -416, %g4
40006c64:	88 05 c0 04 	add  %l7, %g4, %g4
40006c68:	c8 09 00 1b 	ldub  [ %g4 + %i3 ], %g4
40006c6c:	86 01 00 03 	add  %g4, %g3, %g3
40006c70:	b4 a6 80 03 	subcc  %i2, %g3, %i2
40006c74:	32 80 00 0a 	bne,a   40006c9c <__divdi3+0x234>
40006c78:	83 28 40 1a 	sll  %g1, %i2, %g1
40006c7c:	80 a7 00 02 	cmp  %i4, %g2
40006c80:	3a 80 00 05 	bcc,a   40006c94 <__divdi3+0x22c>
40006c84:	ba 10 20 00 	clr  %i5
40006c88:	80 a0 40 1d 	cmp  %g1, %i5
40006c8c:	1a 80 00 53 	bcc  40006dd8 <__divdi3+0x370>
40006c90:	ba 10 20 00 	clr  %i5
40006c94:	10 80 00 54 	b  40006de4 <__divdi3+0x37c>
40006c98:	88 10 20 01 	mov  1, %g4
40006c9c:	89 30 80 03 	srl  %g2, %g3, %g4
40006ca0:	88 10 40 04 	or  %g1, %g4, %g4
40006ca4:	b7 37 40 03 	srl  %i5, %g3, %i3
40006ca8:	85 28 80 1a 	sll  %g2, %i2, %g2
40006cac:	87 37 00 03 	srl  %i4, %g3, %g3
40006cb0:	bb 2f 40 1a 	sll  %i5, %i2, %i5
40006cb4:	ba 17 40 03 	or  %i5, %g3, %i5
40006cb8:	82 10 20 20 	mov  0x20, %g1
40006cbc:	80 a6 c0 04 	cmp  %i3, %g4
40006cc0:	0a 80 00 0c 	bcs  40006cf0 <__divdi3+0x288>
40006cc4:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006cc8:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006ccc:	b6 46 c0 1b 	addx  %i3, %i3, %i3
40006cd0:	82 a0 60 01 	deccc  %g1
40006cd4:	12 bf ff fb 	bne  40006cc0 <__divdi3+0x258>
40006cd8:	80 a6 c0 04 	cmp  %i3, %g4
40006cdc:	0a 80 00 0b 	bcs  40006d08 <__divdi3+0x2a0>
40006ce0:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006ce4:	10 80 00 09 	b  40006d08 <__divdi3+0x2a0>
40006ce8:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006cec:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006cf0:	b6 c6 c0 1b 	addxcc  %i3, %i3, %i3
40006cf4:	1a bf ff f8 	bcc  40006cd4 <__divdi3+0x26c>
40006cf8:	82 a0 60 01 	deccc  %g1
40006cfc:	12 bf ff fc 	bne  40006cec <__divdi3+0x284>
40006d00:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006d04:	b6 26 c0 04 	sub  %i3, %g4, %i3
40006d08:	ba 3f 60 00 	xnor  %i5, 0, %i5
40006d0c:	81 80 00 1d 	mov  %i5, %y
40006d10:	9b 38 a0 1f 	sra  %g2, 0x1f, %o5
40006d14:	9a 0f 40 0d 	and  %i5, %o5, %o5
40006d18:	82 88 20 00 	andcc  %g0, 0, %g1
40006d1c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d20:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d24:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d28:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d2c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d30:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d34:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d38:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d3c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d40:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d44:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d48:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d4c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d50:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d54:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d58:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d5c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d60:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d64:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d68:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d6c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d70:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d74:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d78:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d7c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d80:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d84:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d88:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d8c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d90:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d94:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d98:	83 20 40 02 	mulscc  %g1, %g2, %g1
40006d9c:	83 20 60 00 	mulscc  %g1, 0, %g1
40006da0:	84 00 40 0d 	add  %g1, %o5, %g2
40006da4:	87 40 00 00 	rd  %y, %g3
40006da8:	80 a0 80 1b 	cmp  %g2, %i3
40006dac:	18 80 00 09 	bgu  40006dd0 <__divdi3+0x368>
40006db0:	88 10 00 1d 	mov  %i5, %g4
40006db4:	b9 2f 00 1a 	sll  %i4, %i2, %i4
40006db8:	80 a7 00 03 	cmp  %i4, %g3
40006dbc:	3a 80 00 0a 	bcc,a   40006de4 <__divdi3+0x37c>
40006dc0:	ba 10 20 00 	clr  %i5
40006dc4:	80 a0 80 1b 	cmp  %g2, %i3
40006dc8:	32 80 00 07 	bne,a   40006de4 <__divdi3+0x37c>
40006dcc:	ba 10 20 00 	clr  %i5
40006dd0:	10 80 00 04 	b  40006de0 <__divdi3+0x378>
40006dd4:	88 07 7f ff 	add  %i5, -1, %g4
40006dd8:	10 80 00 03 	b  40006de4 <__divdi3+0x37c>
40006ddc:	88 10 20 00 	clr  %g4
40006de0:	ba 10 20 00 	clr  %i5
40006de4:	84 10 00 1d 	mov  %i5, %g2
40006de8:	80 a4 20 00 	cmp  %l0, 0
40006dec:	02 80 00 04 	be  40006dfc <__divdi3+0x394>
40006df0:	86 10 00 04 	mov  %g4, %g3
40006df4:	86 a0 00 04 	subcc  %g0, %g4, %g3
40006df8:	84 60 00 1d 	subx  %g0, %i5, %g2
40006dfc:	b0 10 00 02 	mov  %g2, %i0
40006e00:	b2 10 00 03 	mov  %g3, %i1
40006e04:	81 c7 e0 08 	ret 
40006e08:	81 e8 00 00 	restore 

40006e0c <__moddi3>:
40006e0c:	9d e3 bf a0 	save  %sp, -96, %sp
40006e10:	2f 00 00 2b 	sethi  %hi(0xac00), %l7
40006e14:	40 00 10 7b 	call  4000b000 <__sparc_get_pc_thunk.l7>
40006e18:	ae 05 e2 74 	add  %l7, 0x274, %l7	! ae74 <__DYNAMIC+0xae74>
40006e1c:	ba 10 00 18 	mov  %i0, %i5
40006e20:	b8 10 00 19 	mov  %i1, %i4
40006e24:	82 10 00 1a 	mov  %i2, %g1
40006e28:	84 10 00 1b 	mov  %i3, %g2
40006e2c:	80 a6 20 00 	cmp  %i0, 0
40006e30:	16 80 00 07 	bge  40006e4c <__moddi3+0x40>
40006e34:	a0 10 20 00 	clr  %l0
40006e38:	b2 a0 00 19 	subcc  %g0, %i1, %i1
40006e3c:	a0 10 3f ff 	mov  -1, %l0
40006e40:	b0 60 00 18 	subx  %g0, %i0, %i0
40006e44:	b8 10 00 19 	mov  %i1, %i4
40006e48:	ba 10 00 18 	mov  %i0, %i5
40006e4c:	80 a0 60 00 	cmp  %g1, 0
40006e50:	16 80 00 07 	bge  40006e6c <__moddi3+0x60>
40006e54:	90 10 00 02 	mov  %g2, %o0
40006e58:	b6 a0 00 1b 	subcc  %g0, %i3, %i3
40006e5c:	b4 60 00 1a 	subx  %g0, %i2, %i2
40006e60:	84 10 00 1b 	mov  %i3, %g2
40006e64:	82 10 00 1a 	mov  %i2, %g1
40006e68:	90 10 00 02 	mov  %g2, %o0
40006e6c:	b4 10 00 1c 	mov  %i4, %i2
40006e70:	80 a0 60 00 	cmp  %g1, 0
40006e74:	12 80 00 50 	bne  40006fb4 <__moddi3+0x1a8>
40006e78:	b2 10 00 1d 	mov  %i5, %i1
40006e7c:	80 a0 80 1d 	cmp  %g2, %i5
40006e80:	08 80 00 19 	bleu  40006ee4 <__moddi3+0xd8>
40006e84:	80 a0 a0 00 	cmp  %g2, 0
40006e88:	82 10 20 20 	mov  0x20, %g1
40006e8c:	80 a7 40 02 	cmp  %i5, %g2
40006e90:	0a 80 00 0c 	bcs  40006ec0 <__moddi3+0xb4>
40006e94:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006e98:	ba 27 40 02 	sub  %i5, %g2, %i5
40006e9c:	ba 47 40 1d 	addx  %i5, %i5, %i5
40006ea0:	82 a0 60 01 	deccc  %g1
40006ea4:	12 bf ff fb 	bne  40006e90 <__moddi3+0x84>
40006ea8:	80 a7 40 02 	cmp  %i5, %g2
40006eac:	0a 80 00 0b 	bcs  40006ed8 <__moddi3+0xcc>
40006eb0:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006eb4:	10 80 00 09 	b  40006ed8 <__moddi3+0xcc>
40006eb8:	ba 27 40 02 	sub  %i5, %g2, %i5
40006ebc:	ba 27 40 02 	sub  %i5, %g2, %i5
40006ec0:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006ec4:	1a bf ff f8 	bcc  40006ea4 <__moddi3+0x98>
40006ec8:	82 a0 60 01 	deccc  %g1
40006ecc:	12 bf ff fc 	bne  40006ebc <__moddi3+0xb0>
40006ed0:	b8 87 00 1c 	addcc  %i4, %i4, %i4
40006ed4:	ba 27 40 02 	sub  %i5, %g2, %i5
40006ed8:	b8 3f 20 00 	xnor  %i4, 0, %i4
40006edc:	10 80 00 34 	b  40006fac <__moddi3+0x1a0>
40006ee0:	84 10 20 00 	clr  %g2
40006ee4:	32 80 00 06 	bne,a   40006efc <__moddi3+0xf0>
40006ee8:	84 10 20 00 	clr  %g2
40006eec:	90 10 20 01 	mov  1, %o0
40006ef0:	40 00 02 40 	call  400077f0 <.udiv>
40006ef4:	92 10 20 00 	clr  %o1
40006ef8:	84 10 20 00 	clr  %g2
40006efc:	82 10 20 20 	mov  0x20, %g1
40006f00:	80 a0 80 08 	cmp  %g2, %o0
40006f04:	0a 80 00 0c 	bcs  40006f34 <__moddi3+0x128>
40006f08:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006f0c:	84 20 80 08 	sub  %g2, %o0, %g2
40006f10:	84 40 80 02 	addx  %g2, %g2, %g2
40006f14:	82 a0 60 01 	deccc  %g1
40006f18:	12 bf ff fb 	bne  40006f04 <__moddi3+0xf8>
40006f1c:	80 a0 80 08 	cmp  %g2, %o0
40006f20:	0a 80 00 0b 	bcs  40006f4c <__moddi3+0x140>
40006f24:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006f28:	10 80 00 09 	b  40006f4c <__moddi3+0x140>
40006f2c:	84 20 80 08 	sub  %g2, %o0, %g2
40006f30:	84 20 80 08 	sub  %g2, %o0, %g2
40006f34:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006f38:	1a bf ff f8 	bcc  40006f18 <__moddi3+0x10c>
40006f3c:	82 a0 60 01 	deccc  %g1
40006f40:	12 bf ff fc 	bne  40006f30 <__moddi3+0x124>
40006f44:	ba 87 40 1d 	addcc  %i5, %i5, %i5
40006f48:	84 20 80 08 	sub  %g2, %o0, %g2
40006f4c:	ba 3f 60 00 	xnor  %i5, 0, %i5
40006f50:	ba 10 00 02 	mov  %g2, %i5
40006f54:	82 10 20 20 	mov  0x20, %g1
40006f58:	80 a7 40 08 	cmp  %i5, %o0
40006f5c:	0a 80 00 0c 	bcs  40006f8c <__moddi3+0x180>
40006f60:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006f64:	ba 27 40 08 	sub  %i5, %o0, %i5
40006f68:	ba 47 40 1d 	addx  %i5, %i5, %i5
40006f6c:	82 a0 60 01 	deccc  %g1
40006f70:	12 bf ff fb 	bne  40006f5c <__moddi3+0x150>
40006f74:	80 a7 40 08 	cmp  %i5, %o0
40006f78:	0a 80 00 0b 	bcs  40006fa4 <__moddi3+0x198>
40006f7c:	b8 c7 00 1c 	addxcc  %i4, %i4, %i4
40006f80:	10 80 00 09 	b  40006fa4 <__moddi3+0x198>
40006f84:	ba 27 40 08 	sub  %i5, %o0, %i5
40006f88:	ba 27 40 08 	sub  %i5, %o0, %i5
40006f8c:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40006f90:	1a bf ff f8 	bcc  40006f70 <__moddi3+0x164>
40006f94:	82 a0 60 01 	deccc  %g1
40006f98:	12 bf ff fc 	bne  40006f88 <__moddi3+0x17c>
40006f9c:	b8 87 00 1c 	addcc  %i4, %i4, %i4
40006fa0:	ba 27 40 08 	sub  %i5, %o0, %i5
40006fa4:	b8 3f 20 00 	xnor  %i4, 0, %i4
40006fa8:	84 10 20 00 	clr  %g2
40006fac:	10 80 00 7f 	b  400071a8 <__moddi3+0x39c>
40006fb0:	86 10 00 1d 	mov  %i5, %g3
40006fb4:	80 a0 40 1d 	cmp  %g1, %i5
40006fb8:	28 80 00 05 	bleu,a   40006fcc <__moddi3+0x1c0>
40006fbc:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
40006fc0:	84 10 00 1d 	mov  %i5, %g2
40006fc4:	10 80 00 79 	b  400071a8 <__moddi3+0x39c>
40006fc8:	86 10 00 1c 	mov  %i4, %g3
40006fcc:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40006fd0:	80 a0 40 03 	cmp  %g1, %g3
40006fd4:	18 80 00 07 	bgu  40006ff0 <__moddi3+0x1e4>
40006fd8:	07 00 3f ff 	sethi  %hi(0xfffc00), %g3
40006fdc:	80 a0 60 ff 	cmp  %g1, 0xff
40006fe0:	18 80 00 09 	bgu  40007004 <__moddi3+0x1f8>
40006fe4:	b6 10 20 08 	mov  8, %i3
40006fe8:	10 80 00 07 	b  40007004 <__moddi3+0x1f8>
40006fec:	b6 10 20 00 	clr  %i3
40006ff0:	86 10 e3 ff 	or  %g3, 0x3ff, %g3
40006ff4:	80 a0 c0 01 	cmp  %g3, %g1
40006ff8:	b6 60 20 00 	subx  %g0, 0, %i3
40006ffc:	b6 0e e0 08 	and  %i3, 8, %i3
40007000:	b6 06 e0 10 	add  %i3, 0x10, %i3
40007004:	89 30 40 1b 	srl  %g1, %i3, %g4
40007008:	07 00 00 01 	sethi  %hi(0x400), %g3
4000700c:	86 18 fe 60 	xor  %g3, -416, %g3
40007010:	86 05 c0 03 	add  %l7, %g3, %g3
40007014:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
40007018:	88 10 20 20 	mov  0x20, %g4
4000701c:	b6 00 c0 1b 	add  %g3, %i3, %i3
40007020:	88 a1 00 1b 	subcc  %g4, %i3, %g4
40007024:	32 80 00 0c 	bne,a   40007054 <__moddi3+0x248>
40007028:	83 28 40 04 	sll  %g1, %g4, %g1
4000702c:	80 a7 00 02 	cmp  %i4, %g2
40007030:	1a 80 00 04 	bcc  40007040 <__moddi3+0x234>
40007034:	80 a0 40 1d 	cmp  %g1, %i5
40007038:	3a 80 00 05 	bcc,a   4000704c <__moddi3+0x240>
4000703c:	84 10 00 19 	mov  %i1, %g2
40007040:	b4 a7 00 02 	subcc  %i4, %g2, %i2
40007044:	b2 67 40 01 	subx  %i5, %g1, %i1
40007048:	84 10 00 19 	mov  %i1, %g2
4000704c:	10 80 00 57 	b  400071a8 <__moddi3+0x39c>
40007050:	86 10 00 1a 	mov  %i2, %g3
40007054:	87 30 80 1b 	srl  %g2, %i3, %g3
40007058:	b4 10 40 03 	or  %g1, %g3, %i2
4000705c:	83 37 00 1b 	srl  %i4, %i3, %g1
40007060:	87 37 40 1b 	srl  %i5, %i3, %g3
40007064:	85 28 80 04 	sll  %g2, %g4, %g2
40007068:	bb 2f 40 04 	sll  %i5, %g4, %i5
4000706c:	b9 2f 00 04 	sll  %i4, %g4, %i4
40007070:	ba 17 40 01 	or  %i5, %g1, %i5
40007074:	82 10 20 20 	mov  0x20, %g1
40007078:	80 a0 c0 1a 	cmp  %g3, %i2
4000707c:	0a 80 00 0c 	bcs  400070ac <__moddi3+0x2a0>
40007080:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
40007084:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007088:	86 40 c0 03 	addx  %g3, %g3, %g3
4000708c:	82 a0 60 01 	deccc  %g1
40007090:	12 bf ff fb 	bne  4000707c <__moddi3+0x270>
40007094:	80 a0 c0 1a 	cmp  %g3, %i2
40007098:	0a 80 00 0b 	bcs  400070c4 <__moddi3+0x2b8>
4000709c:	ba c7 40 1d 	addxcc  %i5, %i5, %i5
400070a0:	10 80 00 09 	b  400070c4 <__moddi3+0x2b8>
400070a4:	86 20 c0 1a 	sub  %g3, %i2, %g3
400070a8:	86 20 c0 1a 	sub  %g3, %i2, %g3
400070ac:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
400070b0:	1a bf ff f8 	bcc  40007090 <__moddi3+0x284>
400070b4:	82 a0 60 01 	deccc  %g1
400070b8:	12 bf ff fc 	bne  400070a8 <__moddi3+0x29c>
400070bc:	ba 87 40 1d 	addcc  %i5, %i5, %i5
400070c0:	86 20 c0 1a 	sub  %g3, %i2, %g3
400070c4:	ba 3f 60 00 	xnor  %i5, 0, %i5
400070c8:	81 80 00 1d 	mov  %i5, %y
400070cc:	9b 38 a0 1f 	sra  %g2, 0x1f, %o5
400070d0:	9a 0f 40 0d 	and  %i5, %o5, %o5
400070d4:	82 88 20 00 	andcc  %g0, 0, %g1
400070d8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400070dc:	83 20 40 02 	mulscc  %g1, %g2, %g1
400070e0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400070e4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400070e8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400070ec:	83 20 40 02 	mulscc  %g1, %g2, %g1
400070f0:	83 20 40 02 	mulscc  %g1, %g2, %g1
400070f4:	83 20 40 02 	mulscc  %g1, %g2, %g1
400070f8:	83 20 40 02 	mulscc  %g1, %g2, %g1
400070fc:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007100:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007104:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007108:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000710c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007110:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007114:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007118:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000711c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007120:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007124:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007128:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000712c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007130:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007134:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007138:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000713c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007140:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007144:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007148:	83 20 40 02 	mulscc  %g1, %g2, %g1
4000714c:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007150:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007154:	83 20 40 02 	mulscc  %g1, %g2, %g1
40007158:	83 20 60 00 	mulscc  %g1, 0, %g1
4000715c:	ba 00 40 0d 	add  %g1, %o5, %i5
40007160:	b3 40 00 00 	rd  %y, %i1
40007164:	82 10 00 1d 	mov  %i5, %g1
40007168:	80 a7 40 03 	cmp  %i5, %g3
4000716c:	18 80 00 07 	bgu  40007188 <__moddi3+0x37c>
40007170:	b0 10 00 19 	mov  %i1, %i0
40007174:	80 a7 00 19 	cmp  %i4, %i1
40007178:	1a 80 00 06 	bcc  40007190 <__moddi3+0x384>
4000717c:	80 a7 40 03 	cmp  %i5, %g3
40007180:	12 80 00 04 	bne  40007190 <__moddi3+0x384>
40007184:	01 00 00 00 	nop 
40007188:	b0 a6 40 02 	subcc  %i1, %g2, %i0
4000718c:	82 67 40 1a 	subx  %i5, %i2, %g1
40007190:	84 a7 00 18 	subcc  %i4, %i0, %g2
40007194:	b8 60 c0 01 	subx  %g3, %g1, %i4
40007198:	83 30 80 04 	srl  %g2, %g4, %g1
4000719c:	b7 2f 00 1b 	sll  %i4, %i3, %i3
400071a0:	85 37 00 04 	srl  %i4, %g4, %g2
400071a4:	86 10 40 1b 	or  %g1, %i3, %g3
400071a8:	80 a4 20 00 	cmp  %l0, 0
400071ac:	02 80 00 04 	be  400071bc <__moddi3+0x3b0>
400071b0:	01 00 00 00 	nop 
400071b4:	86 a0 00 03 	subcc  %g0, %g3, %g3
400071b8:	84 60 00 02 	subx  %g0, %g2, %g2
400071bc:	b0 10 00 02 	mov  %g2, %i0
400071c0:	b2 10 00 03 	mov  %g3, %i1
400071c4:	81 c7 e0 08 	ret 
400071c8:	81 e8 00 00 	restore 

400071cc <__udivdi3>:
400071cc:	9d e3 bf a0 	save  %sp, -96, %sp
400071d0:	2f 00 00 2a 	sethi  %hi(0xa800), %l7
400071d4:	40 00 0f 8b 	call  4000b000 <__sparc_get_pc_thunk.l7>
400071d8:	ae 05 e2 b4 	add  %l7, 0x2b4, %l7	! aab4 <__DYNAMIC+0xaab4>
400071dc:	80 a6 a0 00 	cmp  %i2, 0
400071e0:	12 80 00 50 	bne  40007320 <__udivdi3+0x154>
400071e4:	84 10 00 1b 	mov  %i3, %g2
400071e8:	80 a6 c0 18 	cmp  %i3, %i0
400071ec:	08 80 00 1a 	bleu  40007254 <__udivdi3+0x88>
400071f0:	80 a6 e0 00 	cmp  %i3, 0
400071f4:	84 10 00 19 	mov  %i1, %g2
400071f8:	82 10 20 20 	mov  0x20, %g1
400071fc:	80 a6 00 1b 	cmp  %i0, %i3
40007200:	0a 80 00 0c 	bcs  40007230 <__udivdi3+0x64>
40007204:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007208:	b0 26 00 1b 	sub  %i0, %i3, %i0
4000720c:	b0 46 00 18 	addx  %i0, %i0, %i0
40007210:	82 a0 60 01 	deccc  %g1
40007214:	12 bf ff fb 	bne  40007200 <__udivdi3+0x34>
40007218:	80 a6 00 1b 	cmp  %i0, %i3
4000721c:	0a 80 00 0b 	bcs  40007248 <__udivdi3+0x7c>
40007220:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007224:	10 80 00 09 	b  40007248 <__udivdi3+0x7c>
40007228:	b0 26 00 1b 	sub  %i0, %i3, %i0
4000722c:	b0 26 00 1b 	sub  %i0, %i3, %i0
40007230:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40007234:	1a bf ff f8 	bcc  40007214 <__udivdi3+0x48>
40007238:	82 a0 60 01 	deccc  %g1
4000723c:	12 bf ff fc 	bne  4000722c <__udivdi3+0x60>
40007240:	84 80 80 02 	addcc  %g2, %g2, %g2
40007244:	b0 26 00 1b 	sub  %i0, %i3, %i0
40007248:	84 38 a0 00 	xnor  %g2, 0, %g2
4000724c:	10 80 00 aa 	b  400074f4 <__udivdi3+0x328>
40007250:	b0 10 20 00 	clr  %i0
40007254:	12 80 00 05 	bne  40007268 <__udivdi3+0x9c>
40007258:	90 10 20 01 	mov  1, %o0
4000725c:	40 00 01 65 	call  400077f0 <.udiv>
40007260:	92 10 20 00 	clr  %o1
40007264:	b6 10 00 08 	mov  %o0, %i3
40007268:	84 10 20 00 	clr  %g2
4000726c:	82 10 20 20 	mov  0x20, %g1
40007270:	80 a0 80 1b 	cmp  %g2, %i3
40007274:	0a 80 00 0c 	bcs  400072a4 <__udivdi3+0xd8>
40007278:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000727c:	84 20 80 1b 	sub  %g2, %i3, %g2
40007280:	84 40 80 02 	addx  %g2, %g2, %g2
40007284:	82 a0 60 01 	deccc  %g1
40007288:	12 bf ff fb 	bne  40007274 <__udivdi3+0xa8>
4000728c:	80 a0 80 1b 	cmp  %g2, %i3
40007290:	0a 80 00 0b 	bcs  400072bc <__udivdi3+0xf0>
40007294:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40007298:	10 80 00 09 	b  400072bc <__udivdi3+0xf0>
4000729c:	84 20 80 1b 	sub  %g2, %i3, %g2
400072a0:	84 20 80 1b 	sub  %g2, %i3, %g2
400072a4:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400072a8:	1a bf ff f8 	bcc  40007288 <__udivdi3+0xbc>
400072ac:	82 a0 60 01 	deccc  %g1
400072b0:	12 bf ff fc 	bne  400072a0 <__udivdi3+0xd4>
400072b4:	b0 86 00 18 	addcc  %i0, %i0, %i0
400072b8:	84 20 80 1b 	sub  %g2, %i3, %g2
400072bc:	b0 3e 20 00 	xnor  %i0, 0, %i0
400072c0:	86 10 00 02 	mov  %g2, %g3
400072c4:	84 10 00 19 	mov  %i1, %g2
400072c8:	82 10 20 20 	mov  0x20, %g1
400072cc:	80 a0 c0 1b 	cmp  %g3, %i3
400072d0:	0a 80 00 0c 	bcs  40007300 <__udivdi3+0x134>
400072d4:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400072d8:	86 20 c0 1b 	sub  %g3, %i3, %g3
400072dc:	86 40 c0 03 	addx  %g3, %g3, %g3
400072e0:	82 a0 60 01 	deccc  %g1
400072e4:	12 bf ff fb 	bne  400072d0 <__udivdi3+0x104>
400072e8:	80 a0 c0 1b 	cmp  %g3, %i3
400072ec:	0a 80 00 0b 	bcs  40007318 <__udivdi3+0x14c>
400072f0:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400072f4:	10 80 00 09 	b  40007318 <__udivdi3+0x14c>
400072f8:	86 20 c0 1b 	sub  %g3, %i3, %g3
400072fc:	86 20 c0 1b 	sub  %g3, %i3, %g3
40007300:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40007304:	1a bf ff f8 	bcc  400072e4 <__udivdi3+0x118>
40007308:	82 a0 60 01 	deccc  %g1
4000730c:	12 bf ff fc 	bne  400072fc <__udivdi3+0x130>
40007310:	84 80 80 02 	addcc  %g2, %g2, %g2
40007314:	86 20 c0 1b 	sub  %g3, %i3, %g3
40007318:	84 38 a0 00 	xnor  %g2, 0, %g2
4000731c:	30 80 00 76 	b,a   400074f4 <__udivdi3+0x328>
40007320:	80 a6 80 18 	cmp  %i2, %i0
40007324:	18 80 00 70 	bgu  400074e4 <__udivdi3+0x318>
40007328:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
4000732c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
40007330:	80 a6 80 01 	cmp  %i2, %g1
40007334:	38 80 00 07 	bgu,a   40007350 <__udivdi3+0x184>
40007338:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
4000733c:	80 a6 a0 ff 	cmp  %i2, 0xff
40007340:	18 80 00 09 	bgu  40007364 <__udivdi3+0x198>
40007344:	82 10 20 08 	mov  8, %g1
40007348:	10 80 00 07 	b  40007364 <__udivdi3+0x198>
4000734c:	82 10 20 00 	clr  %g1
40007350:	82 10 63 ff 	or  %g1, 0x3ff, %g1
40007354:	80 a0 40 1a 	cmp  %g1, %i2
40007358:	82 60 20 00 	subx  %g0, 0, %g1
4000735c:	82 08 60 08 	and  %g1, 8, %g1
40007360:	82 00 60 10 	add  %g1, 0x10, %g1
40007364:	89 36 80 01 	srl  %i2, %g1, %g4
40007368:	07 00 00 01 	sethi  %hi(0x400), %g3
4000736c:	86 18 fe 60 	xor  %g3, -416, %g3
40007370:	86 05 c0 03 	add  %l7, %g3, %g3
40007374:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
40007378:	88 10 20 20 	mov  0x20, %g4
4000737c:	82 00 c0 01 	add  %g3, %g1, %g1
40007380:	88 a1 00 01 	subcc  %g4, %g1, %g4
40007384:	32 80 00 0a 	bne,a   400073ac <__udivdi3+0x1e0>
40007388:	87 30 80 01 	srl  %g2, %g1, %g3
4000738c:	80 a6 40 02 	cmp  %i1, %g2
40007390:	3a 80 00 05 	bcc,a   400073a4 <__udivdi3+0x1d8>
40007394:	b0 10 20 00 	clr  %i0
40007398:	80 a6 80 18 	cmp  %i2, %i0
4000739c:	1a 80 00 53 	bcc  400074e8 <__udivdi3+0x31c>
400073a0:	b0 10 20 00 	clr  %i0
400073a4:	10 80 00 54 	b  400074f4 <__udivdi3+0x328>
400073a8:	84 10 20 01 	mov  1, %g2
400073ac:	bb 28 80 04 	sll  %g2, %g4, %i5
400073b0:	b5 2e 80 04 	sll  %i2, %g4, %i2
400073b4:	b4 16 80 03 	or  %i2, %g3, %i2
400073b8:	87 36 00 01 	srl  %i0, %g1, %g3
400073bc:	83 36 40 01 	srl  %i1, %g1, %g1
400073c0:	b1 2e 00 04 	sll  %i0, %g4, %i0
400073c4:	b0 16 00 01 	or  %i0, %g1, %i0
400073c8:	82 10 20 20 	mov  0x20, %g1
400073cc:	80 a0 c0 1a 	cmp  %g3, %i2
400073d0:	0a 80 00 0c 	bcs  40007400 <__udivdi3+0x234>
400073d4:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
400073d8:	86 20 c0 1a 	sub  %g3, %i2, %g3
400073dc:	86 40 c0 03 	addx  %g3, %g3, %g3
400073e0:	82 a0 60 01 	deccc  %g1
400073e4:	12 bf ff fb 	bne  400073d0 <__udivdi3+0x204>
400073e8:	80 a0 c0 1a 	cmp  %g3, %i2
400073ec:	0a 80 00 0b 	bcs  40007418 <__udivdi3+0x24c>
400073f0:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
400073f4:	10 80 00 09 	b  40007418 <__udivdi3+0x24c>
400073f8:	86 20 c0 1a 	sub  %g3, %i2, %g3
400073fc:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007400:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40007404:	1a bf ff f8 	bcc  400073e4 <__udivdi3+0x218>
40007408:	82 a0 60 01 	deccc  %g1
4000740c:	12 bf ff fc 	bne  400073fc <__udivdi3+0x230>
40007410:	b0 86 00 18 	addcc  %i0, %i0, %i0
40007414:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007418:	b0 3e 20 00 	xnor  %i0, 0, %i0
4000741c:	81 80 00 18 	mov  %i0, %y
40007420:	9b 3f 60 1f 	sra  %i5, 0x1f, %o5
40007424:	9a 0e 00 0d 	and  %i0, %o5, %o5
40007428:	82 88 20 00 	andcc  %g0, 0, %g1
4000742c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007430:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007434:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007438:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000743c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007440:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007444:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007448:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000744c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007450:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007454:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007458:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000745c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007460:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007464:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007468:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000746c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007470:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007474:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007478:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000747c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007480:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007484:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007488:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000748c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007490:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007494:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40007498:	83 20 40 1d 	mulscc  %g1, %i5, %g1
4000749c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400074a0:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400074a4:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400074a8:	83 20 40 1d 	mulscc  %g1, %i5, %g1
400074ac:	83 20 60 00 	mulscc  %g1, 0, %g1
400074b0:	ba 00 40 0d 	add  %g1, %o5, %i5
400074b4:	b9 40 00 00 	rd  %y, %i4
400074b8:	80 a7 40 03 	cmp  %i5, %g3
400074bc:	18 80 00 08 	bgu  400074dc <__udivdi3+0x310>
400074c0:	84 10 00 18 	mov  %i0, %g2
400074c4:	b3 2e 40 04 	sll  %i1, %g4, %i1
400074c8:	80 a6 40 1c 	cmp  %i1, %i4
400074cc:	1a 80 00 09 	bcc  400074f0 <__udivdi3+0x324>
400074d0:	80 a7 40 03 	cmp  %i5, %g3
400074d4:	32 80 00 08 	bne,a   400074f4 <__udivdi3+0x328>
400074d8:	b0 10 20 00 	clr  %i0
400074dc:	10 80 00 05 	b  400074f0 <__udivdi3+0x324>
400074e0:	84 06 3f ff 	add  %i0, -1, %g2
400074e4:	b0 10 20 00 	clr  %i0
400074e8:	10 80 00 03 	b  400074f4 <__udivdi3+0x328>
400074ec:	84 10 20 00 	clr  %g2
400074f0:	b0 10 20 00 	clr  %i0
400074f4:	b2 10 00 02 	mov  %g2, %i1
400074f8:	81 c7 e0 08 	ret 
400074fc:	81 e8 00 00 	restore 

40007500 <__umoddi3>:
40007500:	9d e3 bf a0 	save  %sp, -96, %sp
40007504:	2f 00 00 29 	sethi  %hi(0xa400), %l7
40007508:	40 00 0e be 	call  4000b000 <__sparc_get_pc_thunk.l7>
4000750c:	ae 05 e3 80 	add  %l7, 0x380, %l7	! a780 <__DYNAMIC+0xa780>
40007510:	b8 10 00 1b 	mov  %i3, %i4
40007514:	84 10 00 19 	mov  %i1, %g2
40007518:	80 a6 a0 00 	cmp  %i2, 0
4000751c:	12 80 00 39 	bne  40007600 <__umoddi3+0x100>
40007520:	86 10 00 18 	mov  %i0, %g3
40007524:	80 a6 c0 18 	cmp  %i3, %i0
40007528:	18 80 00 1f 	bgu  400075a4 <__umoddi3+0xa4>
4000752c:	84 10 00 18 	mov  %i0, %g2
40007530:	80 a6 e0 00 	cmp  %i3, 0
40007534:	32 80 00 07 	bne,a   40007550 <__umoddi3+0x50>
40007538:	84 10 20 00 	clr  %g2
4000753c:	90 10 20 01 	mov  1, %o0
40007540:	40 00 00 ac 	call  400077f0 <.udiv>
40007544:	92 10 20 00 	clr  %o1
40007548:	b6 10 00 08 	mov  %o0, %i3
4000754c:	84 10 20 00 	clr  %g2
40007550:	82 10 20 20 	mov  0x20, %g1
40007554:	80 a0 80 1b 	cmp  %g2, %i3
40007558:	0a 80 00 0c 	bcs  40007588 <__umoddi3+0x88>
4000755c:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40007560:	84 20 80 1b 	sub  %g2, %i3, %g2
40007564:	84 40 80 02 	addx  %g2, %g2, %g2
40007568:	82 a0 60 01 	deccc  %g1
4000756c:	12 bf ff fb 	bne  40007558 <__umoddi3+0x58>
40007570:	80 a0 80 1b 	cmp  %g2, %i3
40007574:	0a 80 00 0b 	bcs  400075a0 <__umoddi3+0xa0>
40007578:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
4000757c:	10 80 00 09 	b  400075a0 <__umoddi3+0xa0>
40007580:	84 20 80 1b 	sub  %g2, %i3, %g2
40007584:	84 20 80 1b 	sub  %g2, %i3, %g2
40007588:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000758c:	1a bf ff f8 	bcc  4000756c <__umoddi3+0x6c>
40007590:	82 a0 60 01 	deccc  %g1
40007594:	12 bf ff fc 	bne  40007584 <__umoddi3+0x84>
40007598:	b0 86 00 18 	addcc  %i0, %i0, %i0
4000759c:	84 20 80 1b 	sub  %g2, %i3, %g2
400075a0:	b0 3e 20 00 	xnor  %i0, 0, %i0
400075a4:	82 10 20 20 	mov  0x20, %g1
400075a8:	80 a0 80 1b 	cmp  %g2, %i3
400075ac:	0a 80 00 0c 	bcs  400075dc <__umoddi3+0xdc>
400075b0:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
400075b4:	84 20 80 1b 	sub  %g2, %i3, %g2
400075b8:	84 40 80 02 	addx  %g2, %g2, %g2
400075bc:	82 a0 60 01 	deccc  %g1
400075c0:	12 bf ff fb 	bne  400075ac <__umoddi3+0xac>
400075c4:	80 a0 80 1b 	cmp  %g2, %i3
400075c8:	0a 80 00 0b 	bcs  400075f4 <__umoddi3+0xf4>
400075cc:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
400075d0:	10 80 00 09 	b  400075f4 <__umoddi3+0xf4>
400075d4:	84 20 80 1b 	sub  %g2, %i3, %g2
400075d8:	84 20 80 1b 	sub  %g2, %i3, %g2
400075dc:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400075e0:	1a bf ff f8 	bcc  400075c0 <__umoddi3+0xc0>
400075e4:	82 a0 60 01 	deccc  %g1
400075e8:	12 bf ff fc 	bne  400075d8 <__umoddi3+0xd8>
400075ec:	b2 86 40 19 	addcc  %i1, %i1, %i1
400075f0:	84 20 80 1b 	sub  %g2, %i3, %g2
400075f4:	b2 3e 60 00 	xnor  %i1, 0, %i1
400075f8:	10 80 00 25 	b  4000768c <__umoddi3+0x18c>
400075fc:	b0 10 20 00 	clr  %i0
40007600:	80 a6 80 18 	cmp  %i2, %i0
40007604:	18 80 00 79 	bgu  400077e8 <__umoddi3+0x2e8>
40007608:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
4000760c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
40007610:	80 a6 80 01 	cmp  %i2, %g1
40007614:	38 80 00 07 	bgu,a   40007630 <__umoddi3+0x130>
40007618:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
4000761c:	80 a6 a0 ff 	cmp  %i2, 0xff
40007620:	18 80 00 09 	bgu  40007644 <__umoddi3+0x144>
40007624:	82 10 20 08 	mov  8, %g1
40007628:	10 80 00 07 	b  40007644 <__umoddi3+0x144>
4000762c:	82 10 20 00 	clr  %g1
40007630:	82 10 63 ff 	or  %g1, 0x3ff, %g1
40007634:	80 a0 40 1a 	cmp  %g1, %i2
40007638:	82 60 20 00 	subx  %g0, 0, %g1
4000763c:	82 08 60 08 	and  %g1, 8, %g1
40007640:	82 00 60 10 	add  %g1, 0x10, %g1
40007644:	89 36 80 01 	srl  %i2, %g1, %g4
40007648:	37 00 00 01 	sethi  %hi(0x400), %i3
4000764c:	b6 1e fe 60 	xor  %i3, -416, %i3
40007650:	b6 05 c0 1b 	add  %l7, %i3, %i3
40007654:	fa 0e c0 04 	ldub  [ %i3 + %g4 ], %i5
40007658:	88 10 20 20 	mov  0x20, %g4
4000765c:	ba 07 40 01 	add  %i5, %g1, %i5
40007660:	88 a1 00 1d 	subcc  %g4, %i5, %g4
40007664:	32 80 00 0c 	bne,a   40007694 <__umoddi3+0x194>
40007668:	83 37 00 1d 	srl  %i4, %i5, %g1
4000766c:	80 a6 40 1c 	cmp  %i1, %i4
40007670:	1a 80 00 04 	bcc  40007680 <__umoddi3+0x180>
40007674:	80 a6 80 18 	cmp  %i2, %i0
40007678:	3a 80 00 05 	bcc,a   4000768c <__umoddi3+0x18c>
4000767c:	b0 10 00 03 	mov  %g3, %i0
40007680:	84 a6 40 1c 	subcc  %i1, %i4, %g2
40007684:	86 66 00 1a 	subx  %i0, %i2, %g3
40007688:	b0 10 00 03 	mov  %g3, %i0
4000768c:	10 80 00 57 	b  400077e8 <__umoddi3+0x2e8>
40007690:	b2 10 00 02 	mov  %g2, %i1
40007694:	b5 2e 80 04 	sll  %i2, %g4, %i2
40007698:	b4 16 80 01 	or  %i2, %g1, %i2
4000769c:	83 36 40 1d 	srl  %i1, %i5, %g1
400076a0:	87 36 00 1d 	srl  %i0, %i5, %g3
400076a4:	85 2e 00 04 	sll  %i0, %g4, %g2
400076a8:	b9 2f 00 04 	sll  %i4, %g4, %i4
400076ac:	84 10 80 01 	or  %g2, %g1, %g2
400076b0:	b3 2e 40 04 	sll  %i1, %g4, %i1
400076b4:	82 10 20 20 	mov  0x20, %g1
400076b8:	80 a0 c0 1a 	cmp  %g3, %i2
400076bc:	0a 80 00 0c 	bcs  400076ec <__umoddi3+0x1ec>
400076c0:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400076c4:	86 20 c0 1a 	sub  %g3, %i2, %g3
400076c8:	86 40 c0 03 	addx  %g3, %g3, %g3
400076cc:	82 a0 60 01 	deccc  %g1
400076d0:	12 bf ff fb 	bne  400076bc <__umoddi3+0x1bc>
400076d4:	80 a0 c0 1a 	cmp  %g3, %i2
400076d8:	0a 80 00 0b 	bcs  40007704 <__umoddi3+0x204>
400076dc:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400076e0:	10 80 00 09 	b  40007704 <__umoddi3+0x204>
400076e4:	86 20 c0 1a 	sub  %g3, %i2, %g3
400076e8:	86 20 c0 1a 	sub  %g3, %i2, %g3
400076ec:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
400076f0:	1a bf ff f8 	bcc  400076d0 <__umoddi3+0x1d0>
400076f4:	82 a0 60 01 	deccc  %g1
400076f8:	12 bf ff fc 	bne  400076e8 <__umoddi3+0x1e8>
400076fc:	84 80 80 02 	addcc  %g2, %g2, %g2
40007700:	86 20 c0 1a 	sub  %g3, %i2, %g3
40007704:	84 38 a0 00 	xnor  %g2, 0, %g2
40007708:	81 80 00 02 	mov  %g2, %y
4000770c:	9b 3f 20 1f 	sra  %i4, 0x1f, %o5
40007710:	9a 08 80 0d 	and  %g2, %o5, %o5
40007714:	82 88 20 00 	andcc  %g0, 0, %g1
40007718:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000771c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007720:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007724:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007728:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000772c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007730:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007734:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007738:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000773c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007740:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007744:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007748:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000774c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007750:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007754:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007758:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000775c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007760:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007764:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007768:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000776c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007770:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007774:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007778:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000777c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007780:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007784:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007788:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000778c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007790:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007794:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007798:	83 20 60 00 	mulscc  %g1, 0, %g1
4000779c:	84 00 40 0d 	add  %g1, %o5, %g2
400077a0:	b7 40 00 00 	rd  %y, %i3
400077a4:	82 10 00 02 	mov  %g2, %g1
400077a8:	80 a0 80 03 	cmp  %g2, %g3
400077ac:	18 80 00 07 	bgu  400077c8 <__umoddi3+0x2c8>
400077b0:	b0 10 00 1b 	mov  %i3, %i0
400077b4:	80 a6 40 1b 	cmp  %i1, %i3
400077b8:	1a 80 00 06 	bcc  400077d0 <__umoddi3+0x2d0>
400077bc:	80 a0 80 03 	cmp  %g2, %g3
400077c0:	12 80 00 04 	bne  400077d0 <__umoddi3+0x2d0>
400077c4:	01 00 00 00 	nop 
400077c8:	b0 a6 c0 1c 	subcc  %i3, %i4, %i0
400077cc:	82 60 80 1a 	subx  %g2, %i2, %g1
400077d0:	84 a6 40 18 	subcc  %i1, %i0, %g2
400077d4:	b0 60 c0 01 	subx  %g3, %g1, %i0
400077d8:	bb 2e 00 1d 	sll  %i0, %i5, %i5
400077dc:	b3 30 80 04 	srl  %g2, %g4, %i1
400077e0:	b1 36 00 04 	srl  %i0, %g4, %i0
400077e4:	b2 16 40 1d 	or  %i1, %i5, %i1
400077e8:	81 c7 e0 08 	ret 
400077ec:	81 e8 00 00 	restore 

400077f0 <.udiv>:
400077f0:	10 80 00 0b 	b  4000781c <ready_to_divide>
400077f4:	86 10 20 00 	clr  %g3

400077f8 <.div>:
400077f8:	80 92 40 08 	orcc  %o1, %o0, %g0
400077fc:	16 80 00 08 	bge  4000781c <ready_to_divide>
40007800:	86 1a 40 08 	xor  %o1, %o0, %g3
40007804:	80 92 40 00 	tst  %o1
40007808:	16 80 00 04 	bge  40007818 <.div+0x20>
4000780c:	80 92 00 00 	tst  %o0
40007810:	16 80 00 03 	bge  4000781c <ready_to_divide>
40007814:	92 20 00 09 	neg  %o1
40007818:	90 20 00 08 	neg  %o0

4000781c <ready_to_divide>:
4000781c:	9a 92 40 00 	orcc  %o1, %g0, %o5
40007820:	12 80 00 05 	bne  40007834 <ready_to_divide+0x18>
40007824:	96 10 00 08 	mov  %o0, %o3
40007828:	91 d0 20 02 	ta  2
4000782c:	81 c3 e0 08 	retl 
40007830:	90 10 00 00 	mov  %g0, %o0
40007834:	80 a2 c0 0d 	cmp  %o3, %o5
40007838:	0a 80 00 95 	bcs  40007a8c <got_result>
4000783c:	94 10 00 00 	mov  %g0, %o2
40007840:	03 02 00 00 	sethi  %hi(0x8000000), %g1
40007844:	80 a2 c0 01 	cmp  %o3, %g1
40007848:	0a 80 00 28 	bcs  400078e8 <not_really_big>
4000784c:	98 10 00 00 	mov  %g0, %o4
40007850:	80 a3 40 01 	cmp  %o5, %g1
40007854:	1a 80 00 0d 	bcc  40007888 <not_too_big>
40007858:	84 10 20 01 	mov  1, %g2
4000785c:	9b 2b 60 04 	sll  %o5, 4, %o5
40007860:	10 bf ff fc 	b  40007850 <ready_to_divide+0x34>
40007864:	98 03 20 01 	inc  %o4
40007868:	9a 83 40 0d 	addcc  %o5, %o5, %o5
4000786c:	1a 80 00 07 	bcc  40007888 <not_too_big>
40007870:	84 00 a0 01 	inc  %g2
40007874:	83 28 60 04 	sll  %g1, 4, %g1
40007878:	9b 33 60 01 	srl  %o5, 1, %o5
4000787c:	9a 03 40 01 	add  %o5, %g1, %o5
40007880:	10 80 00 07 	b  4000789c <do_single_div>
40007884:	84 20 a0 01 	dec  %g2

40007888 <not_too_big>:
40007888:	80 a3 40 0b 	cmp  %o5, %o3
4000788c:	0a bf ff f7 	bcs  40007868 <ready_to_divide+0x4c>
40007890:	01 00 00 00 	nop 
40007894:	02 80 00 02 	be  4000789c <do_single_div>
40007898:	01 00 00 00 	nop 

4000789c <do_single_div>:
4000789c:	84 a0 a0 01 	deccc  %g2
400078a0:	06 80 00 76 	bl  40007a78 <end_regular_divide>
400078a4:	01 00 00 00 	nop 
400078a8:	96 22 c0 0d 	sub  %o3, %o5, %o3
400078ac:	94 10 20 01 	mov  1, %o2
400078b0:	10 80 00 0a 	b  400078d8 <end_single_divloop>
400078b4:	01 00 00 00 	nop 

400078b8 <single_divloop>:
400078b8:	95 2a a0 01 	sll  %o2, 1, %o2
400078bc:	06 80 00 05 	bl  400078d0 <single_divloop+0x18>
400078c0:	9b 33 60 01 	srl  %o5, 1, %o5
400078c4:	96 22 c0 0d 	sub  %o3, %o5, %o3
400078c8:	10 80 00 04 	b  400078d8 <end_single_divloop>
400078cc:	94 02 a0 01 	inc  %o2
400078d0:	96 02 c0 0d 	add  %o3, %o5, %o3
400078d4:	94 22 a0 01 	dec  %o2

400078d8 <end_single_divloop>:
400078d8:	84 a0 a0 01 	deccc  %g2
400078dc:	16 bf ff f7 	bge  400078b8 <single_divloop>
400078e0:	80 92 c0 00 	tst  %o3
400078e4:	30 80 00 65 	b,a   40007a78 <end_regular_divide>

400078e8 <not_really_big>:
400078e8:	9b 2b 60 04 	sll  %o5, 4, %o5
400078ec:	80 a3 40 0b 	cmp  %o5, %o3
400078f0:	08 bf ff fe 	bleu  400078e8 <not_really_big>
400078f4:	98 83 20 01 	inccc  %o4
400078f8:	02 80 00 65 	be  40007a8c <got_result>
400078fc:	98 23 20 01 	dec  %o4
40007900:	80 92 c0 00 	tst  %o3

40007904 <divloop>:
40007904:	95 2a a0 04 	sll  %o2, 4, %o2
40007908:	06 80 00 2f 	bl  400079c4 <L1.16>
4000790c:	9b 33 60 01 	srl  %o5, 1, %o5
40007910:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007914:	06 80 00 17 	bl  40007970 <L2.17>
40007918:	9b 33 60 01 	srl  %o5, 1, %o5
4000791c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007920:	06 80 00 0b 	bl  4000794c <L3.19>
40007924:	9b 33 60 01 	srl  %o5, 1, %o5
40007928:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000792c:	06 80 00 05 	bl  40007940 <L4.23>
40007930:	9b 33 60 01 	srl  %o5, 1, %o5
40007934:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007938:	10 80 00 50 	b  40007a78 <end_regular_divide>
4000793c:	94 02 a0 0f 	add  %o2, 0xf, %o2

40007940 <L4.23>:
40007940:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007944:	10 80 00 4d 	b  40007a78 <end_regular_divide>
40007948:	94 02 a0 0d 	add  %o2, 0xd, %o2

4000794c <L3.19>:
4000794c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007950:	06 80 00 05 	bl  40007964 <L4.21>
40007954:	9b 33 60 01 	srl  %o5, 1, %o5
40007958:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000795c:	10 80 00 47 	b  40007a78 <end_regular_divide>
40007960:	94 02 a0 0b 	add  %o2, 0xb, %o2

40007964 <L4.21>:
40007964:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007968:	10 80 00 44 	b  40007a78 <end_regular_divide>
4000796c:	94 02 a0 09 	add  %o2, 9, %o2

40007970 <L2.17>:
40007970:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007974:	06 80 00 0b 	bl  400079a0 <L3.17>
40007978:	9b 33 60 01 	srl  %o5, 1, %o5
4000797c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007980:	06 80 00 05 	bl  40007994 <L4.19>
40007984:	9b 33 60 01 	srl  %o5, 1, %o5
40007988:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000798c:	10 80 00 3b 	b  40007a78 <end_regular_divide>
40007990:	94 02 a0 07 	add  %o2, 7, %o2

40007994 <L4.19>:
40007994:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007998:	10 80 00 38 	b  40007a78 <end_regular_divide>
4000799c:	94 02 a0 05 	add  %o2, 5, %o2

400079a0 <L3.17>:
400079a0:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400079a4:	06 80 00 05 	bl  400079b8 <L4.17>
400079a8:	9b 33 60 01 	srl  %o5, 1, %o5
400079ac:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400079b0:	10 80 00 32 	b  40007a78 <end_regular_divide>
400079b4:	94 02 a0 03 	add  %o2, 3, %o2

400079b8 <L4.17>:
400079b8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400079bc:	10 80 00 2f 	b  40007a78 <end_regular_divide>
400079c0:	94 02 a0 01 	inc  %o2

400079c4 <L1.16>:
400079c4:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400079c8:	06 80 00 17 	bl  40007a24 <L2.15>
400079cc:	9b 33 60 01 	srl  %o5, 1, %o5
400079d0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400079d4:	06 80 00 0b 	bl  40007a00 <L3.15>
400079d8:	9b 33 60 01 	srl  %o5, 1, %o5
400079dc:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400079e0:	06 80 00 05 	bl  400079f4 <L4.15>
400079e4:	9b 33 60 01 	srl  %o5, 1, %o5
400079e8:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400079ec:	10 80 00 23 	b  40007a78 <end_regular_divide>
400079f0:	94 02 bf ff 	add  %o2, -1, %o2

400079f4 <L4.15>:
400079f4:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400079f8:	10 80 00 20 	b  40007a78 <end_regular_divide>
400079fc:	94 02 bf fd 	add  %o2, -3, %o2

40007a00 <L3.15>:
40007a00:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007a04:	06 80 00 05 	bl  40007a18 <L4.13>
40007a08:	9b 33 60 01 	srl  %o5, 1, %o5
40007a0c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007a10:	10 80 00 1a 	b  40007a78 <end_regular_divide>
40007a14:	94 02 bf fb 	add  %o2, -5, %o2

40007a18 <L4.13>:
40007a18:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007a1c:	10 80 00 17 	b  40007a78 <end_regular_divide>
40007a20:	94 02 bf f9 	add  %o2, -7, %o2

40007a24 <L2.15>:
40007a24:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007a28:	06 80 00 0b 	bl  40007a54 <L3.13>
40007a2c:	9b 33 60 01 	srl  %o5, 1, %o5
40007a30:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007a34:	06 80 00 05 	bl  40007a48 <L4.11>
40007a38:	9b 33 60 01 	srl  %o5, 1, %o5
40007a3c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007a40:	10 80 00 0e 	b  40007a78 <end_regular_divide>
40007a44:	94 02 bf f7 	add  %o2, -9, %o2

40007a48 <L4.11>:
40007a48:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007a4c:	10 80 00 0b 	b  40007a78 <end_regular_divide>
40007a50:	94 02 bf f5 	add  %o2, -11, %o2

40007a54 <L3.13>:
40007a54:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007a58:	06 80 00 05 	bl  40007a6c <L4.9>
40007a5c:	9b 33 60 01 	srl  %o5, 1, %o5
40007a60:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007a64:	10 80 00 05 	b  40007a78 <end_regular_divide>
40007a68:	94 02 bf f3 	add  %o2, -13, %o2

40007a6c <L4.9>:
40007a6c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007a70:	10 80 00 02 	b  40007a78 <end_regular_divide>
40007a74:	94 02 bf f1 	add  %o2, -15, %o2

40007a78 <end_regular_divide>:
40007a78:	98 a3 20 01 	deccc  %o4
40007a7c:	16 bf ff a2 	bge  40007904 <divloop>
40007a80:	80 92 c0 00 	tst  %o3
40007a84:	26 80 00 02 	bl,a   40007a8c <got_result>
40007a88:	94 22 a0 01 	dec  %o2

40007a8c <got_result>:
40007a8c:	80 90 c0 00 	tst  %g3
40007a90:	26 80 00 02 	bl,a   40007a98 <got_result+0xc>
40007a94:	94 20 00 0a 	neg  %o2
40007a98:	81 c3 e0 08 	retl 
40007a9c:	90 10 00 0a 	mov  %o2, %o0

40007aa0 <generic_vectored_isr>:
40007aa0:	a9 50 00 00 	rd  %wim, %l4
40007aa4:	a9 35 00 10 	srl  %l4, %l0, %l4
40007aa8:	80 a5 20 01 	cmp  %l4, 1
40007aac:	12 80 00 13 	bne  40007af8 <continue_with_valid_T>
40007ab0:	01 00 00 00 	nop 

40007ab4 <handle_invalid_T>:
40007ab4:	a7 50 00 00 	rd  %wim, %l3
40007ab8:	a9 2c e0 07 	sll  %l3, 7, %l4
40007abc:	a7 34 e0 01 	srl  %l3, 1, %l3
40007ac0:	a6 14 c0 14 	or  %l3, %l4, %l3
40007ac4:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40007ac8:	81 90 00 00 	mov  %g0, %wim
40007acc:	81 e0 00 00 	save 
40007ad0:	e0 3b a0 00 	std  %l0, [ %sp ]
40007ad4:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40007ad8:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40007adc:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40007ae0:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40007ae4:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40007ae8:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40007aec:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40007af0:	81 e8 00 00 	restore 
40007af4:	81 90 00 13 	mov  %l3, %wim

40007af8 <continue_with_valid_T>:
40007af8:	9c 27 a0 60 	sub  %fp, 0x60, %sp
40007afc:	e0 23 80 00 	st  %l0, [ %sp ]
40007b00:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
40007b04:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
40007b08:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
40007b0c:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
40007b10:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
40007b14:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
40007b18:	af 40 00 00 	rd  %y, %l7
40007b1c:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
40007b20:	9c 23 a0 60 	sub  %sp, 0x60, %sp
40007b24:	91 58 00 00 	rd  %tbr, %o0
40007b28:	a7 32 20 04 	srl  %o0, 4, %l3
40007b2c:	a6 0c e0 0f 	and  %l3, 0xf, %l3
40007b30:	a6 a4 e0 0f 	subcc  %l3, 0xf, %l3
40007b34:	02 80 00 05 	be  40007b48 <continue_after_enabling_traps_or_nmi>
40007b38:	01 00 00 00 	nop 
40007b3c:	ae 14 20 20 	or  %l0, 0x20, %l7
40007b40:	ae 15 ef 00 	or  %l7, 0xf00, %l7
40007b44:	81 88 00 17 	mov  %l7, %psr

40007b48 <continue_after_enabling_traps_or_nmi>:
40007b48:	7f ff e2 2d 	call  400003fc <ajit_generic_interrupt_handler>
40007b4c:	01 00 00 00 	nop 

40007b50 <prepare_window_for_rett>:
40007b50:	81 e8 00 00 	restore 
40007b54:	81 e0 00 00 	save 

40007b58 <recover_and_leave>:
40007b58:	9c 03 a0 60 	add  %sp, 0x60, %sp
40007b5c:	ee 03 80 00 	ld  [ %sp ], %l7
40007b60:	81 88 00 17 	mov  %l7, %psr
40007b64:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
40007b68:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
40007b6c:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
40007b70:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
40007b74:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
40007b78:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
40007b7c:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
40007b80:	81 80 00 17 	mov  %l7, %y

40007b84 <jmpl_and_return>:
40007b84:	81 c4 40 00 	jmp  %l1
40007b88:	81 cc 80 00 	rett  %l2
40007b8c:	01 00 00 00 	nop 

40007b90 <generic_vectored_sw_trap>:
40007b90:	a9 50 00 00 	rd  %wim, %l4
40007b94:	a9 35 00 10 	srl  %l4, %l0, %l4
40007b98:	80 a5 20 01 	cmp  %l4, 1
40007b9c:	12 80 00 13 	bne  40007be8 <continue_with_valid_T>
40007ba0:	01 00 00 00 	nop 

40007ba4 <handle_invalid_T>:
40007ba4:	a7 50 00 00 	rd  %wim, %l3
40007ba8:	a9 2c e0 07 	sll  %l3, 7, %l4
40007bac:	a7 34 e0 01 	srl  %l3, 1, %l3
40007bb0:	a6 14 c0 14 	or  %l3, %l4, %l3
40007bb4:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40007bb8:	81 90 00 00 	mov  %g0, %wim
40007bbc:	81 e0 00 00 	save 
40007bc0:	e0 3b a0 00 	std  %l0, [ %sp ]
40007bc4:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40007bc8:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40007bcc:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40007bd0:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40007bd4:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40007bd8:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40007bdc:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40007be0:	81 e8 00 00 	restore 
40007be4:	81 90 00 13 	mov  %l3, %wim

40007be8 <continue_with_valid_T>:
40007be8:	9c 27 a0 60 	sub  %fp, 0x60, %sp
40007bec:	e0 23 80 00 	st  %l0, [ %sp ]
40007bf0:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
40007bf4:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
40007bf8:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
40007bfc:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
40007c00:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
40007c04:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
40007c08:	af 40 00 00 	rd  %y, %l7
40007c0c:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
40007c10:	9c 23 a0 60 	sub  %sp, 0x60, %sp
40007c14:	ae 14 20 20 	or  %l0, 0x20, %l7
40007c18:	ae 15 ef 00 	or  %l7, 0xf00, %l7
40007c1c:	81 88 00 17 	mov  %l7, %psr
40007c20:	91 58 00 00 	rd  %tbr, %o0
40007c24:	81 e8 00 00 	restore 
40007c28:	90 10 00 18 	mov  %i0, %o0
40007c2c:	92 10 00 19 	mov  %i1, %o1
40007c30:	94 10 00 1a 	mov  %i2, %o2
40007c34:	81 e0 00 00 	save 
40007c38:	92 10 00 18 	mov  %i0, %o1
40007c3c:	94 10 00 19 	mov  %i1, %o2
40007c40:	96 10 00 1a 	mov  %i2, %o3
40007c44:	7f ff f1 d5 	call  40004398 <ajit_generic_sw_trap_handler>
40007c48:	01 00 00 00 	nop 
40007c4c:	81 e8 00 00 	restore 
40007c50:	81 e0 00 00 	save 

40007c54 <recover_and_leave>:
40007c54:	9c 03 a0 60 	add  %sp, 0x60, %sp
40007c58:	ee 03 80 00 	ld  [ %sp ], %l7
40007c5c:	81 88 00 17 	mov  %l7, %psr
40007c60:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
40007c64:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
40007c68:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
40007c6c:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
40007c70:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
40007c74:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
40007c78:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
40007c7c:	81 80 00 17 	mov  %l7, %y

40007c80 <jmpl_and_return>:
40007c80:	81 c4 80 00 	jmp  %l2
40007c84:	81 cc a0 04 	rett  %l2 + 4
40007c88:	01 00 00 00 	nop 
40007c8c:	00 00 00 00 	unimp  0

40007c90 <generic_read_asr>:
40007c90:	81 e8 00 00 	restore 
40007c94:	80 a2 20 1f 	cmp  %o0, 0x1f
40007c98:	02 80 00 62 	be  40007e20 <read_31>
40007c9c:	01 00 00 00 	nop 
40007ca0:	80 a2 20 1e 	cmp  %o0, 0x1e
40007ca4:	02 80 00 62 	be  40007e2c <read_30>
40007ca8:	01 00 00 00 	nop 
40007cac:	80 a2 20 1d 	cmp  %o0, 0x1d
40007cb0:	02 80 00 62 	be  40007e38 <read_29>
40007cb4:	01 00 00 00 	nop 
40007cb8:	80 a2 20 1c 	cmp  %o0, 0x1c
40007cbc:	02 80 00 62 	be  40007e44 <read_28>
40007cc0:	01 00 00 00 	nop 
40007cc4:	80 a2 20 1b 	cmp  %o0, 0x1b
40007cc8:	02 80 00 62 	be  40007e50 <read_27>
40007ccc:	01 00 00 00 	nop 
40007cd0:	80 a2 20 1a 	cmp  %o0, 0x1a
40007cd4:	02 80 00 62 	be  40007e5c <read_26>
40007cd8:	01 00 00 00 	nop 
40007cdc:	80 a2 20 19 	cmp  %o0, 0x19
40007ce0:	02 80 00 62 	be  40007e68 <read_25>
40007ce4:	01 00 00 00 	nop 
40007ce8:	80 a2 20 18 	cmp  %o0, 0x18
40007cec:	02 80 00 62 	be  40007e74 <read_24>
40007cf0:	01 00 00 00 	nop 
40007cf4:	80 a2 20 17 	cmp  %o0, 0x17
40007cf8:	02 80 00 62 	be  40007e80 <read_23>
40007cfc:	01 00 00 00 	nop 
40007d00:	80 a2 20 16 	cmp  %o0, 0x16
40007d04:	02 80 00 62 	be  40007e8c <read_22>
40007d08:	01 00 00 00 	nop 
40007d0c:	80 a2 20 15 	cmp  %o0, 0x15
40007d10:	02 80 00 62 	be  40007e98 <read_21>
40007d14:	01 00 00 00 	nop 
40007d18:	80 a2 20 14 	cmp  %o0, 0x14
40007d1c:	02 80 00 62 	be  40007ea4 <read_20>
40007d20:	01 00 00 00 	nop 
40007d24:	80 a2 20 13 	cmp  %o0, 0x13
40007d28:	02 80 00 62 	be  40007eb0 <read_19>
40007d2c:	01 00 00 00 	nop 
40007d30:	80 a2 20 12 	cmp  %o0, 0x12
40007d34:	02 80 00 62 	be  40007ebc <read_18>
40007d38:	01 00 00 00 	nop 
40007d3c:	80 a2 20 11 	cmp  %o0, 0x11
40007d40:	02 80 00 62 	be  40007ec8 <read_17>
40007d44:	01 00 00 00 	nop 
40007d48:	80 a2 20 10 	cmp  %o0, 0x10
40007d4c:	02 80 00 62 	be  40007ed4 <read_16>
40007d50:	01 00 00 00 	nop 
40007d54:	80 a2 20 0f 	cmp  %o0, 0xf
40007d58:	02 80 00 62 	be  40007ee0 <read_15>
40007d5c:	01 00 00 00 	nop 
40007d60:	80 a2 20 0e 	cmp  %o0, 0xe
40007d64:	02 80 00 62 	be  40007eec <read_14>
40007d68:	01 00 00 00 	nop 
40007d6c:	80 a2 20 0d 	cmp  %o0, 0xd
40007d70:	02 80 00 62 	be  40007ef8 <read_13>
40007d74:	01 00 00 00 	nop 
40007d78:	80 a2 20 0c 	cmp  %o0, 0xc
40007d7c:	02 80 00 62 	be  40007f04 <read_12>
40007d80:	01 00 00 00 	nop 
40007d84:	80 a2 20 0b 	cmp  %o0, 0xb
40007d88:	02 80 00 62 	be  40007f10 <read_11>
40007d8c:	01 00 00 00 	nop 
40007d90:	80 a2 20 0a 	cmp  %o0, 0xa
40007d94:	02 80 00 62 	be  40007f1c <read_10>
40007d98:	01 00 00 00 	nop 
40007d9c:	80 a2 20 09 	cmp  %o0, 9
40007da0:	02 80 00 62 	be  40007f28 <read_9>
40007da4:	01 00 00 00 	nop 
40007da8:	80 a2 20 08 	cmp  %o0, 8
40007dac:	02 80 00 62 	be  40007f34 <read_8>
40007db0:	01 00 00 00 	nop 
40007db4:	80 a2 20 07 	cmp  %o0, 7
40007db8:	02 80 00 62 	be  40007f40 <read_7>
40007dbc:	01 00 00 00 	nop 
40007dc0:	80 a2 20 06 	cmp  %o0, 6
40007dc4:	02 80 00 62 	be  40007f4c <read_6>
40007dc8:	01 00 00 00 	nop 
40007dcc:	80 a2 20 05 	cmp  %o0, 5
40007dd0:	02 80 00 62 	be  40007f58 <read_5>
40007dd4:	01 00 00 00 	nop 
40007dd8:	80 a2 20 04 	cmp  %o0, 4
40007ddc:	02 80 00 62 	be  40007f64 <read_4>
40007de0:	01 00 00 00 	nop 
40007de4:	80 a2 20 03 	cmp  %o0, 3
40007de8:	02 80 00 62 	be  40007f70 <read_3>
40007dec:	01 00 00 00 	nop 
40007df0:	80 a2 20 02 	cmp  %o0, 2
40007df4:	02 80 00 62 	be  40007f7c <read_2>
40007df8:	01 00 00 00 	nop 
40007dfc:	80 a2 20 01 	cmp  %o0, 1
40007e00:	02 80 00 62 	be  40007f88 <read_1>
40007e04:	01 00 00 00 	nop 
40007e08:	80 a2 20 00 	cmp  %o0, 0
40007e0c:	02 80 00 62 	be  40007f94 <read_0>
40007e10:	01 00 00 00 	nop 
40007e14:	90 10 00 00 	mov  %g0, %o0
40007e18:	10 80 00 62 	b  40007fa0 <ret_block>
40007e1c:	01 00 00 00 	nop 

40007e20 <read_31>:
40007e20:	91 47 c0 00 	rd  %asr31, %o0
40007e24:	10 80 00 5f 	b  40007fa0 <ret_block>
40007e28:	01 00 00 00 	nop 

40007e2c <read_30>:
40007e2c:	91 47 80 00 	rd  %asr30, %o0
40007e30:	10 80 00 5c 	b  40007fa0 <ret_block>
40007e34:	01 00 00 00 	nop 

40007e38 <read_29>:
40007e38:	91 47 40 00 	rd  %asr29, %o0
40007e3c:	10 80 00 59 	b  40007fa0 <ret_block>
40007e40:	01 00 00 00 	nop 

40007e44 <read_28>:
40007e44:	91 47 00 00 	rd  %asr28, %o0
40007e48:	10 80 00 56 	b  40007fa0 <ret_block>
40007e4c:	01 00 00 00 	nop 

40007e50 <read_27>:
40007e50:	91 46 c0 00 	rd  %asr27, %o0
40007e54:	10 80 00 53 	b  40007fa0 <ret_block>
40007e58:	01 00 00 00 	nop 

40007e5c <read_26>:
40007e5c:	91 46 80 00 	rd  %asr26, %o0
40007e60:	10 80 00 50 	b  40007fa0 <ret_block>
40007e64:	01 00 00 00 	nop 

40007e68 <read_25>:
40007e68:	91 46 40 00 	rd  %asr25, %o0
40007e6c:	10 80 00 4d 	b  40007fa0 <ret_block>
40007e70:	01 00 00 00 	nop 

40007e74 <read_24>:
40007e74:	91 46 00 00 	rd  %asr24, %o0
40007e78:	10 80 00 4a 	b  40007fa0 <ret_block>
40007e7c:	01 00 00 00 	nop 

40007e80 <read_23>:
40007e80:	91 45 c0 00 	rd  %asr23, %o0
40007e84:	10 80 00 47 	b  40007fa0 <ret_block>
40007e88:	01 00 00 00 	nop 

40007e8c <read_22>:
40007e8c:	91 45 80 00 	rd  %asr22, %o0
40007e90:	10 80 00 44 	b  40007fa0 <ret_block>
40007e94:	01 00 00 00 	nop 

40007e98 <read_21>:
40007e98:	91 45 40 00 	rd  %asr21, %o0
40007e9c:	10 80 00 41 	b  40007fa0 <ret_block>
40007ea0:	01 00 00 00 	nop 

40007ea4 <read_20>:
40007ea4:	91 45 00 00 	rd  %asr20, %o0
40007ea8:	10 80 00 3e 	b  40007fa0 <ret_block>
40007eac:	01 00 00 00 	nop 

40007eb0 <read_19>:
40007eb0:	91 44 c0 00 	rd  %asr19, %o0
40007eb4:	10 80 00 3b 	b  40007fa0 <ret_block>
40007eb8:	01 00 00 00 	nop 

40007ebc <read_18>:
40007ebc:	91 44 80 00 	rd  %asr18, %o0
40007ec0:	10 80 00 38 	b  40007fa0 <ret_block>
40007ec4:	01 00 00 00 	nop 

40007ec8 <read_17>:
40007ec8:	91 44 40 00 	rd  %asr17, %o0
40007ecc:	10 80 00 35 	b  40007fa0 <ret_block>
40007ed0:	01 00 00 00 	nop 

40007ed4 <read_16>:
40007ed4:	91 44 00 00 	rd  %asr16, %o0
40007ed8:	10 80 00 32 	b  40007fa0 <ret_block>
40007edc:	01 00 00 00 	nop 

40007ee0 <read_15>:
40007ee0:	91 43 c0 00 	rd  %asr15, %o0
40007ee4:	10 80 00 2f 	b  40007fa0 <ret_block>
40007ee8:	01 00 00 00 	nop 

40007eec <read_14>:
40007eec:	91 43 80 00 	rd  %asr14, %o0
40007ef0:	10 80 00 2c 	b  40007fa0 <ret_block>
40007ef4:	01 00 00 00 	nop 

40007ef8 <read_13>:
40007ef8:	91 43 40 00 	rd  %asr13, %o0
40007efc:	10 80 00 29 	b  40007fa0 <ret_block>
40007f00:	01 00 00 00 	nop 

40007f04 <read_12>:
40007f04:	91 43 00 00 	rd  %asr12, %o0
40007f08:	10 80 00 26 	b  40007fa0 <ret_block>
40007f0c:	01 00 00 00 	nop 

40007f10 <read_11>:
40007f10:	91 42 c0 00 	rd  %asr11, %o0
40007f14:	10 80 00 23 	b  40007fa0 <ret_block>
40007f18:	01 00 00 00 	nop 

40007f1c <read_10>:
40007f1c:	91 42 80 00 	rd  %asr10, %o0
40007f20:	10 80 00 20 	b  40007fa0 <ret_block>
40007f24:	01 00 00 00 	nop 

40007f28 <read_9>:
40007f28:	91 42 40 00 	rd  %asr9, %o0
40007f2c:	10 80 00 1d 	b  40007fa0 <ret_block>
40007f30:	01 00 00 00 	nop 

40007f34 <read_8>:
40007f34:	91 42 00 00 	rd  %asr8, %o0
40007f38:	10 80 00 1a 	b  40007fa0 <ret_block>
40007f3c:	01 00 00 00 	nop 

40007f40 <read_7>:
40007f40:	91 41 c0 00 	rd  %asr7, %o0
40007f44:	10 80 00 17 	b  40007fa0 <ret_block>
40007f48:	01 00 00 00 	nop 

40007f4c <read_6>:
40007f4c:	91 41 80 00 	rd  %asr6, %o0
40007f50:	10 80 00 14 	b  40007fa0 <ret_block>
40007f54:	01 00 00 00 	nop 

40007f58 <read_5>:
40007f58:	91 41 40 00 	rd  %asr5, %o0
40007f5c:	10 80 00 11 	b  40007fa0 <ret_block>
40007f60:	01 00 00 00 	nop 

40007f64 <read_4>:
40007f64:	91 41 00 00 	rd  %asr4, %o0
40007f68:	10 80 00 0e 	b  40007fa0 <ret_block>
40007f6c:	01 00 00 00 	nop 

40007f70 <read_3>:
40007f70:	91 40 c0 00 	rd  %asr3, %o0
40007f74:	10 80 00 0b 	b  40007fa0 <ret_block>
40007f78:	01 00 00 00 	nop 

40007f7c <read_2>:
40007f7c:	91 40 80 00 	rd  %asr2, %o0
40007f80:	10 80 00 08 	b  40007fa0 <ret_block>
40007f84:	01 00 00 00 	nop 

40007f88 <read_1>:
40007f88:	91 40 40 00 	rd  %asr1, %o0
40007f8c:	10 80 00 05 	b  40007fa0 <ret_block>
40007f90:	01 00 00 00 	nop 

40007f94 <read_0>:
40007f94:	91 40 00 00 	rd  %y, %o0
40007f98:	10 80 00 02 	b  40007fa0 <ret_block>
40007f9c:	01 00 00 00 	nop 

40007fa0 <ret_block>:
40007fa0:	81 e0 00 00 	save 
40007fa4:	81 c4 80 00 	jmp  %l2
40007fa8:	81 cc a0 04 	rett  %l2 + 4
40007fac:	01 00 00 00 	nop 

40007fb0 <ajit_sys_read_asr>:
40007fb0:	91 d0 20 10 	ta  0x10
40007fb4:	01 00 00 00 	nop 
40007fb8:	81 c3 e0 08 	retl 
40007fbc:	01 00 00 00 	nop 

40007fc0 <ajit_sys_go_to_supervisor_mode>:
40007fc0:	91 d0 20 11 	ta  0x11
40007fc4:	01 00 00 00 	nop 
40007fc8:	81 c3 e0 08 	retl 
40007fcc:	01 00 00 00 	nop 

40007fd0 <generic_sys_go_to_supervisor>:
40007fd0:	ab 48 00 00 	rd  %psr, %l5
40007fd4:	b1 2e 20 05 	sll  %i0, 5, %i0
40007fd8:	b0 16 20 80 	or  %i0, 0x80, %i0
40007fdc:	aa 15 40 18 	or  %l5, %i0, %l5
40007fe0:	81 88 00 15 	mov  %l5, %psr
40007fe4:	81 c4 80 00 	jmp  %l2
40007fe8:	81 e8 00 00 	restore 
40007fec:	01 00 00 00 	nop 
	...

40008000 <page_table_setup>:
40008000:	03 10 00 22 	sethi  %hi(0x40008800), %g1
40008004:	82 10 60 00 	mov  %g1, %g1	! 40008800 <PAGE_TABLE_BASE>
40008008:	88 10 24 00 	mov  0x400, %g4
4000800c:	88 00 40 04 	add  %g1, %g4, %g4
40008010:	89 31 20 04 	srl  %g4, 4, %g4
40008014:	88 11 20 01 	or  %g4, 1, %g4
40008018:	8a 10 28 00 	mov  0x800, %g5
4000801c:	86 01 40 01 	add  %g5, %g1, %g3
40008020:	c8 20 c0 00 	st  %g4, [ %g3 ]
40008024:	88 10 21 00 	mov  0x100, %g4
40008028:	88 00 40 04 	add  %g1, %g4, %g4
4000802c:	89 31 20 04 	srl  %g4, 4, %g4
40008030:	88 11 20 01 	or  %g4, 1, %g4
40008034:	8a 10 25 00 	mov  0x500, %g5
40008038:	86 01 40 01 	add  %g5, %g1, %g3
4000803c:	c8 20 c0 00 	st  %g4, [ %g3 ]
40008040:	88 10 20 00 	clr  %g4
40008044:	88 00 40 04 	add  %g1, %g4, %g4
40008048:	89 31 20 04 	srl  %g4, 4, %g4
4000804c:	88 11 20 01 	or  %g4, 1, %g4
40008050:	8a 10 21 00 	mov  0x100, %g5
40008054:	86 01 40 01 	add  %g5, %g1, %g3
40008058:	c8 20 c0 00 	st  %g4, [ %g3 ]
4000805c:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40008060:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400008a <__DYNAMIC+0x400008a>
40008064:	8a 10 20 00 	clr  %g5
40008068:	86 01 40 01 	add  %g5, %g1, %g3
4000806c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008070:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40008074:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400018a <__DYNAMIC+0x400018a>
40008078:	8a 10 20 04 	mov  4, %g5
4000807c:	86 01 40 01 	add  %g5, %g1, %g3
40008080:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008084:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40008088:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400028a <__DYNAMIC+0x400028a>
4000808c:	8a 10 20 08 	mov  8, %g5
40008090:	86 01 40 01 	add  %g5, %g1, %g3
40008094:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008098:	05 01 00 00 	sethi  %hi(0x4000000), %g2
4000809c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400038a <__DYNAMIC+0x400038a>
400080a0:	8a 10 20 0c 	mov  0xc, %g5
400080a4:	86 01 40 01 	add  %g5, %g1, %g3
400080a8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080ac:	05 01 00 01 	sethi  %hi(0x4000400), %g2
400080b0:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400048a <__DYNAMIC+0x400048a>
400080b4:	8a 10 20 10 	mov  0x10, %g5
400080b8:	86 01 40 01 	add  %g5, %g1, %g3
400080bc:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080c0:	05 01 00 01 	sethi  %hi(0x4000400), %g2
400080c4:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400058a <__DYNAMIC+0x400058a>
400080c8:	8a 10 20 14 	mov  0x14, %g5
400080cc:	86 01 40 01 	add  %g5, %g1, %g3
400080d0:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080d4:	05 01 00 01 	sethi  %hi(0x4000400), %g2
400080d8:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400068a <__DYNAMIC+0x400068a>
400080dc:	8a 10 20 18 	mov  0x18, %g5
400080e0:	86 01 40 01 	add  %g5, %g1, %g3
400080e4:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080e8:	05 01 00 01 	sethi  %hi(0x4000400), %g2
400080ec:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400078a <__DYNAMIC+0x400078a>
400080f0:	8a 10 20 1c 	mov  0x1c, %g5
400080f4:	86 01 40 01 	add  %g5, %g1, %g3
400080f8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400080fc:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40008100:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400088a <__DYNAMIC+0x400088a>
40008104:	8a 10 20 20 	mov  0x20, %g5
40008108:	86 01 40 01 	add  %g5, %g1, %g3
4000810c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008110:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40008114:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400098a <__DYNAMIC+0x400098a>
40008118:	8a 10 20 24 	mov  0x24, %g5
4000811c:	86 01 40 01 	add  %g5, %g1, %g3
40008120:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008124:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40008128:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000a8a <__DYNAMIC+0x4000a8a>
4000812c:	8a 10 20 28 	mov  0x28, %g5
40008130:	86 01 40 01 	add  %g5, %g1, %g3
40008134:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008138:	05 01 00 02 	sethi  %hi(0x4000800), %g2
4000813c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000b8a <__DYNAMIC+0x4000b8a>
40008140:	8a 10 20 2c 	mov  0x2c, %g5
40008144:	86 01 40 01 	add  %g5, %g1, %g3
40008148:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000814c:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40008150:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 4000c8a <__DYNAMIC+0x4000c8a>
40008154:	8a 10 20 30 	mov  0x30, %g5
40008158:	86 01 40 01 	add  %g5, %g1, %g3
4000815c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008160:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40008164:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 4000d8a <__DYNAMIC+0x4000d8a>
40008168:	8a 10 20 34 	mov  0x34, %g5
4000816c:	86 01 40 01 	add  %g5, %g1, %g3
40008170:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008174:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40008178:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000e8a <__DYNAMIC+0x4000e8a>
4000817c:	8a 10 20 38 	mov  0x38, %g5
40008180:	86 01 40 01 	add  %g5, %g1, %g3
40008184:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008188:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
4000818c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000f8a <__DYNAMIC+0x4000f8a>
40008190:	8a 10 20 3c 	mov  0x3c, %g5
40008194:	86 01 40 01 	add  %g5, %g1, %g3
40008198:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000819c:	05 01 00 04 	sethi  %hi(0x4001000), %g2
400081a0:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400108a <__DYNAMIC+0x400108a>
400081a4:	8a 10 20 40 	mov  0x40, %g5
400081a8:	86 01 40 01 	add  %g5, %g1, %g3
400081ac:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081b0:	05 01 00 04 	sethi  %hi(0x4001000), %g2
400081b4:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400118e <__DYNAMIC+0x400118e>
400081b8:	8a 10 20 44 	mov  0x44, %g5
400081bc:	86 01 40 01 	add  %g5, %g1, %g3
400081c0:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081c4:	05 01 00 04 	sethi  %hi(0x4001000), %g2
400081c8:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400128e <__DYNAMIC+0x400128e>
400081cc:	8a 10 20 48 	mov  0x48, %g5
400081d0:	86 01 40 01 	add  %g5, %g1, %g3
400081d4:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081d8:	05 01 00 04 	sethi  %hi(0x4001000), %g2
400081dc:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400138e <__DYNAMIC+0x400138e>
400081e0:	8a 10 20 4c 	mov  0x4c, %g5
400081e4:	86 01 40 01 	add  %g5, %g1, %g3
400081e8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400081ec:	05 01 00 05 	sethi  %hi(0x4001400), %g2
400081f0:	84 10 a0 0e 	or  %g2, 0xe, %g2	! 400140e <__DYNAMIC+0x400140e>
400081f4:	8a 10 20 50 	mov  0x50, %g5
400081f8:	86 01 40 01 	add  %g5, %g1, %g3
400081fc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008200:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40008204:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400158e <__DYNAMIC+0x400158e>
40008208:	8a 10 20 54 	mov  0x54, %g5
4000820c:	86 01 40 01 	add  %g5, %g1, %g3
40008210:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008214:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40008218:	84 10 a2 92 	or  %g2, 0x292, %g2	! 4001692 <__DYNAMIC+0x4001692>
4000821c:	8a 10 20 58 	mov  0x58, %g5
40008220:	86 01 40 01 	add  %g5, %g1, %g3
40008224:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008228:	05 01 00 05 	sethi  %hi(0x4001400), %g2
4000822c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400178e <__DYNAMIC+0x400178e>
40008230:	8a 10 20 5c 	mov  0x5c, %g5
40008234:	86 01 40 01 	add  %g5, %g1, %g3
40008238:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000823c:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40008240:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400188e <__DYNAMIC+0x400188e>
40008244:	8a 10 20 60 	mov  0x60, %g5
40008248:	86 01 40 01 	add  %g5, %g1, %g3
4000824c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008250:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40008254:	84 10 a1 92 	or  %g2, 0x192, %g2	! 4001992 <__DYNAMIC+0x4001992>
40008258:	8a 10 20 64 	mov  0x64, %g5
4000825c:	86 01 40 01 	add  %g5, %g1, %g3
40008260:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008264:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40008268:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 4001a8e <__DYNAMIC+0x4001a8e>
4000826c:	8a 10 20 68 	mov  0x68, %g5
40008270:	86 01 40 01 	add  %g5, %g1, %g3
40008274:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008278:	05 01 00 06 	sethi  %hi(0x4001800), %g2
4000827c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 4001b8e <__DYNAMIC+0x4001b8e>
40008280:	8a 10 20 6c 	mov  0x6c, %g5
40008284:	86 01 40 01 	add  %g5, %g1, %g3
40008288:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000828c:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
40008290:	84 10 a0 92 	or  %g2, 0x92, %g2	! 4001c92 <__DYNAMIC+0x4001c92>
40008294:	8a 10 20 70 	mov  0x70, %g5
40008298:	86 01 40 01 	add  %g5, %g1, %g3
4000829c:	c4 20 c0 00 	st  %g2, [ %g3 ]
400082a0:	88 10 23 00 	mov  0x300, %g4
400082a4:	88 00 40 04 	add  %g1, %g4, %g4
400082a8:	89 31 20 04 	srl  %g4, 4, %g4
400082ac:	88 11 20 01 	or  %g4, 1, %g4
400082b0:	8a 10 27 fc 	mov  0x7fc, %g5
400082b4:	86 01 40 01 	add  %g5, %g1, %g3
400082b8:	c8 20 c0 00 	st  %g4, [ %g3 ]
400082bc:	88 10 22 00 	mov  0x200, %g4
400082c0:	88 00 40 04 	add  %g1, %g4, %g4
400082c4:	89 31 20 04 	srl  %g4, 4, %g4
400082c8:	88 11 20 01 	or  %g4, 1, %g4
400082cc:	8a 10 23 fc 	mov  0x3fc, %g5
400082d0:	86 01 40 01 	add  %g5, %g1, %g3
400082d4:	c8 20 c0 00 	st  %g4, [ %g3 ]
400082d8:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
400082dc:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff016 <__DYNAMIC+0xffff016>
400082e0:	8a 10 22 c0 	mov  0x2c0, %g5
400082e4:	86 01 40 01 	add  %g5, %g1, %g3
400082e8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400082ec:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
400082f0:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff116 <__DYNAMIC+0xffff116>
400082f4:	8a 10 22 c4 	mov  0x2c4, %g5
400082f8:	86 01 40 01 	add  %g5, %g1, %g3
400082fc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008300:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40008304:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffff216 <__DYNAMIC+0xffff216>
40008308:	8a 10 22 c8 	mov  0x2c8, %g5
4000830c:	86 01 40 01 	add  %g5, %g1, %g3
40008310:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008314:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40008318:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffff316 <__DYNAMIC+0xffff316>
4000831c:	8a 10 22 cc 	mov  0x2cc, %g5
40008320:	86 01 40 01 	add  %g5, %g1, %g3
40008324:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008328:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
4000832c:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff416 <__DYNAMIC+0xffff416>
40008330:	8a 10 22 d0 	mov  0x2d0, %g5
40008334:	86 01 40 01 	add  %g5, %g1, %g3
40008338:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000833c:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40008340:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff516 <__DYNAMIC+0xffff516>
40008344:	8a 10 22 d4 	mov  0x2d4, %g5
40008348:	86 01 40 01 	add  %g5, %g1, %g3
4000834c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008350:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40008354:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffff616 <__DYNAMIC+0xffff616>
40008358:	8a 10 22 d8 	mov  0x2d8, %g5
4000835c:	86 01 40 01 	add  %g5, %g1, %g3
40008360:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008364:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40008368:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffff716 <__DYNAMIC+0xffff716>
4000836c:	8a 10 22 dc 	mov  0x2dc, %g5
40008370:	86 01 40 01 	add  %g5, %g1, %g3
40008374:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008378:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
4000837c:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff816 <__DYNAMIC+0xffff816>
40008380:	8a 10 22 e0 	mov  0x2e0, %g5
40008384:	86 01 40 01 	add  %g5, %g1, %g3
40008388:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000838c:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
40008390:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff916 <__DYNAMIC+0xffff916>
40008394:	8a 10 22 e4 	mov  0x2e4, %g5
40008398:	86 01 40 01 	add  %g5, %g1, %g3
4000839c:	c4 20 c0 00 	st  %g2, [ %g3 ]
400083a0:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
400083a4:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffffa16 <__DYNAMIC+0xffffa16>
400083a8:	8a 10 22 e8 	mov  0x2e8, %g5
400083ac:	86 01 40 01 	add  %g5, %g1, %g3
400083b0:	c4 20 c0 00 	st  %g2, [ %g3 ]
400083b4:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
400083b8:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffffb16 <__DYNAMIC+0xffffb16>
400083bc:	8a 10 22 ec 	mov  0x2ec, %g5
400083c0:	86 01 40 01 	add  %g5, %g1, %g3
400083c4:	c4 20 c0 00 	st  %g2, [ %g3 ]
400083c8:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
400083cc:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffffc16 <__DYNAMIC+0xffffc16>
400083d0:	8a 10 22 f0 	mov  0x2f0, %g5
400083d4:	86 01 40 01 	add  %g5, %g1, %g3
400083d8:	c4 20 c0 00 	st  %g2, [ %g3 ]
400083dc:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
400083e0:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffffd16 <__DYNAMIC+0xffffd16>
400083e4:	8a 10 22 f4 	mov  0x2f4, %g5
400083e8:	86 01 40 01 	add  %g5, %g1, %g3
400083ec:	c4 20 c0 00 	st  %g2, [ %g3 ]
400083f0:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
400083f4:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffffe16 <__DYNAMIC+0xffffe16>
400083f8:	8a 10 22 f8 	mov  0x2f8, %g5
400083fc:	86 01 40 01 	add  %g5, %g1, %g3
40008400:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008404:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
40008408:	84 10 a3 16 	or  %g2, 0x316, %g2	! fffff16 <__DYNAMIC+0xfffff16>
4000840c:	8a 10 22 fc 	mov  0x2fc, %g5
40008410:	86 01 40 01 	add  %g5, %g1, %g3
40008414:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008418:	81 c3 e0 08 	retl 
4000841c:	01 00 00 00 	nop 

40008420 <set_context_table_pointer>:
40008420:	03 10 00 22 	sethi  %hi(0x40008800), %g1
40008424:	82 10 60 00 	mov  %g1, %g1	! 40008800 <PAGE_TABLE_BASE>
40008428:	8a 10 28 00 	mov  0x800, %g5
4000842c:	84 01 40 01 	add  %g5, %g1, %g2
40008430:	85 30 a0 04 	srl  %g2, 4, %g2
40008434:	84 10 a0 01 	or  %g2, 1, %g2
40008438:	86 10 21 00 	mov  0x100, %g3
4000843c:	c4 a0 c0 80 	sta  %g2, [ %g3 ] #ASI_N
40008440:	81 c3 e0 08 	retl 
40008444:	01 00 00 00 	nop 
40008448:	01 00 00 00 	nop 
4000844c:	01 00 00 00 	nop 
40008450:	01 00 00 00 	nop 
40008454:	01 00 00 00 	nop 
40008458:	01 00 00 00 	nop 
4000845c:	01 00 00 00 	nop 
40008460:	01 00 00 00 	nop 
40008464:	01 00 00 00 	nop 
40008468:	01 00 00 00 	nop 
4000846c:	01 00 00 00 	nop 
40008470:	01 00 00 00 	nop 
40008474:	01 00 00 00 	nop 
40008478:	01 00 00 00 	nop 
4000847c:	01 00 00 00 	nop 
40008480:	01 00 00 00 	nop 
40008484:	01 00 00 00 	nop 
40008488:	01 00 00 00 	nop 
4000848c:	01 00 00 00 	nop 
40008490:	01 00 00 00 	nop 
40008494:	01 00 00 00 	nop 
40008498:	01 00 00 00 	nop 
4000849c:	01 00 00 00 	nop 
400084a0:	01 00 00 00 	nop 
400084a4:	01 00 00 00 	nop 
400084a8:	01 00 00 00 	nop 
400084ac:	01 00 00 00 	nop 
400084b0:	01 00 00 00 	nop 
400084b4:	01 00 00 00 	nop 
400084b8:	01 00 00 00 	nop 
400084bc:	01 00 00 00 	nop 
400084c0:	01 00 00 00 	nop 
400084c4:	01 00 00 00 	nop 
400084c8:	01 00 00 00 	nop 
400084cc:	01 00 00 00 	nop 
400084d0:	01 00 00 00 	nop 
400084d4:	01 00 00 00 	nop 
400084d8:	01 00 00 00 	nop 
400084dc:	01 00 00 00 	nop 
400084e0:	01 00 00 00 	nop 
400084e4:	01 00 00 00 	nop 
400084e8:	01 00 00 00 	nop 
400084ec:	01 00 00 00 	nop 
400084f0:	01 00 00 00 	nop 
400084f4:	01 00 00 00 	nop 
400084f8:	01 00 00 00 	nop 
400084fc:	01 00 00 00 	nop 
40008500:	01 00 00 00 	nop 
40008504:	01 00 00 00 	nop 
40008508:	01 00 00 00 	nop 
4000850c:	01 00 00 00 	nop 
40008510:	01 00 00 00 	nop 
40008514:	01 00 00 00 	nop 
40008518:	01 00 00 00 	nop 
4000851c:	01 00 00 00 	nop 
40008520:	01 00 00 00 	nop 
40008524:	01 00 00 00 	nop 
40008528:	01 00 00 00 	nop 
4000852c:	01 00 00 00 	nop 
40008530:	01 00 00 00 	nop 
40008534:	01 00 00 00 	nop 
40008538:	01 00 00 00 	nop 
4000853c:	01 00 00 00 	nop 
40008540:	01 00 00 00 	nop 
40008544:	01 00 00 00 	nop 
40008548:	01 00 00 00 	nop 
4000854c:	01 00 00 00 	nop 
40008550:	01 00 00 00 	nop 
40008554:	01 00 00 00 	nop 
40008558:	01 00 00 00 	nop 
4000855c:	01 00 00 00 	nop 
40008560:	01 00 00 00 	nop 
40008564:	01 00 00 00 	nop 
40008568:	01 00 00 00 	nop 
4000856c:	01 00 00 00 	nop 
40008570:	01 00 00 00 	nop 
40008574:	01 00 00 00 	nop 
40008578:	01 00 00 00 	nop 
4000857c:	01 00 00 00 	nop 
40008580:	01 00 00 00 	nop 
40008584:	01 00 00 00 	nop 
40008588:	01 00 00 00 	nop 
4000858c:	01 00 00 00 	nop 
40008590:	01 00 00 00 	nop 
40008594:	01 00 00 00 	nop 
40008598:	01 00 00 00 	nop 
4000859c:	01 00 00 00 	nop 
400085a0:	01 00 00 00 	nop 
400085a4:	01 00 00 00 	nop 
400085a8:	01 00 00 00 	nop 
400085ac:	01 00 00 00 	nop 
400085b0:	01 00 00 00 	nop 
400085b4:	01 00 00 00 	nop 
400085b8:	01 00 00 00 	nop 
400085bc:	01 00 00 00 	nop 
400085c0:	01 00 00 00 	nop 
400085c4:	01 00 00 00 	nop 
400085c8:	01 00 00 00 	nop 
400085cc:	01 00 00 00 	nop 
400085d0:	01 00 00 00 	nop 
400085d4:	01 00 00 00 	nop 
400085d8:	01 00 00 00 	nop 
400085dc:	01 00 00 00 	nop 
400085e0:	01 00 00 00 	nop 
400085e4:	01 00 00 00 	nop 
400085e8:	01 00 00 00 	nop 
400085ec:	01 00 00 00 	nop 
400085f0:	01 00 00 00 	nop 
400085f4:	01 00 00 00 	nop 
400085f8:	01 00 00 00 	nop 
400085fc:	01 00 00 00 	nop 
40008600:	01 00 00 00 	nop 
40008604:	01 00 00 00 	nop 
40008608:	01 00 00 00 	nop 
4000860c:	01 00 00 00 	nop 
40008610:	01 00 00 00 	nop 
40008614:	01 00 00 00 	nop 
40008618:	01 00 00 00 	nop 
4000861c:	01 00 00 00 	nop 
40008620:	01 00 00 00 	nop 
40008624:	01 00 00 00 	nop 
40008628:	01 00 00 00 	nop 
4000862c:	01 00 00 00 	nop 
40008630:	01 00 00 00 	nop 
40008634:	01 00 00 00 	nop 
40008638:	01 00 00 00 	nop 
4000863c:	01 00 00 00 	nop 
40008640:	01 00 00 00 	nop 
40008644:	01 00 00 00 	nop 
40008648:	01 00 00 00 	nop 
4000864c:	01 00 00 00 	nop 
40008650:	01 00 00 00 	nop 
40008654:	01 00 00 00 	nop 
40008658:	01 00 00 00 	nop 
4000865c:	01 00 00 00 	nop 
40008660:	01 00 00 00 	nop 
40008664:	01 00 00 00 	nop 
40008668:	01 00 00 00 	nop 
4000866c:	01 00 00 00 	nop 
40008670:	01 00 00 00 	nop 
40008674:	01 00 00 00 	nop 
40008678:	01 00 00 00 	nop 
4000867c:	01 00 00 00 	nop 
40008680:	01 00 00 00 	nop 
40008684:	01 00 00 00 	nop 
40008688:	01 00 00 00 	nop 
4000868c:	01 00 00 00 	nop 
40008690:	01 00 00 00 	nop 
40008694:	01 00 00 00 	nop 
40008698:	01 00 00 00 	nop 
4000869c:	01 00 00 00 	nop 
400086a0:	01 00 00 00 	nop 
400086a4:	01 00 00 00 	nop 
400086a8:	01 00 00 00 	nop 
400086ac:	01 00 00 00 	nop 
400086b0:	01 00 00 00 	nop 
400086b4:	01 00 00 00 	nop 
400086b8:	01 00 00 00 	nop 
400086bc:	01 00 00 00 	nop 
400086c0:	01 00 00 00 	nop 
400086c4:	01 00 00 00 	nop 
400086c8:	01 00 00 00 	nop 
400086cc:	01 00 00 00 	nop 
400086d0:	01 00 00 00 	nop 
400086d4:	01 00 00 00 	nop 
400086d8:	01 00 00 00 	nop 
400086dc:	01 00 00 00 	nop 
400086e0:	01 00 00 00 	nop 
400086e4:	01 00 00 00 	nop 
400086e8:	01 00 00 00 	nop 
400086ec:	01 00 00 00 	nop 
400086f0:	01 00 00 00 	nop 
400086f4:	01 00 00 00 	nop 
400086f8:	01 00 00 00 	nop 
400086fc:	01 00 00 00 	nop 
40008700:	01 00 00 00 	nop 
40008704:	01 00 00 00 	nop 
40008708:	01 00 00 00 	nop 
4000870c:	01 00 00 00 	nop 
40008710:	01 00 00 00 	nop 
40008714:	01 00 00 00 	nop 
40008718:	01 00 00 00 	nop 
4000871c:	01 00 00 00 	nop 
40008720:	01 00 00 00 	nop 
40008724:	01 00 00 00 	nop 
40008728:	01 00 00 00 	nop 
4000872c:	01 00 00 00 	nop 
40008730:	01 00 00 00 	nop 
40008734:	01 00 00 00 	nop 
40008738:	01 00 00 00 	nop 
4000873c:	01 00 00 00 	nop 
40008740:	01 00 00 00 	nop 
40008744:	01 00 00 00 	nop 
40008748:	01 00 00 00 	nop 
4000874c:	01 00 00 00 	nop 
40008750:	01 00 00 00 	nop 
40008754:	01 00 00 00 	nop 
40008758:	01 00 00 00 	nop 
4000875c:	01 00 00 00 	nop 
40008760:	01 00 00 00 	nop 
40008764:	01 00 00 00 	nop 
40008768:	01 00 00 00 	nop 
4000876c:	01 00 00 00 	nop 
40008770:	01 00 00 00 	nop 
40008774:	01 00 00 00 	nop 
40008778:	01 00 00 00 	nop 
4000877c:	01 00 00 00 	nop 
40008780:	01 00 00 00 	nop 
40008784:	01 00 00 00 	nop 
40008788:	01 00 00 00 	nop 
4000878c:	01 00 00 00 	nop 
40008790:	01 00 00 00 	nop 
40008794:	01 00 00 00 	nop 
40008798:	01 00 00 00 	nop 
4000879c:	01 00 00 00 	nop 
400087a0:	01 00 00 00 	nop 
400087a4:	01 00 00 00 	nop 
400087a8:	01 00 00 00 	nop 
400087ac:	01 00 00 00 	nop 
400087b0:	01 00 00 00 	nop 
400087b4:	01 00 00 00 	nop 
400087b8:	01 00 00 00 	nop 
400087bc:	01 00 00 00 	nop 
400087c0:	01 00 00 00 	nop 
400087c4:	01 00 00 00 	nop 
400087c8:	01 00 00 00 	nop 
400087cc:	01 00 00 00 	nop 
400087d0:	01 00 00 00 	nop 
400087d4:	01 00 00 00 	nop 
400087d8:	01 00 00 00 	nop 
400087dc:	01 00 00 00 	nop 
400087e0:	01 00 00 00 	nop 
400087e4:	01 00 00 00 	nop 
400087e8:	01 00 00 00 	nop 
400087ec:	01 00 00 00 	nop 
400087f0:	01 00 00 00 	nop 
400087f4:	01 00 00 00 	nop 
400087f8:	01 00 00 00 	nop 
400087fc:	01 00 00 00 	nop 

40008800 <PAGE_TABLE_BASE>:
	...

40009400 <window_overflow_trap_handler>:
40009400:	a7 50 00 00 	rd  %wim, %l3
40009404:	a9 2c e0 07 	sll  %l3, 7, %l4
40009408:	a7 34 e0 01 	srl  %l3, 1, %l3
4000940c:	a6 14 c0 14 	or  %l3, %l4, %l3
40009410:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40009414:	81 90 00 00 	mov  %g0, %wim
40009418:	01 00 00 00 	nop 
4000941c:	01 00 00 00 	nop 
40009420:	01 00 00 00 	nop 
40009424:	81 e0 00 00 	save 
40009428:	e0 3b a0 00 	std  %l0, [ %sp ]
4000942c:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40009430:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40009434:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40009438:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
4000943c:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40009440:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40009444:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40009448:	81 e8 00 00 	restore 
4000944c:	81 90 00 13 	mov  %l3, %wim
40009450:	01 00 00 00 	nop 
40009454:	01 00 00 00 	nop 
40009458:	01 00 00 00 	nop 
4000945c:	81 c4 40 00 	jmp  %l1
40009460:	81 cc 80 00 	rett  %l2

40009464 <window_underflow_trap_handler>:
40009464:	a7 50 00 00 	rd  %wim, %l3
40009468:	a9 34 e0 07 	srl  %l3, 7, %l4
4000946c:	a7 2c e0 01 	sll  %l3, 1, %l3
40009470:	a6 14 c0 14 	or  %l3, %l4, %l3
40009474:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40009478:	81 90 00 00 	mov  %g0, %wim
4000947c:	01 00 00 00 	nop 
40009480:	01 00 00 00 	nop 
40009484:	01 00 00 00 	nop 
40009488:	81 e8 00 00 	restore 
4000948c:	81 e8 00 00 	restore 
40009490:	e0 1b a0 00 	ldd  [ %sp ], %l0
40009494:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40009498:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
4000949c:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
400094a0:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
400094a4:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
400094a8:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
400094ac:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
400094b0:	81 e0 00 00 	save 
400094b4:	81 e0 00 00 	save 
400094b8:	81 90 00 13 	mov  %l3, %wim
400094bc:	01 00 00 00 	nop 
400094c0:	01 00 00 00 	nop 
400094c4:	01 00 00 00 	nop 
400094c8:	81 c4 40 00 	jmp  %l1
400094cc:	81 cc 80 00 	rett  %l2
400094d0:	00 00 00 00 	unimp  0
	...

4000a000 <trap_table_base>:
4000a000:	91 d0 20 00 	ta  0
4000a004:	01 00 00 00 	nop 
4000a008:	01 00 00 00 	nop 
4000a00c:	01 00 00 00 	nop 

4000a010 <HW_trap_0x01>:
4000a010:	91 d0 20 00 	ta  0
4000a014:	01 00 00 00 	nop 
4000a018:	01 00 00 00 	nop 
4000a01c:	01 00 00 00 	nop 

4000a020 <HW_trap_0x02>:
4000a020:	91 d0 20 00 	ta  0
4000a024:	01 00 00 00 	nop 
4000a028:	01 00 00 00 	nop 
4000a02c:	01 00 00 00 	nop 

4000a030 <HW_trap_0x03>:
4000a030:	91 d0 20 00 	ta  0
4000a034:	01 00 00 00 	nop 
4000a038:	01 00 00 00 	nop 
4000a03c:	01 00 00 00 	nop 

4000a040 <HW_trap_0x04>:
4000a040:	91 d0 20 00 	ta  0
4000a044:	01 00 00 00 	nop 
4000a048:	01 00 00 00 	nop 
4000a04c:	01 00 00 00 	nop 

4000a050 <HW_trap_0x05>:
4000a050:	10 bf fc ec 	b  40009400 <window_overflow_trap_handler>
4000a054:	01 00 00 00 	nop 
4000a058:	01 00 00 00 	nop 
4000a05c:	01 00 00 00 	nop 

4000a060 <HW_trap_0x06>:
4000a060:	10 bf fd 01 	b  40009464 <window_underflow_trap_handler>
4000a064:	01 00 00 00 	nop 
4000a068:	01 00 00 00 	nop 
4000a06c:	01 00 00 00 	nop 

4000a070 <HW_trap_0x07>:
4000a070:	91 d0 20 00 	ta  0
4000a074:	01 00 00 00 	nop 
4000a078:	01 00 00 00 	nop 
4000a07c:	01 00 00 00 	nop 

4000a080 <HW_trap_0x08>:
4000a080:	91 d0 20 00 	ta  0
4000a084:	01 00 00 00 	nop 
4000a088:	01 00 00 00 	nop 
4000a08c:	01 00 00 00 	nop 

4000a090 <HW_trap_0x09>:
4000a090:	91 d0 20 00 	ta  0
4000a094:	01 00 00 00 	nop 
4000a098:	01 00 00 00 	nop 
4000a09c:	01 00 00 00 	nop 

4000a0a0 <HW_trap_0x0a>:
4000a0a0:	91 d0 20 00 	ta  0
4000a0a4:	01 00 00 00 	nop 
4000a0a8:	01 00 00 00 	nop 
4000a0ac:	01 00 00 00 	nop 

4000a0b0 <HW_trap_0x0b>:
4000a0b0:	91 d0 20 00 	ta  0
4000a0b4:	01 00 00 00 	nop 
4000a0b8:	01 00 00 00 	nop 
4000a0bc:	01 00 00 00 	nop 

4000a0c0 <HW_trap_0x0c>:
4000a0c0:	91 d0 20 00 	ta  0
4000a0c4:	01 00 00 00 	nop 
4000a0c8:	01 00 00 00 	nop 
4000a0cc:	01 00 00 00 	nop 

4000a0d0 <HW_trap_0x0d>:
4000a0d0:	91 d0 20 00 	ta  0
4000a0d4:	01 00 00 00 	nop 
4000a0d8:	01 00 00 00 	nop 
4000a0dc:	01 00 00 00 	nop 

4000a0e0 <HW_trap_0x0e>:
4000a0e0:	91 d0 20 00 	ta  0
4000a0e4:	01 00 00 00 	nop 
4000a0e8:	01 00 00 00 	nop 
4000a0ec:	01 00 00 00 	nop 

4000a0f0 <HW_trap_0x0f>:
4000a0f0:	91 d0 20 00 	ta  0
4000a0f4:	01 00 00 00 	nop 
4000a0f8:	01 00 00 00 	nop 
4000a0fc:	01 00 00 00 	nop 

4000a100 <HW_trap_0x10>:
4000a100:	91 d0 20 00 	ta  0
4000a104:	01 00 00 00 	nop 
4000a108:	01 00 00 00 	nop 
4000a10c:	01 00 00 00 	nop 

4000a110 <HW_trap_0x11>:
4000a110:	a1 48 00 00 	rd  %psr, %l0
4000a114:	a7 58 00 00 	rd  %tbr, %l3
4000a118:	10 bf f6 62 	b  40007aa0 <generic_vectored_isr>
4000a11c:	01 00 00 00 	nop 

4000a120 <HW_trap_0x12>:
4000a120:	a1 48 00 00 	rd  %psr, %l0
4000a124:	a7 58 00 00 	rd  %tbr, %l3
4000a128:	10 bf f6 5e 	b  40007aa0 <generic_vectored_isr>
4000a12c:	01 00 00 00 	nop 

4000a130 <HW_trap_0x13>:
4000a130:	a1 48 00 00 	rd  %psr, %l0
4000a134:	a7 58 00 00 	rd  %tbr, %l3
4000a138:	10 bf f6 5a 	b  40007aa0 <generic_vectored_isr>
4000a13c:	01 00 00 00 	nop 

4000a140 <HW_trap_0x14>:
4000a140:	a1 48 00 00 	rd  %psr, %l0
4000a144:	a7 58 00 00 	rd  %tbr, %l3
4000a148:	10 bf f6 56 	b  40007aa0 <generic_vectored_isr>
4000a14c:	01 00 00 00 	nop 

4000a150 <HW_trap_0x15>:
4000a150:	a1 48 00 00 	rd  %psr, %l0
4000a154:	a7 58 00 00 	rd  %tbr, %l3
4000a158:	10 bf f6 52 	b  40007aa0 <generic_vectored_isr>
4000a15c:	01 00 00 00 	nop 

4000a160 <HW_trap_0x16>:
4000a160:	a1 48 00 00 	rd  %psr, %l0
4000a164:	a7 58 00 00 	rd  %tbr, %l3
4000a168:	10 bf f6 4e 	b  40007aa0 <generic_vectored_isr>
4000a16c:	01 00 00 00 	nop 

4000a170 <HW_trap_0x17>:
4000a170:	a1 48 00 00 	rd  %psr, %l0
4000a174:	a7 58 00 00 	rd  %tbr, %l3
4000a178:	10 bf f6 4a 	b  40007aa0 <generic_vectored_isr>
4000a17c:	01 00 00 00 	nop 

4000a180 <HW_trap_0x18>:
4000a180:	a1 48 00 00 	rd  %psr, %l0
4000a184:	a7 58 00 00 	rd  %tbr, %l3
4000a188:	10 bf f6 46 	b  40007aa0 <generic_vectored_isr>
4000a18c:	01 00 00 00 	nop 

4000a190 <HW_trap_0x19>:
4000a190:	a1 48 00 00 	rd  %psr, %l0
4000a194:	a7 58 00 00 	rd  %tbr, %l3
4000a198:	10 bf f6 42 	b  40007aa0 <generic_vectored_isr>
4000a19c:	01 00 00 00 	nop 

4000a1a0 <HW_trap_0x1a>:
4000a1a0:	a1 48 00 00 	rd  %psr, %l0
4000a1a4:	a7 58 00 00 	rd  %tbr, %l3
4000a1a8:	10 bf f6 3e 	b  40007aa0 <generic_vectored_isr>
4000a1ac:	01 00 00 00 	nop 

4000a1b0 <HW_trap_0x1b>:
4000a1b0:	a1 48 00 00 	rd  %psr, %l0
4000a1b4:	a7 58 00 00 	rd  %tbr, %l3
4000a1b8:	10 bf f6 3a 	b  40007aa0 <generic_vectored_isr>
4000a1bc:	01 00 00 00 	nop 

4000a1c0 <HW_trap_0x1c>:
4000a1c0:	a1 48 00 00 	rd  %psr, %l0
4000a1c4:	a7 58 00 00 	rd  %tbr, %l3
4000a1c8:	10 bf f6 36 	b  40007aa0 <generic_vectored_isr>
4000a1cc:	01 00 00 00 	nop 

4000a1d0 <HW_trap_0x1d>:
4000a1d0:	a1 48 00 00 	rd  %psr, %l0
4000a1d4:	a7 58 00 00 	rd  %tbr, %l3
4000a1d8:	10 bf f6 32 	b  40007aa0 <generic_vectored_isr>
4000a1dc:	01 00 00 00 	nop 

4000a1e0 <HW_trap_0x1e>:
4000a1e0:	a1 48 00 00 	rd  %psr, %l0
4000a1e4:	a7 58 00 00 	rd  %tbr, %l3
4000a1e8:	10 bf f6 2e 	b  40007aa0 <generic_vectored_isr>
4000a1ec:	01 00 00 00 	nop 

4000a1f0 <HW_trap_0x1f>:
4000a1f0:	a1 48 00 00 	rd  %psr, %l0
4000a1f4:	a7 58 00 00 	rd  %tbr, %l3
4000a1f8:	10 bf f6 2a 	b  40007aa0 <generic_vectored_isr>
4000a1fc:	01 00 00 00 	nop 

4000a200 <HW_trap_0x20>:
4000a200:	91 d0 20 00 	ta  0
4000a204:	01 00 00 00 	nop 
4000a208:	01 00 00 00 	nop 
4000a20c:	01 00 00 00 	nop 

4000a210 <HW_trap_0x21>:
4000a210:	91 d0 20 00 	ta  0
4000a214:	01 00 00 00 	nop 
4000a218:	01 00 00 00 	nop 
4000a21c:	01 00 00 00 	nop 

4000a220 <HW_trap_0x22>:
4000a220:	91 d0 20 00 	ta  0
4000a224:	01 00 00 00 	nop 
4000a228:	01 00 00 00 	nop 
4000a22c:	01 00 00 00 	nop 

4000a230 <HW_trap_0x23>:
4000a230:	91 d0 20 00 	ta  0
4000a234:	01 00 00 00 	nop 
4000a238:	01 00 00 00 	nop 
4000a23c:	01 00 00 00 	nop 

4000a240 <HW_trap_0x24>:
4000a240:	91 d0 20 00 	ta  0
4000a244:	01 00 00 00 	nop 
4000a248:	01 00 00 00 	nop 
4000a24c:	01 00 00 00 	nop 

4000a250 <HW_trap_0x25>:
4000a250:	91 d0 20 00 	ta  0
4000a254:	01 00 00 00 	nop 
4000a258:	01 00 00 00 	nop 
4000a25c:	01 00 00 00 	nop 

4000a260 <HW_trap_0x26>:
4000a260:	91 d0 20 00 	ta  0
4000a264:	01 00 00 00 	nop 
4000a268:	01 00 00 00 	nop 
4000a26c:	01 00 00 00 	nop 

4000a270 <HW_trap_0x27>:
4000a270:	91 d0 20 00 	ta  0
4000a274:	01 00 00 00 	nop 
4000a278:	01 00 00 00 	nop 
4000a27c:	01 00 00 00 	nop 

4000a280 <HW_trap_0x28>:
4000a280:	91 d0 20 00 	ta  0
4000a284:	01 00 00 00 	nop 
4000a288:	01 00 00 00 	nop 
4000a28c:	01 00 00 00 	nop 

4000a290 <HW_trap_0x29>:
4000a290:	91 d0 20 00 	ta  0
4000a294:	01 00 00 00 	nop 
4000a298:	01 00 00 00 	nop 
4000a29c:	01 00 00 00 	nop 

4000a2a0 <HW_trap_0x2a>:
4000a2a0:	91 d0 20 00 	ta  0
4000a2a4:	01 00 00 00 	nop 
4000a2a8:	01 00 00 00 	nop 
4000a2ac:	01 00 00 00 	nop 

4000a2b0 <HW_trap_0x2b>:
4000a2b0:	91 d0 20 00 	ta  0
4000a2b4:	01 00 00 00 	nop 
4000a2b8:	01 00 00 00 	nop 
4000a2bc:	01 00 00 00 	nop 

4000a2c0 <HW_trap_0x2c>:
4000a2c0:	91 d0 20 00 	ta  0
4000a2c4:	01 00 00 00 	nop 
4000a2c8:	01 00 00 00 	nop 
4000a2cc:	01 00 00 00 	nop 

4000a2d0 <HW_trap_0x2d>:
4000a2d0:	91 d0 20 00 	ta  0
4000a2d4:	01 00 00 00 	nop 
4000a2d8:	01 00 00 00 	nop 
4000a2dc:	01 00 00 00 	nop 

4000a2e0 <HW_trap_0x2e>:
4000a2e0:	91 d0 20 00 	ta  0
4000a2e4:	01 00 00 00 	nop 
4000a2e8:	01 00 00 00 	nop 
4000a2ec:	01 00 00 00 	nop 

4000a2f0 <HW_trap_0x2f>:
4000a2f0:	91 d0 20 00 	ta  0
4000a2f4:	01 00 00 00 	nop 
4000a2f8:	01 00 00 00 	nop 
4000a2fc:	01 00 00 00 	nop 

4000a300 <HW_trap_0x30>:
4000a300:	91 d0 20 00 	ta  0
4000a304:	01 00 00 00 	nop 
4000a308:	01 00 00 00 	nop 
4000a30c:	01 00 00 00 	nop 

4000a310 <HW_trap_0x31>:
4000a310:	91 d0 20 00 	ta  0
4000a314:	01 00 00 00 	nop 
4000a318:	01 00 00 00 	nop 
4000a31c:	01 00 00 00 	nop 

4000a320 <HW_trap_0x32>:
4000a320:	91 d0 20 00 	ta  0
4000a324:	01 00 00 00 	nop 
4000a328:	01 00 00 00 	nop 
4000a32c:	01 00 00 00 	nop 

4000a330 <HW_trap_0x33>:
4000a330:	91 d0 20 00 	ta  0
4000a334:	01 00 00 00 	nop 
4000a338:	01 00 00 00 	nop 
4000a33c:	01 00 00 00 	nop 

4000a340 <HW_trap_0x34>:
4000a340:	91 d0 20 00 	ta  0
4000a344:	01 00 00 00 	nop 
4000a348:	01 00 00 00 	nop 
4000a34c:	01 00 00 00 	nop 

4000a350 <HW_trap_0x35>:
4000a350:	91 d0 20 00 	ta  0
4000a354:	01 00 00 00 	nop 
4000a358:	01 00 00 00 	nop 
4000a35c:	01 00 00 00 	nop 

4000a360 <HW_trap_0x36>:
4000a360:	91 d0 20 00 	ta  0
4000a364:	01 00 00 00 	nop 
4000a368:	01 00 00 00 	nop 
4000a36c:	01 00 00 00 	nop 

4000a370 <HW_trap_0x37>:
4000a370:	91 d0 20 00 	ta  0
4000a374:	01 00 00 00 	nop 
4000a378:	01 00 00 00 	nop 
4000a37c:	01 00 00 00 	nop 

4000a380 <HW_trap_0x38>:
4000a380:	91 d0 20 00 	ta  0
4000a384:	01 00 00 00 	nop 
4000a388:	01 00 00 00 	nop 
4000a38c:	01 00 00 00 	nop 

4000a390 <HW_trap_0x39>:
4000a390:	91 d0 20 00 	ta  0
4000a394:	01 00 00 00 	nop 
4000a398:	01 00 00 00 	nop 
4000a39c:	01 00 00 00 	nop 

4000a3a0 <HW_trap_0x3a>:
4000a3a0:	91 d0 20 00 	ta  0
4000a3a4:	01 00 00 00 	nop 
4000a3a8:	01 00 00 00 	nop 
4000a3ac:	01 00 00 00 	nop 

4000a3b0 <HW_trap_0x3b>:
4000a3b0:	91 d0 20 00 	ta  0
4000a3b4:	01 00 00 00 	nop 
4000a3b8:	01 00 00 00 	nop 
4000a3bc:	01 00 00 00 	nop 

4000a3c0 <HW_trap_0x3c>:
4000a3c0:	91 d0 20 00 	ta  0
4000a3c4:	01 00 00 00 	nop 
4000a3c8:	01 00 00 00 	nop 
4000a3cc:	01 00 00 00 	nop 

4000a3d0 <HW_trap_0x3d>:
4000a3d0:	91 d0 20 00 	ta  0
4000a3d4:	01 00 00 00 	nop 
4000a3d8:	01 00 00 00 	nop 
4000a3dc:	01 00 00 00 	nop 

4000a3e0 <HW_trap_0x3e>:
4000a3e0:	91 d0 20 00 	ta  0
4000a3e4:	01 00 00 00 	nop 
4000a3e8:	01 00 00 00 	nop 
4000a3ec:	01 00 00 00 	nop 

4000a3f0 <HW_trap_0x3f>:
4000a3f0:	91 d0 20 00 	ta  0
4000a3f4:	01 00 00 00 	nop 
4000a3f8:	01 00 00 00 	nop 
4000a3fc:	01 00 00 00 	nop 

4000a400 <HW_trap_0x40>:
4000a400:	91 d0 20 00 	ta  0
4000a404:	01 00 00 00 	nop 
4000a408:	01 00 00 00 	nop 
4000a40c:	01 00 00 00 	nop 

4000a410 <HW_trap_0x41>:
4000a410:	91 d0 20 00 	ta  0
4000a414:	01 00 00 00 	nop 
4000a418:	01 00 00 00 	nop 
4000a41c:	01 00 00 00 	nop 

4000a420 <HW_trap_0x42>:
4000a420:	91 d0 20 00 	ta  0
4000a424:	01 00 00 00 	nop 
4000a428:	01 00 00 00 	nop 
4000a42c:	01 00 00 00 	nop 

4000a430 <HW_trap_0x43>:
4000a430:	91 d0 20 00 	ta  0
4000a434:	01 00 00 00 	nop 
4000a438:	01 00 00 00 	nop 
4000a43c:	01 00 00 00 	nop 

4000a440 <HW_trap_0x44>:
4000a440:	91 d0 20 00 	ta  0
4000a444:	01 00 00 00 	nop 
4000a448:	01 00 00 00 	nop 
4000a44c:	01 00 00 00 	nop 

4000a450 <HW_trap_0x45>:
4000a450:	91 d0 20 00 	ta  0
4000a454:	01 00 00 00 	nop 
4000a458:	01 00 00 00 	nop 
4000a45c:	01 00 00 00 	nop 

4000a460 <HW_trap_0x46>:
4000a460:	91 d0 20 00 	ta  0
4000a464:	01 00 00 00 	nop 
4000a468:	01 00 00 00 	nop 
4000a46c:	01 00 00 00 	nop 

4000a470 <HW_trap_0x47>:
4000a470:	91 d0 20 00 	ta  0
4000a474:	01 00 00 00 	nop 
4000a478:	01 00 00 00 	nop 
4000a47c:	01 00 00 00 	nop 

4000a480 <HW_trap_0x48>:
4000a480:	91 d0 20 00 	ta  0
4000a484:	01 00 00 00 	nop 
4000a488:	01 00 00 00 	nop 
4000a48c:	01 00 00 00 	nop 

4000a490 <HW_trap_0x49>:
4000a490:	91 d0 20 00 	ta  0
4000a494:	01 00 00 00 	nop 
4000a498:	01 00 00 00 	nop 
4000a49c:	01 00 00 00 	nop 

4000a4a0 <HW_trap_0x4a>:
4000a4a0:	91 d0 20 00 	ta  0
4000a4a4:	01 00 00 00 	nop 
4000a4a8:	01 00 00 00 	nop 
4000a4ac:	01 00 00 00 	nop 

4000a4b0 <HW_trap_0x4b>:
4000a4b0:	91 d0 20 00 	ta  0
4000a4b4:	01 00 00 00 	nop 
4000a4b8:	01 00 00 00 	nop 
4000a4bc:	01 00 00 00 	nop 

4000a4c0 <HW_trap_0x4c>:
4000a4c0:	91 d0 20 00 	ta  0
4000a4c4:	01 00 00 00 	nop 
4000a4c8:	01 00 00 00 	nop 
4000a4cc:	01 00 00 00 	nop 

4000a4d0 <HW_trap_0x4d>:
4000a4d0:	91 d0 20 00 	ta  0
4000a4d4:	01 00 00 00 	nop 
4000a4d8:	01 00 00 00 	nop 
4000a4dc:	01 00 00 00 	nop 

4000a4e0 <HW_trap_0x4e>:
4000a4e0:	91 d0 20 00 	ta  0
4000a4e4:	01 00 00 00 	nop 
4000a4e8:	01 00 00 00 	nop 
4000a4ec:	01 00 00 00 	nop 

4000a4f0 <HW_trap_0x4f>:
4000a4f0:	91 d0 20 00 	ta  0
4000a4f4:	01 00 00 00 	nop 
4000a4f8:	01 00 00 00 	nop 
4000a4fc:	01 00 00 00 	nop 

4000a500 <HW_trap_0x50>:
4000a500:	91 d0 20 00 	ta  0
4000a504:	01 00 00 00 	nop 
4000a508:	01 00 00 00 	nop 
4000a50c:	01 00 00 00 	nop 

4000a510 <HW_trap_0x51>:
4000a510:	91 d0 20 00 	ta  0
4000a514:	01 00 00 00 	nop 
4000a518:	01 00 00 00 	nop 
4000a51c:	01 00 00 00 	nop 

4000a520 <HW_trap_0x52>:
4000a520:	91 d0 20 00 	ta  0
4000a524:	01 00 00 00 	nop 
4000a528:	01 00 00 00 	nop 
4000a52c:	01 00 00 00 	nop 

4000a530 <HW_trap_0x53>:
4000a530:	91 d0 20 00 	ta  0
4000a534:	01 00 00 00 	nop 
4000a538:	01 00 00 00 	nop 
4000a53c:	01 00 00 00 	nop 

4000a540 <HW_trap_0x54>:
4000a540:	91 d0 20 00 	ta  0
4000a544:	01 00 00 00 	nop 
4000a548:	01 00 00 00 	nop 
4000a54c:	01 00 00 00 	nop 

4000a550 <HW_trap_0x55>:
4000a550:	91 d0 20 00 	ta  0
4000a554:	01 00 00 00 	nop 
4000a558:	01 00 00 00 	nop 
4000a55c:	01 00 00 00 	nop 

4000a560 <HW_trap_0x56>:
4000a560:	91 d0 20 00 	ta  0
4000a564:	01 00 00 00 	nop 
4000a568:	01 00 00 00 	nop 
4000a56c:	01 00 00 00 	nop 

4000a570 <HW_trap_0x57>:
4000a570:	91 d0 20 00 	ta  0
4000a574:	01 00 00 00 	nop 
4000a578:	01 00 00 00 	nop 
4000a57c:	01 00 00 00 	nop 

4000a580 <HW_trap_0x58>:
4000a580:	91 d0 20 00 	ta  0
4000a584:	01 00 00 00 	nop 
4000a588:	01 00 00 00 	nop 
4000a58c:	01 00 00 00 	nop 

4000a590 <HW_trap_0x59>:
4000a590:	91 d0 20 00 	ta  0
4000a594:	01 00 00 00 	nop 
4000a598:	01 00 00 00 	nop 
4000a59c:	01 00 00 00 	nop 

4000a5a0 <HW_trap_0x5a>:
4000a5a0:	91 d0 20 00 	ta  0
4000a5a4:	01 00 00 00 	nop 
4000a5a8:	01 00 00 00 	nop 
4000a5ac:	01 00 00 00 	nop 

4000a5b0 <HW_trap_0x5b>:
4000a5b0:	91 d0 20 00 	ta  0
4000a5b4:	01 00 00 00 	nop 
4000a5b8:	01 00 00 00 	nop 
4000a5bc:	01 00 00 00 	nop 

4000a5c0 <HW_trap_0x5c>:
4000a5c0:	91 d0 20 00 	ta  0
4000a5c4:	01 00 00 00 	nop 
4000a5c8:	01 00 00 00 	nop 
4000a5cc:	01 00 00 00 	nop 

4000a5d0 <HW_trap_0x5d>:
4000a5d0:	91 d0 20 00 	ta  0
4000a5d4:	01 00 00 00 	nop 
4000a5d8:	01 00 00 00 	nop 
4000a5dc:	01 00 00 00 	nop 

4000a5e0 <HW_trap_0x5e>:
4000a5e0:	91 d0 20 00 	ta  0
4000a5e4:	01 00 00 00 	nop 
4000a5e8:	01 00 00 00 	nop 
4000a5ec:	01 00 00 00 	nop 

4000a5f0 <HW_trap_0x5f>:
4000a5f0:	91 d0 20 00 	ta  0
4000a5f4:	01 00 00 00 	nop 
4000a5f8:	01 00 00 00 	nop 
4000a5fc:	01 00 00 00 	nop 

4000a600 <HW_trap_0x60>:
4000a600:	91 d0 20 00 	ta  0
4000a604:	01 00 00 00 	nop 
4000a608:	01 00 00 00 	nop 
4000a60c:	01 00 00 00 	nop 

4000a610 <HW_trap_0x61>:
4000a610:	91 d0 20 00 	ta  0
4000a614:	01 00 00 00 	nop 
4000a618:	01 00 00 00 	nop 
4000a61c:	01 00 00 00 	nop 

4000a620 <HW_trap_0x62>:
4000a620:	91 d0 20 00 	ta  0
4000a624:	01 00 00 00 	nop 
4000a628:	01 00 00 00 	nop 
4000a62c:	01 00 00 00 	nop 

4000a630 <HW_trap_0x63>:
4000a630:	91 d0 20 00 	ta  0
4000a634:	01 00 00 00 	nop 
4000a638:	01 00 00 00 	nop 
4000a63c:	01 00 00 00 	nop 

4000a640 <HW_trap_0x64>:
4000a640:	91 d0 20 00 	ta  0
4000a644:	01 00 00 00 	nop 
4000a648:	01 00 00 00 	nop 
4000a64c:	01 00 00 00 	nop 

4000a650 <HW_trap_0x65>:
4000a650:	91 d0 20 00 	ta  0
4000a654:	01 00 00 00 	nop 
4000a658:	01 00 00 00 	nop 
4000a65c:	01 00 00 00 	nop 

4000a660 <HW_trap_0x66>:
4000a660:	91 d0 20 00 	ta  0
4000a664:	01 00 00 00 	nop 
4000a668:	01 00 00 00 	nop 
4000a66c:	01 00 00 00 	nop 

4000a670 <HW_trap_0x67>:
4000a670:	91 d0 20 00 	ta  0
4000a674:	01 00 00 00 	nop 
4000a678:	01 00 00 00 	nop 
4000a67c:	01 00 00 00 	nop 

4000a680 <HW_trap_0x68>:
4000a680:	91 d0 20 00 	ta  0
4000a684:	01 00 00 00 	nop 
4000a688:	01 00 00 00 	nop 
4000a68c:	01 00 00 00 	nop 

4000a690 <HW_trap_0x69>:
4000a690:	91 d0 20 00 	ta  0
4000a694:	01 00 00 00 	nop 
4000a698:	01 00 00 00 	nop 
4000a69c:	01 00 00 00 	nop 

4000a6a0 <HW_trap_0x6a>:
4000a6a0:	91 d0 20 00 	ta  0
4000a6a4:	01 00 00 00 	nop 
4000a6a8:	01 00 00 00 	nop 
4000a6ac:	01 00 00 00 	nop 

4000a6b0 <HW_trap_0x6b>:
4000a6b0:	91 d0 20 00 	ta  0
4000a6b4:	01 00 00 00 	nop 
4000a6b8:	01 00 00 00 	nop 
4000a6bc:	01 00 00 00 	nop 

4000a6c0 <HW_trap_0x6c>:
4000a6c0:	91 d0 20 00 	ta  0
4000a6c4:	01 00 00 00 	nop 
4000a6c8:	01 00 00 00 	nop 
4000a6cc:	01 00 00 00 	nop 

4000a6d0 <HW_trap_0x6d>:
4000a6d0:	91 d0 20 00 	ta  0
4000a6d4:	01 00 00 00 	nop 
4000a6d8:	01 00 00 00 	nop 
4000a6dc:	01 00 00 00 	nop 

4000a6e0 <HW_trap_0x6e>:
4000a6e0:	91 d0 20 00 	ta  0
4000a6e4:	01 00 00 00 	nop 
4000a6e8:	01 00 00 00 	nop 
4000a6ec:	01 00 00 00 	nop 

4000a6f0 <HW_trap_0x6f>:
4000a6f0:	91 d0 20 00 	ta  0
4000a6f4:	01 00 00 00 	nop 
4000a6f8:	01 00 00 00 	nop 
4000a6fc:	01 00 00 00 	nop 

4000a700 <HW_trap_0x70>:
4000a700:	91 d0 20 00 	ta  0
4000a704:	01 00 00 00 	nop 
4000a708:	01 00 00 00 	nop 
4000a70c:	01 00 00 00 	nop 

4000a710 <HW_trap_0x71>:
4000a710:	91 d0 20 00 	ta  0
4000a714:	01 00 00 00 	nop 
4000a718:	01 00 00 00 	nop 
4000a71c:	01 00 00 00 	nop 

4000a720 <HW_trap_0x72>:
4000a720:	91 d0 20 00 	ta  0
4000a724:	01 00 00 00 	nop 
4000a728:	01 00 00 00 	nop 
4000a72c:	01 00 00 00 	nop 

4000a730 <HW_trap_0x73>:
4000a730:	91 d0 20 00 	ta  0
4000a734:	01 00 00 00 	nop 
4000a738:	01 00 00 00 	nop 
4000a73c:	01 00 00 00 	nop 

4000a740 <HW_trap_0x74>:
4000a740:	91 d0 20 00 	ta  0
4000a744:	01 00 00 00 	nop 
4000a748:	01 00 00 00 	nop 
4000a74c:	01 00 00 00 	nop 

4000a750 <HW_trap_0x75>:
4000a750:	91 d0 20 00 	ta  0
4000a754:	01 00 00 00 	nop 
4000a758:	01 00 00 00 	nop 
4000a75c:	01 00 00 00 	nop 

4000a760 <HW_trap_0x76>:
4000a760:	91 d0 20 00 	ta  0
4000a764:	01 00 00 00 	nop 
4000a768:	01 00 00 00 	nop 
4000a76c:	01 00 00 00 	nop 

4000a770 <HW_trap_0x77>:
4000a770:	91 d0 20 00 	ta  0
4000a774:	01 00 00 00 	nop 
4000a778:	01 00 00 00 	nop 
4000a77c:	01 00 00 00 	nop 

4000a780 <HW_trap_0x78>:
4000a780:	91 d0 20 00 	ta  0
4000a784:	01 00 00 00 	nop 
4000a788:	01 00 00 00 	nop 
4000a78c:	01 00 00 00 	nop 

4000a790 <HW_trap_0x79>:
4000a790:	91 d0 20 00 	ta  0
4000a794:	01 00 00 00 	nop 
4000a798:	01 00 00 00 	nop 
4000a79c:	01 00 00 00 	nop 

4000a7a0 <HW_trap_0x7a>:
4000a7a0:	91 d0 20 00 	ta  0
4000a7a4:	01 00 00 00 	nop 
4000a7a8:	01 00 00 00 	nop 
4000a7ac:	01 00 00 00 	nop 

4000a7b0 <HW_trap_0x7b>:
4000a7b0:	91 d0 20 00 	ta  0
4000a7b4:	01 00 00 00 	nop 
4000a7b8:	01 00 00 00 	nop 
4000a7bc:	01 00 00 00 	nop 

4000a7c0 <HW_trap_0x7c>:
4000a7c0:	91 d0 20 00 	ta  0
4000a7c4:	01 00 00 00 	nop 
4000a7c8:	01 00 00 00 	nop 
4000a7cc:	01 00 00 00 	nop 

4000a7d0 <HW_trap_0x7d>:
4000a7d0:	91 d0 20 00 	ta  0
4000a7d4:	01 00 00 00 	nop 
4000a7d8:	01 00 00 00 	nop 
4000a7dc:	01 00 00 00 	nop 

4000a7e0 <HW_trap_0x7e>:
4000a7e0:	91 d0 20 00 	ta  0
4000a7e4:	01 00 00 00 	nop 
4000a7e8:	01 00 00 00 	nop 
4000a7ec:	01 00 00 00 	nop 

4000a7f0 <HW_trap_0x7f>:
4000a7f0:	91 d0 20 00 	ta  0
4000a7f4:	01 00 00 00 	nop 
4000a7f8:	01 00 00 00 	nop 
4000a7fc:	01 00 00 00 	nop 

4000a800 <SW_trap_0x80>:
4000a800:	91 d0 20 00 	ta  0
4000a804:	01 00 00 00 	nop 
4000a808:	01 00 00 00 	nop 
4000a80c:	01 00 00 00 	nop 

4000a810 <SW_trap_0x81>:
4000a810:	a1 48 00 00 	rd  %psr, %l0
4000a814:	a7 58 00 00 	rd  %tbr, %l3
4000a818:	10 bf f4 de 	b  40007b90 <generic_vectored_sw_trap>
4000a81c:	01 00 00 00 	nop 

4000a820 <SW_trap_0x82>:
4000a820:	a1 48 00 00 	rd  %psr, %l0
4000a824:	a7 58 00 00 	rd  %tbr, %l3
4000a828:	10 bf f4 da 	b  40007b90 <generic_vectored_sw_trap>
4000a82c:	01 00 00 00 	nop 

4000a830 <SW_trap_0x83>:
4000a830:	a1 48 00 00 	rd  %psr, %l0
4000a834:	a7 58 00 00 	rd  %tbr, %l3
4000a838:	10 bf f4 d6 	b  40007b90 <generic_vectored_sw_trap>
4000a83c:	01 00 00 00 	nop 

4000a840 <SW_trap_0x84>:
4000a840:	a1 48 00 00 	rd  %psr, %l0
4000a844:	a7 58 00 00 	rd  %tbr, %l3
4000a848:	10 bf f4 d2 	b  40007b90 <generic_vectored_sw_trap>
4000a84c:	01 00 00 00 	nop 

4000a850 <SW_trap_0x85>:
4000a850:	a1 48 00 00 	rd  %psr, %l0
4000a854:	a7 58 00 00 	rd  %tbr, %l3
4000a858:	10 bf f4 ce 	b  40007b90 <generic_vectored_sw_trap>
4000a85c:	01 00 00 00 	nop 

4000a860 <SW_trap_0x86>:
4000a860:	a1 48 00 00 	rd  %psr, %l0
4000a864:	a7 58 00 00 	rd  %tbr, %l3
4000a868:	10 bf f4 ca 	b  40007b90 <generic_vectored_sw_trap>
4000a86c:	01 00 00 00 	nop 

4000a870 <SW_trap_0x87>:
4000a870:	a1 48 00 00 	rd  %psr, %l0
4000a874:	a7 58 00 00 	rd  %tbr, %l3
4000a878:	10 bf f4 c6 	b  40007b90 <generic_vectored_sw_trap>
4000a87c:	01 00 00 00 	nop 

4000a880 <SW_trap_0x88>:
4000a880:	a1 48 00 00 	rd  %psr, %l0
4000a884:	a7 58 00 00 	rd  %tbr, %l3
4000a888:	10 bf f4 c2 	b  40007b90 <generic_vectored_sw_trap>
4000a88c:	01 00 00 00 	nop 

4000a890 <SW_trap_0x89>:
4000a890:	a1 48 00 00 	rd  %psr, %l0
4000a894:	a7 58 00 00 	rd  %tbr, %l3
4000a898:	10 bf f4 be 	b  40007b90 <generic_vectored_sw_trap>
4000a89c:	01 00 00 00 	nop 

4000a8a0 <SW_trap_0x8a>:
4000a8a0:	a1 48 00 00 	rd  %psr, %l0
4000a8a4:	a7 58 00 00 	rd  %tbr, %l3
4000a8a8:	10 bf f4 ba 	b  40007b90 <generic_vectored_sw_trap>
4000a8ac:	01 00 00 00 	nop 

4000a8b0 <SW_trap_0x8b>:
4000a8b0:	a1 48 00 00 	rd  %psr, %l0
4000a8b4:	a7 58 00 00 	rd  %tbr, %l3
4000a8b8:	10 bf f4 b6 	b  40007b90 <generic_vectored_sw_trap>
4000a8bc:	01 00 00 00 	nop 

4000a8c0 <SW_trap_0x8c>:
4000a8c0:	a1 48 00 00 	rd  %psr, %l0
4000a8c4:	a7 58 00 00 	rd  %tbr, %l3
4000a8c8:	10 bf f4 b2 	b  40007b90 <generic_vectored_sw_trap>
4000a8cc:	01 00 00 00 	nop 

4000a8d0 <SW_trap_0x8d>:
4000a8d0:	a1 48 00 00 	rd  %psr, %l0
4000a8d4:	a7 58 00 00 	rd  %tbr, %l3
4000a8d8:	10 bf f4 ae 	b  40007b90 <generic_vectored_sw_trap>
4000a8dc:	01 00 00 00 	nop 

4000a8e0 <SW_trap_0x8e>:
4000a8e0:	a1 48 00 00 	rd  %psr, %l0
4000a8e4:	a7 58 00 00 	rd  %tbr, %l3
4000a8e8:	10 bf f4 aa 	b  40007b90 <generic_vectored_sw_trap>
4000a8ec:	01 00 00 00 	nop 

4000a8f0 <SW_trap_0x8f>:
4000a8f0:	a1 48 00 00 	rd  %psr, %l0
4000a8f4:	a7 58 00 00 	rd  %tbr, %l3
4000a8f8:	10 bf f4 a6 	b  40007b90 <generic_vectored_sw_trap>
4000a8fc:	01 00 00 00 	nop 

4000a900 <SW_trap_0x90>:
4000a900:	a1 48 00 00 	rd  %psr, %l0
4000a904:	a7 58 00 00 	rd  %tbr, %l3
4000a908:	10 bf f4 e2 	b  40007c90 <generic_read_asr>
4000a90c:	01 00 00 00 	nop 

4000a910 <SW_trap_0x91>:
4000a910:	10 bf f5 b0 	b  40007fd0 <generic_sys_go_to_supervisor>
4000a914:	01 00 00 00 	nop 
4000a918:	01 00 00 00 	nop 
4000a91c:	01 00 00 00 	nop 

4000a920 <SW_trap_0x92>:
4000a920:	91 d0 20 00 	ta  0
4000a924:	01 00 00 00 	nop 
4000a928:	01 00 00 00 	nop 
4000a92c:	01 00 00 00 	nop 

4000a930 <SW_trap_0x93>:
4000a930:	91 d0 20 00 	ta  0
4000a934:	01 00 00 00 	nop 
4000a938:	01 00 00 00 	nop 
4000a93c:	01 00 00 00 	nop 

4000a940 <SW_trap_0x94>:
4000a940:	91 d0 20 00 	ta  0
4000a944:	01 00 00 00 	nop 
4000a948:	01 00 00 00 	nop 
4000a94c:	01 00 00 00 	nop 

4000a950 <SW_trap_0x95>:
4000a950:	91 d0 20 00 	ta  0
4000a954:	01 00 00 00 	nop 
4000a958:	01 00 00 00 	nop 
4000a95c:	01 00 00 00 	nop 

4000a960 <SW_trap_0x96>:
4000a960:	91 d0 20 00 	ta  0
4000a964:	01 00 00 00 	nop 
4000a968:	01 00 00 00 	nop 
4000a96c:	01 00 00 00 	nop 

4000a970 <SW_trap_0x97>:
4000a970:	91 d0 20 00 	ta  0
4000a974:	01 00 00 00 	nop 
4000a978:	01 00 00 00 	nop 
4000a97c:	01 00 00 00 	nop 

4000a980 <SW_trap_0x98>:
4000a980:	91 d0 20 00 	ta  0
4000a984:	01 00 00 00 	nop 
4000a988:	01 00 00 00 	nop 
4000a98c:	01 00 00 00 	nop 

4000a990 <SW_trap_0x99>:
4000a990:	91 d0 20 00 	ta  0
4000a994:	01 00 00 00 	nop 
4000a998:	01 00 00 00 	nop 
4000a99c:	01 00 00 00 	nop 

4000a9a0 <SW_trap_0x9a>:
4000a9a0:	91 d0 20 00 	ta  0
4000a9a4:	01 00 00 00 	nop 
4000a9a8:	01 00 00 00 	nop 
4000a9ac:	01 00 00 00 	nop 

4000a9b0 <SW_trap_0x9b>:
4000a9b0:	91 d0 20 00 	ta  0
4000a9b4:	01 00 00 00 	nop 
4000a9b8:	01 00 00 00 	nop 
4000a9bc:	01 00 00 00 	nop 

4000a9c0 <SW_trap_0x9c>:
4000a9c0:	91 d0 20 00 	ta  0
4000a9c4:	01 00 00 00 	nop 
4000a9c8:	01 00 00 00 	nop 
4000a9cc:	01 00 00 00 	nop 

4000a9d0 <SW_trap_0x9d>:
4000a9d0:	91 d0 20 00 	ta  0
4000a9d4:	01 00 00 00 	nop 
4000a9d8:	01 00 00 00 	nop 
4000a9dc:	01 00 00 00 	nop 

4000a9e0 <SW_trap_0x9e>:
4000a9e0:	91 d0 20 00 	ta  0
4000a9e4:	01 00 00 00 	nop 
4000a9e8:	01 00 00 00 	nop 
4000a9ec:	01 00 00 00 	nop 

4000a9f0 <SW_trap_0x9f>:
4000a9f0:	91 d0 20 00 	ta  0
4000a9f4:	01 00 00 00 	nop 
4000a9f8:	01 00 00 00 	nop 
4000a9fc:	01 00 00 00 	nop 

4000aa00 <SW_trap_0xa0>:
4000aa00:	91 d0 20 00 	ta  0
4000aa04:	01 00 00 00 	nop 
4000aa08:	01 00 00 00 	nop 
4000aa0c:	01 00 00 00 	nop 

4000aa10 <SW_trap_0xa1>:
4000aa10:	91 d0 20 00 	ta  0
4000aa14:	01 00 00 00 	nop 
4000aa18:	01 00 00 00 	nop 
4000aa1c:	01 00 00 00 	nop 

4000aa20 <SW_trap_0xa2>:
4000aa20:	91 d0 20 00 	ta  0
4000aa24:	01 00 00 00 	nop 
4000aa28:	01 00 00 00 	nop 
4000aa2c:	01 00 00 00 	nop 

4000aa30 <SW_trap_0xa3>:
4000aa30:	91 d0 20 00 	ta  0
4000aa34:	01 00 00 00 	nop 
4000aa38:	01 00 00 00 	nop 
4000aa3c:	01 00 00 00 	nop 

4000aa40 <SW_trap_0xa4>:
4000aa40:	91 d0 20 00 	ta  0
4000aa44:	01 00 00 00 	nop 
4000aa48:	01 00 00 00 	nop 
4000aa4c:	01 00 00 00 	nop 

4000aa50 <SW_trap_0xa5>:
4000aa50:	91 d0 20 00 	ta  0
4000aa54:	01 00 00 00 	nop 
4000aa58:	01 00 00 00 	nop 
4000aa5c:	01 00 00 00 	nop 

4000aa60 <SW_trap_0xa6>:
4000aa60:	91 d0 20 00 	ta  0
4000aa64:	01 00 00 00 	nop 
4000aa68:	01 00 00 00 	nop 
4000aa6c:	01 00 00 00 	nop 

4000aa70 <SW_trap_0xa7>:
4000aa70:	91 d0 20 00 	ta  0
4000aa74:	01 00 00 00 	nop 
4000aa78:	01 00 00 00 	nop 
4000aa7c:	01 00 00 00 	nop 

4000aa80 <SW_trap_0xa8>:
4000aa80:	91 d0 20 00 	ta  0
4000aa84:	01 00 00 00 	nop 
4000aa88:	01 00 00 00 	nop 
4000aa8c:	01 00 00 00 	nop 

4000aa90 <SW_trap_0xa9>:
4000aa90:	91 d0 20 00 	ta  0
4000aa94:	01 00 00 00 	nop 
4000aa98:	01 00 00 00 	nop 
4000aa9c:	01 00 00 00 	nop 

4000aaa0 <SW_trap_0xaa>:
4000aaa0:	91 d0 20 00 	ta  0
4000aaa4:	01 00 00 00 	nop 
4000aaa8:	01 00 00 00 	nop 
4000aaac:	01 00 00 00 	nop 

4000aab0 <SW_trap_0xab>:
4000aab0:	91 d0 20 00 	ta  0
4000aab4:	01 00 00 00 	nop 
4000aab8:	01 00 00 00 	nop 
4000aabc:	01 00 00 00 	nop 

4000aac0 <SW_trap_0xac>:
4000aac0:	91 d0 20 00 	ta  0
4000aac4:	01 00 00 00 	nop 
4000aac8:	01 00 00 00 	nop 
4000aacc:	01 00 00 00 	nop 

4000aad0 <SW_trap_0xad>:
4000aad0:	91 d0 20 00 	ta  0
4000aad4:	01 00 00 00 	nop 
4000aad8:	01 00 00 00 	nop 
4000aadc:	01 00 00 00 	nop 

4000aae0 <SW_trap_0xae>:
4000aae0:	91 d0 20 00 	ta  0
4000aae4:	01 00 00 00 	nop 
4000aae8:	01 00 00 00 	nop 
4000aaec:	01 00 00 00 	nop 

4000aaf0 <SW_trap_0xaf>:
4000aaf0:	91 d0 20 00 	ta  0
4000aaf4:	01 00 00 00 	nop 
4000aaf8:	01 00 00 00 	nop 
4000aafc:	01 00 00 00 	nop 

4000ab00 <SW_trap_0xb0>:
4000ab00:	91 d0 20 00 	ta  0
4000ab04:	01 00 00 00 	nop 
4000ab08:	01 00 00 00 	nop 
4000ab0c:	01 00 00 00 	nop 

4000ab10 <SW_trap_0xb1>:
4000ab10:	91 d0 20 00 	ta  0
4000ab14:	01 00 00 00 	nop 
4000ab18:	01 00 00 00 	nop 
4000ab1c:	01 00 00 00 	nop 

4000ab20 <SW_trap_0xb2>:
4000ab20:	91 d0 20 00 	ta  0
4000ab24:	01 00 00 00 	nop 
4000ab28:	01 00 00 00 	nop 
4000ab2c:	01 00 00 00 	nop 

4000ab30 <SW_trap_0xb3>:
4000ab30:	91 d0 20 00 	ta  0
4000ab34:	01 00 00 00 	nop 
4000ab38:	01 00 00 00 	nop 
4000ab3c:	01 00 00 00 	nop 

4000ab40 <SW_trap_0xb4>:
4000ab40:	91 d0 20 00 	ta  0
4000ab44:	01 00 00 00 	nop 
4000ab48:	01 00 00 00 	nop 
4000ab4c:	01 00 00 00 	nop 

4000ab50 <SW_trap_0xb5>:
4000ab50:	91 d0 20 00 	ta  0
4000ab54:	01 00 00 00 	nop 
4000ab58:	01 00 00 00 	nop 
4000ab5c:	01 00 00 00 	nop 

4000ab60 <SW_trap_0xb6>:
4000ab60:	91 d0 20 00 	ta  0
4000ab64:	01 00 00 00 	nop 
4000ab68:	01 00 00 00 	nop 
4000ab6c:	01 00 00 00 	nop 

4000ab70 <SW_trap_0xb7>:
4000ab70:	91 d0 20 00 	ta  0
4000ab74:	01 00 00 00 	nop 
4000ab78:	01 00 00 00 	nop 
4000ab7c:	01 00 00 00 	nop 

4000ab80 <SW_trap_0xb8>:
4000ab80:	91 d0 20 00 	ta  0
4000ab84:	01 00 00 00 	nop 
4000ab88:	01 00 00 00 	nop 
4000ab8c:	01 00 00 00 	nop 

4000ab90 <SW_trap_0xb9>:
4000ab90:	91 d0 20 00 	ta  0
4000ab94:	01 00 00 00 	nop 
4000ab98:	01 00 00 00 	nop 
4000ab9c:	01 00 00 00 	nop 

4000aba0 <SW_trap_0xba>:
4000aba0:	91 d0 20 00 	ta  0
4000aba4:	01 00 00 00 	nop 
4000aba8:	01 00 00 00 	nop 
4000abac:	01 00 00 00 	nop 

4000abb0 <SW_trap_0xbb>:
4000abb0:	91 d0 20 00 	ta  0
4000abb4:	01 00 00 00 	nop 
4000abb8:	01 00 00 00 	nop 
4000abbc:	01 00 00 00 	nop 

4000abc0 <SW_trap_0xbc>:
4000abc0:	91 d0 20 00 	ta  0
4000abc4:	01 00 00 00 	nop 
4000abc8:	01 00 00 00 	nop 
4000abcc:	01 00 00 00 	nop 

4000abd0 <SW_trap_0xbd>:
4000abd0:	91 d0 20 00 	ta  0
4000abd4:	01 00 00 00 	nop 
4000abd8:	01 00 00 00 	nop 
4000abdc:	01 00 00 00 	nop 

4000abe0 <SW_trap_0xbe>:
4000abe0:	91 d0 20 00 	ta  0
4000abe4:	01 00 00 00 	nop 
4000abe8:	01 00 00 00 	nop 
4000abec:	01 00 00 00 	nop 

4000abf0 <SW_trap_0xbf>:
4000abf0:	91 d0 20 00 	ta  0
4000abf4:	01 00 00 00 	nop 
4000abf8:	01 00 00 00 	nop 
4000abfc:	01 00 00 00 	nop 

4000ac00 <SW_trap_0xc0>:
4000ac00:	91 d0 20 00 	ta  0
4000ac04:	01 00 00 00 	nop 
4000ac08:	01 00 00 00 	nop 
4000ac0c:	01 00 00 00 	nop 

4000ac10 <SW_trap_0xc1>:
4000ac10:	91 d0 20 00 	ta  0
4000ac14:	01 00 00 00 	nop 
4000ac18:	01 00 00 00 	nop 
4000ac1c:	01 00 00 00 	nop 

4000ac20 <SW_trap_0xc2>:
4000ac20:	91 d0 20 00 	ta  0
4000ac24:	01 00 00 00 	nop 
4000ac28:	01 00 00 00 	nop 
4000ac2c:	01 00 00 00 	nop 

4000ac30 <SW_trap_0xc3>:
4000ac30:	91 d0 20 00 	ta  0
4000ac34:	01 00 00 00 	nop 
4000ac38:	01 00 00 00 	nop 
4000ac3c:	01 00 00 00 	nop 

4000ac40 <SW_trap_0xc4>:
4000ac40:	91 d0 20 00 	ta  0
4000ac44:	01 00 00 00 	nop 
4000ac48:	01 00 00 00 	nop 
4000ac4c:	01 00 00 00 	nop 

4000ac50 <SW_trap_0xc5>:
4000ac50:	91 d0 20 00 	ta  0
4000ac54:	01 00 00 00 	nop 
4000ac58:	01 00 00 00 	nop 
4000ac5c:	01 00 00 00 	nop 

4000ac60 <SW_trap_0xc6>:
4000ac60:	91 d0 20 00 	ta  0
4000ac64:	01 00 00 00 	nop 
4000ac68:	01 00 00 00 	nop 
4000ac6c:	01 00 00 00 	nop 

4000ac70 <SW_trap_0xc7>:
4000ac70:	91 d0 20 00 	ta  0
4000ac74:	01 00 00 00 	nop 
4000ac78:	01 00 00 00 	nop 
4000ac7c:	01 00 00 00 	nop 

4000ac80 <SW_trap_0xc8>:
4000ac80:	91 d0 20 00 	ta  0
4000ac84:	01 00 00 00 	nop 
4000ac88:	01 00 00 00 	nop 
4000ac8c:	01 00 00 00 	nop 

4000ac90 <SW_trap_0xc9>:
4000ac90:	91 d0 20 00 	ta  0
4000ac94:	01 00 00 00 	nop 
4000ac98:	01 00 00 00 	nop 
4000ac9c:	01 00 00 00 	nop 

4000aca0 <SW_trap_0xca>:
4000aca0:	91 d0 20 00 	ta  0
4000aca4:	01 00 00 00 	nop 
4000aca8:	01 00 00 00 	nop 
4000acac:	01 00 00 00 	nop 

4000acb0 <SW_trap_0xcb>:
4000acb0:	91 d0 20 00 	ta  0
4000acb4:	01 00 00 00 	nop 
4000acb8:	01 00 00 00 	nop 
4000acbc:	01 00 00 00 	nop 

4000acc0 <SW_trap_0xcc>:
4000acc0:	91 d0 20 00 	ta  0
4000acc4:	01 00 00 00 	nop 
4000acc8:	01 00 00 00 	nop 
4000accc:	01 00 00 00 	nop 

4000acd0 <SW_trap_0xcd>:
4000acd0:	91 d0 20 00 	ta  0
4000acd4:	01 00 00 00 	nop 
4000acd8:	01 00 00 00 	nop 
4000acdc:	01 00 00 00 	nop 

4000ace0 <SW_trap_0xce>:
4000ace0:	91 d0 20 00 	ta  0
4000ace4:	01 00 00 00 	nop 
4000ace8:	01 00 00 00 	nop 
4000acec:	01 00 00 00 	nop 

4000acf0 <SW_trap_0xcf>:
4000acf0:	91 d0 20 00 	ta  0
4000acf4:	01 00 00 00 	nop 
4000acf8:	01 00 00 00 	nop 
4000acfc:	01 00 00 00 	nop 

4000ad00 <SW_trap_0xd0>:
4000ad00:	91 d0 20 00 	ta  0
4000ad04:	01 00 00 00 	nop 
4000ad08:	01 00 00 00 	nop 
4000ad0c:	01 00 00 00 	nop 

4000ad10 <SW_trap_0xd1>:
4000ad10:	91 d0 20 00 	ta  0
4000ad14:	01 00 00 00 	nop 
4000ad18:	01 00 00 00 	nop 
4000ad1c:	01 00 00 00 	nop 

4000ad20 <SW_trap_0xd2>:
4000ad20:	91 d0 20 00 	ta  0
4000ad24:	01 00 00 00 	nop 
4000ad28:	01 00 00 00 	nop 
4000ad2c:	01 00 00 00 	nop 

4000ad30 <SW_trap_0xd3>:
4000ad30:	91 d0 20 00 	ta  0
4000ad34:	01 00 00 00 	nop 
4000ad38:	01 00 00 00 	nop 
4000ad3c:	01 00 00 00 	nop 

4000ad40 <SW_trap_0xd4>:
4000ad40:	91 d0 20 00 	ta  0
4000ad44:	01 00 00 00 	nop 
4000ad48:	01 00 00 00 	nop 
4000ad4c:	01 00 00 00 	nop 

4000ad50 <SW_trap_0xd5>:
4000ad50:	91 d0 20 00 	ta  0
4000ad54:	01 00 00 00 	nop 
4000ad58:	01 00 00 00 	nop 
4000ad5c:	01 00 00 00 	nop 

4000ad60 <SW_trap_0xd6>:
4000ad60:	91 d0 20 00 	ta  0
4000ad64:	01 00 00 00 	nop 
4000ad68:	01 00 00 00 	nop 
4000ad6c:	01 00 00 00 	nop 

4000ad70 <SW_trap_0xd7>:
4000ad70:	91 d0 20 00 	ta  0
4000ad74:	01 00 00 00 	nop 
4000ad78:	01 00 00 00 	nop 
4000ad7c:	01 00 00 00 	nop 

4000ad80 <SW_trap_0xd8>:
4000ad80:	91 d0 20 00 	ta  0
4000ad84:	01 00 00 00 	nop 
4000ad88:	01 00 00 00 	nop 
4000ad8c:	01 00 00 00 	nop 

4000ad90 <SW_trap_0xd9>:
4000ad90:	91 d0 20 00 	ta  0
4000ad94:	01 00 00 00 	nop 
4000ad98:	01 00 00 00 	nop 
4000ad9c:	01 00 00 00 	nop 

4000ada0 <SW_trap_0xda>:
4000ada0:	91 d0 20 00 	ta  0
4000ada4:	01 00 00 00 	nop 
4000ada8:	01 00 00 00 	nop 
4000adac:	01 00 00 00 	nop 

4000adb0 <SW_trap_0xdb>:
4000adb0:	91 d0 20 00 	ta  0
4000adb4:	01 00 00 00 	nop 
4000adb8:	01 00 00 00 	nop 
4000adbc:	01 00 00 00 	nop 

4000adc0 <SW_trap_0xdc>:
4000adc0:	91 d0 20 00 	ta  0
4000adc4:	01 00 00 00 	nop 
4000adc8:	01 00 00 00 	nop 
4000adcc:	01 00 00 00 	nop 

4000add0 <SW_trap_0xdd>:
4000add0:	91 d0 20 00 	ta  0
4000add4:	01 00 00 00 	nop 
4000add8:	01 00 00 00 	nop 
4000addc:	01 00 00 00 	nop 

4000ade0 <SW_trap_0xde>:
4000ade0:	91 d0 20 00 	ta  0
4000ade4:	01 00 00 00 	nop 
4000ade8:	01 00 00 00 	nop 
4000adec:	01 00 00 00 	nop 

4000adf0 <SW_trap_0xdf>:
4000adf0:	91 d0 20 00 	ta  0
4000adf4:	01 00 00 00 	nop 
4000adf8:	01 00 00 00 	nop 
4000adfc:	01 00 00 00 	nop 

4000ae00 <SW_trap_0xe0>:
4000ae00:	91 d0 20 00 	ta  0
4000ae04:	01 00 00 00 	nop 
4000ae08:	01 00 00 00 	nop 
4000ae0c:	01 00 00 00 	nop 

4000ae10 <SW_trap_0xe1>:
4000ae10:	91 d0 20 00 	ta  0
4000ae14:	01 00 00 00 	nop 
4000ae18:	01 00 00 00 	nop 
4000ae1c:	01 00 00 00 	nop 

4000ae20 <SW_trap_0xe2>:
4000ae20:	91 d0 20 00 	ta  0
4000ae24:	01 00 00 00 	nop 
4000ae28:	01 00 00 00 	nop 
4000ae2c:	01 00 00 00 	nop 

4000ae30 <SW_trap_0xe3>:
4000ae30:	91 d0 20 00 	ta  0
4000ae34:	01 00 00 00 	nop 
4000ae38:	01 00 00 00 	nop 
4000ae3c:	01 00 00 00 	nop 

4000ae40 <SW_trap_0xe4>:
4000ae40:	91 d0 20 00 	ta  0
4000ae44:	01 00 00 00 	nop 
4000ae48:	01 00 00 00 	nop 
4000ae4c:	01 00 00 00 	nop 

4000ae50 <SW_trap_0xe5>:
4000ae50:	91 d0 20 00 	ta  0
4000ae54:	01 00 00 00 	nop 
4000ae58:	01 00 00 00 	nop 
4000ae5c:	01 00 00 00 	nop 

4000ae60 <SW_trap_0xe6>:
4000ae60:	91 d0 20 00 	ta  0
4000ae64:	01 00 00 00 	nop 
4000ae68:	01 00 00 00 	nop 
4000ae6c:	01 00 00 00 	nop 

4000ae70 <SW_trap_0xe7>:
4000ae70:	91 d0 20 00 	ta  0
4000ae74:	01 00 00 00 	nop 
4000ae78:	01 00 00 00 	nop 
4000ae7c:	01 00 00 00 	nop 

4000ae80 <SW_trap_0xe8>:
4000ae80:	91 d0 20 00 	ta  0
4000ae84:	01 00 00 00 	nop 
4000ae88:	01 00 00 00 	nop 
4000ae8c:	01 00 00 00 	nop 

4000ae90 <SW_trap_0xe9>:
4000ae90:	91 d0 20 00 	ta  0
4000ae94:	01 00 00 00 	nop 
4000ae98:	01 00 00 00 	nop 
4000ae9c:	01 00 00 00 	nop 

4000aea0 <SW_trap_0xea>:
4000aea0:	91 d0 20 00 	ta  0
4000aea4:	01 00 00 00 	nop 
4000aea8:	01 00 00 00 	nop 
4000aeac:	01 00 00 00 	nop 

4000aeb0 <SW_trap_0xeb>:
4000aeb0:	91 d0 20 00 	ta  0
4000aeb4:	01 00 00 00 	nop 
4000aeb8:	01 00 00 00 	nop 
4000aebc:	01 00 00 00 	nop 

4000aec0 <SW_trap_0xec>:
4000aec0:	91 d0 20 00 	ta  0
4000aec4:	01 00 00 00 	nop 
4000aec8:	01 00 00 00 	nop 
4000aecc:	01 00 00 00 	nop 

4000aed0 <SW_trap_0xed>:
4000aed0:	91 d0 20 00 	ta  0
4000aed4:	01 00 00 00 	nop 
4000aed8:	01 00 00 00 	nop 
4000aedc:	01 00 00 00 	nop 

4000aee0 <SW_trap_0xee>:
4000aee0:	91 d0 20 00 	ta  0
4000aee4:	01 00 00 00 	nop 
4000aee8:	01 00 00 00 	nop 
4000aeec:	01 00 00 00 	nop 

4000aef0 <SW_trap_0xef>:
4000aef0:	91 d0 20 00 	ta  0
4000aef4:	01 00 00 00 	nop 
4000aef8:	01 00 00 00 	nop 
4000aefc:	01 00 00 00 	nop 

4000af00 <SW_trap_0xf0>:
4000af00:	91 d0 20 00 	ta  0
4000af04:	01 00 00 00 	nop 
4000af08:	01 00 00 00 	nop 
4000af0c:	01 00 00 00 	nop 

4000af10 <SW_trap_0xf1>:
4000af10:	91 d0 20 00 	ta  0
4000af14:	01 00 00 00 	nop 
4000af18:	01 00 00 00 	nop 
4000af1c:	01 00 00 00 	nop 

4000af20 <SW_trap_0xf2>:
4000af20:	91 d0 20 00 	ta  0
4000af24:	01 00 00 00 	nop 
4000af28:	01 00 00 00 	nop 
4000af2c:	01 00 00 00 	nop 

4000af30 <SW_trap_0xf3>:
4000af30:	91 d0 20 00 	ta  0
4000af34:	01 00 00 00 	nop 
4000af38:	01 00 00 00 	nop 
4000af3c:	01 00 00 00 	nop 

4000af40 <SW_trap_0xf4>:
4000af40:	91 d0 20 00 	ta  0
4000af44:	01 00 00 00 	nop 
4000af48:	01 00 00 00 	nop 
4000af4c:	01 00 00 00 	nop 

4000af50 <SW_trap_0xf5>:
4000af50:	91 d0 20 00 	ta  0
4000af54:	01 00 00 00 	nop 
4000af58:	01 00 00 00 	nop 
4000af5c:	01 00 00 00 	nop 

4000af60 <SW_trap_0xf6>:
4000af60:	91 d0 20 00 	ta  0
4000af64:	01 00 00 00 	nop 
4000af68:	01 00 00 00 	nop 
4000af6c:	01 00 00 00 	nop 

4000af70 <SW_trap_0xf7>:
4000af70:	91 d0 20 00 	ta  0
4000af74:	01 00 00 00 	nop 
4000af78:	01 00 00 00 	nop 
4000af7c:	01 00 00 00 	nop 

4000af80 <SW_trap_0xf8>:
4000af80:	91 d0 20 00 	ta  0
4000af84:	01 00 00 00 	nop 
4000af88:	01 00 00 00 	nop 
4000af8c:	01 00 00 00 	nop 

4000af90 <SW_trap_0xf9>:
4000af90:	91 d0 20 00 	ta  0
4000af94:	01 00 00 00 	nop 
4000af98:	01 00 00 00 	nop 
4000af9c:	01 00 00 00 	nop 

4000afa0 <SW_trap_0xfa>:
4000afa0:	91 d0 20 00 	ta  0
4000afa4:	01 00 00 00 	nop 
4000afa8:	01 00 00 00 	nop 
4000afac:	01 00 00 00 	nop 

4000afb0 <SW_trap_0xfb>:
4000afb0:	91 d0 20 00 	ta  0
4000afb4:	01 00 00 00 	nop 
4000afb8:	01 00 00 00 	nop 
4000afbc:	01 00 00 00 	nop 

4000afc0 <SW_trap_0xfc>:
4000afc0:	91 d0 20 00 	ta  0
4000afc4:	01 00 00 00 	nop 
4000afc8:	01 00 00 00 	nop 
4000afcc:	01 00 00 00 	nop 

4000afd0 <SW_trap_0xfd>:
4000afd0:	91 d0 20 00 	ta  0
4000afd4:	01 00 00 00 	nop 
4000afd8:	01 00 00 00 	nop 
4000afdc:	01 00 00 00 	nop 

4000afe0 <SW_trap_0xfe>:
4000afe0:	91 d0 20 00 	ta  0
4000afe4:	01 00 00 00 	nop 
4000afe8:	01 00 00 00 	nop 
4000afec:	01 00 00 00 	nop 
4000aff0:	01 00 00 00 	nop 
4000aff4:	01 00 00 00 	nop 
4000aff8:	01 00 00 00 	nop 
4000affc:	01 00 00 00 	nop 

4000b000 <__sparc_get_pc_thunk.l7>:
4000b000:	81 c3 e0 08 	retl 
4000b004:	ae 03 c0 17 	add  %o7, %l7, %l7
