-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed Jun 30 21:18:00 EDT 2021                        

Solution Settings: inPlaceNTT_DIT.v37
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT/core                     323  493890     493895            0  0        ? 
    Design Total:                            323  493890     493895            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                     Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    -------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_2R1W_RBW_DUAL_rwport(4,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(5,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(6,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(7,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(2,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                            0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                  10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,7,0,10)                                   10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,9,0,10)                                   10.000     0.000     10.000            9.000   1.035          6           1 
    mgc_add(11,0,8,0,11)                                   11.000     0.000     11.000           10.000   1.050          1           0 
    mgc_add(12,0,10,0,13)                                  12.000     0.000     12.000           11.000   1.065          0           2 
    mgc_add(12,0,9,0,12)                                   12.000     0.000     12.000           11.000   1.065          2           0 
    mgc_add(13,0,10,0,13)                                  13.000     0.000     13.000           12.000   1.080          4           0 
    mgc_add(20,0,1,1,21)                                   20.000     0.000     20.000           19.000   1.185          1           0 
    mgc_add(3,0,3,0,3)                                      3.000     0.000      3.000            2.000   0.930          1           1 
    mgc_add(32,0,10,0,32)                                  32.000     0.000     32.000           31.000   1.365          1           0 
    mgc_add(4,0,2,1,4)                                      4.000     0.000      4.000            3.000   0.945          1           1 
    mgc_add(64,0,1,0,64)                                   64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(64,0,1,1,65)                                   64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,2,1,64)                                   64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,64,0,64)                                  64.000     0.000     64.000           63.000   1.845         20           2 
    mgc_add(64,0,64,1,65)                                  64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(65,0,2,1,65)                                   65.000     0.000     65.000           64.000   1.860          1           0 
    mgc_add(65,0,8,0,65)                                   65.000     0.000     65.000           64.000   1.860          0           1 
    mgc_add(7,0,2,1,8)                                      7.000     0.000      7.000            6.000   0.990          1           0 
    mgc_add(8,0,2,1,8)                                      8.000     0.000      8.000            7.000   1.005          1           0 
    mgc_add(8,0,7,0,8)                                      8.000     0.000      8.000            7.000   1.005          1           1 
    mgc_add(9,0,2,1,9)                                      9.000     0.000      9.000            8.000   1.020          1           1 
    mgc_and(1,10)                                           2.000     0.000      2.000            0.000   1.500          0           3 
    mgc_and(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          92 
    mgc_and(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          41 
    mgc_and(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          13 
    mgc_and(1,5)                                            1.000     0.000      1.000            0.000   0.550          0          11 
    mgc_and(1,6)                                            1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_and(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           3 
    mgc_and(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_and(12,2)                                          12.000     0.000     12.000            0.000   0.550          0           1 
    mgc_and(7,2)                                            7.000     0.000      7.000            0.000   0.550          0           2 
    mgc_div(65,11,1)                                     1665.200     0.000   1665.200            0.000  89.429          1           1 
    mgc_mul(64,0,64,0,64)                                6080.000    10.000      0.000            0.000   6.680          1           1 
    mgc_mux(1,1,2)                                          1.000     0.000      1.000            0.000   0.080          0         336 
    mgc_mux(10,1,2)                                        10.000     0.000     10.000            0.000   0.080          0           1 
    mgc_mux(11,1,2)                                        11.000     0.000     11.000            0.000   0.080          0           1 
    mgc_mux(2,1,2)                                          2.000     0.000      2.000            0.000   0.080          0           1 
    mgc_mux(3,1,2)                                          3.000     0.000      3.000            0.000   0.080          0           1 
    mgc_mux(4,1,2)                                          4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(63,1,2)                                        63.000     0.000     63.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                        64.000     0.000     64.000            0.000   0.080         12           5 
    mgc_mux(65,1,2)                                        65.000     0.000     65.000            0.000   0.080          0           2 
    mgc_mux(7,1,2)                                          7.000     0.000      7.000            0.000   0.080          0           3 
    mgc_mux(9,1,2)                                          9.000     0.000      9.000            0.000   0.080          0           1 
    mgc_mux1hot(1,3)                                        1.446     0.000      1.446            0.000   0.550          0           7 
    mgc_mux1hot(1,4)                                        1.830     0.000      1.830            0.000   1.500          0           2 
    mgc_mux1hot(10,3)                                      14.463     0.000     14.463            0.000   0.550          0           1 
    mgc_mux1hot(10,7)                                      29.824     0.000     29.824            0.000   1.500          0           1 
    mgc_mux1hot(64,3)                                      92.565     0.000     92.565            0.000   0.550          1           1 
    mgc_mux1hot(64,4)                                     117.142     0.000    117.142            0.000   1.500          8           2 
    mgc_mux1hot(64,5)                                     141.720     0.000    141.720            0.000   1.500          0           2 
    mgc_mux1hot(64,8)                                     215.452     0.000    215.452            0.000   1.500          0           1 
    mgc_nand(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          27 
    mgc_nand(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          13 
    mgc_nand(1,4)                                           1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_nand(1,5)                                           1.000     0.000      1.000            0.000   0.550          0           5 
    mgc_nand(1,6)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_nand(64,2)                                         64.000     0.000     64.000            0.000   0.550          0           1 
    mgc_nor(1,10)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_nor(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          51 
    mgc_nor(1,3)                                            1.000     0.000      1.000            0.000   0.550          0          17 
    mgc_nor(1,4)                                            1.000     0.000      1.000            0.000   0.550          0          22 
    mgc_nor(1,5)                                            1.000     0.000      1.000            0.000   0.550          0          22 
    mgc_nor(1,6)                                            1.000     0.000      1.000            0.000   0.550          0          17 
    mgc_nor(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           7 
    mgc_nor(1,8)                                            2.000     0.000      2.000            0.000   1.500          0           6 
    mgc_nor(1,9)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_nor(2,2)                                            2.000     0.000      2.000            0.000   0.550          0           1 
    mgc_nor(53,2)                                          53.000     0.000     53.000            0.000   0.550          0           1 
    mgc_nor(56,2)                                          56.000     0.000     56.000            0.000   0.550          0           1 
    mgc_not(1)                                              0.000     0.000      0.000            0.000   0.000          0         568 
    mgc_not(11)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(7)                                              0.000     0.000      0.000            0.000   0.000          0           3 
    mgc_not(9)                                              0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_or(1,2)                                             1.000     0.000      1.000            0.000   0.550          0          59 
    mgc_or(1,3)                                             1.000     0.000      1.000            0.000   0.550          0          51 
    mgc_or(1,4)                                             1.000     0.000      1.000            0.000   0.550          0          26 
    mgc_or(1,5)                                             1.000     0.000      1.000            0.000   0.550          0          20 
    mgc_or(1,6)                                             1.000     0.000      1.000            0.000   0.550          0          11 
    mgc_or(1,7)                                             2.000     0.000      2.000            0.000   1.500          0          12 
    mgc_or(1,8)                                             2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_or(1,9)                                             2.000     0.000      2.000            0.000   1.500          0           4 
    mgc_or(2,2)                                             2.000     0.000      2.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                              0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(1,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           7 
    mgc_reg_pos(10,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(11,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(12,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(4,0,0,0,0,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(63,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(63,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           8 
    mgc_reg_pos(65,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(7,0,0,1,1,1,1)                              0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(64,64,1)                                     8104.865     0.000   8104.865            0.000 226.321          1           1 
    mgc_shift_l(1,0,4,10)                                   8.738     0.000      8.738            0.000   0.550          1           1 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                          0.000     0.000      0.000            0.000   0.000          6           6 
                                                                                                                                       
    TOTAL AREA (After Assignment):                      18846.617    10.000  12767.000          385.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   19387.5          38039.8          18856.6        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           19387.5 (100%)   38029.8 (100%)   18846.6 (100%) 
      MUX:               1797.7   (9%)    2711.0   (7%)    1792.8  (10%) 
      FUNC:             17589.8  (91%)   34730.8  (91%)   16257.8  (86%) 
      LOGIC:                0.0            588.0   (2%)     796.0   (4%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0             10.0   (0%)      10.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0             10.0 (100%)      10.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                                       Size(bits) Gated Register CG Opt Done Variables                                                               
    ---------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------------------------
    operator_<66,true>:div:cmp.a                           65                            operator_<66,true>:div:cmp.a                                            
    COMP_LOOP-1:acc#8.itm                                  64         Y           Y      COMP_LOOP-1:acc#8.itm                                                   
                                                                                         COMP_LOOP-2:acc#8.itm                                                   
                                                                                         COMP_LOOP-3:acc#8.itm                                                   
                                                                                         COMP_LOOP-4:acc#8.itm                                                   
                                                                                         COMP_LOOP-1:modExp#1:while:mul.itm                                      
                                                                                         COMP_LOOP-2:modExp#1:while:mul.mut                                      
                                                                                         COMP_LOOP-3:modExp#1:while:mul.mut                                      
                                                                                         COMP_LOOP-4:modExp#1:while:mul.mut                                      
                                                                                         modExp:while:mul.itm                                                    
    COMP_LOOP-1:mul.mut                                    64         Y           Y      COMP_LOOP-1:mul.mut                                                     
                                                                                         COMP_LOOP-2:mul.mut                                                     
                                                                                         COMP_LOOP-3:mul.mut                                                     
                                                                                         COMP_LOOP-4:mul.mut                                                     
                                                                                         modExp:base#1.sva                                                       
                                                                                         modExp:base#3.sva                                                       
                                                                                         modExp:base#4.sva                                                       
                                                                                         modExp:base#2.sva                                                       
                                                                                         COMP_LOOP:mux1h#1.itm                                                   
                                                                                         COMP_LOOP:mux1h#3.itm                                                   
                                                                                         COMP_LOOP:mux1h#5.itm                                                   
                                                                                         COMP_LOOP:mux1h#7.itm                                                   
                                                                                         modulo#3:mux#1.itm                                                      
                                                                                         modulo#3:mux#2.itm                                                      
                                                                                         modulo#3:mux#3.itm                                                      
    modExp:base.sva                                        64         Y           Y      modExp:base.sva                                                         
    modExp:result.sva                                      64         Y           Y      modExp:result.sva                                                       
    modulo:result:rem:cmp.a                                64                            modulo:result:rem:cmp.a                                                 
    modulo:result:rem:cmp.b                                64                            modulo:result:rem:cmp.b                                                 
    operator-<64,false>:acc.mut(63:0)                      64         Y           Y      operator-<64,false>:acc.mut                                             
                                                                                         COMP_LOOP-1:acc#5.mut                                                   
                                                                                         COMP_LOOP-2:acc#5.mut                                                   
                                                                                         COMP_LOOP-3:acc#5.mut                                                   
                                                                                         COMP_LOOP-4:acc#5.mut                                                   
                                                                                         COMP_LOOP-1:modExp#1:while:if:mul.mut                                   
                                                                                         COMP_LOOP-2:modExp#1:while:if:mul.itm                                   
                                                                                         COMP_LOOP-3:modExp#1:while:if:mul.itm                                   
                                                                                         COMP_LOOP-4:modExp#1:while:if:mul.itm                                   
                                                                                         modExp:while:if:mul.mut                                                 
                                                                                         modExp#1:result#1.sva                                                   
                                                                                         modExp#1:result.sva                                                     
                                                                                         modExp#1:result#2.sva                                                   
                                                                                         modExp#1:result#3.sva                                                   
                                                                                         modExp#1:result#2.sva.dfm                                               
                                                                                         modExp#1:result#3.sva.dfm                                               
                                                                                         modExp#1:result.sva.dfm                                                 
    p.sva                                                  64         Y           Y      p.sva                                                                   
    r.sva                                                  64         Y           Y      r.sva                                                                   
    tmp#2.lpi#4.dfm                                        64         Y           Y      tmp#2.lpi#4.dfm                                                         
                                                                                         tmp#4.lpi#4.dfm                                                         
                                                                                         tmp#6.lpi#4.dfm                                                         
                                                                                         tmp.lpi#4.dfm                                                           
    modExp:exp.sva.rsp.1                                   63         Y           Y      modExp:exp.sva.rsp.1                                                    
    operator>><64,false>:slc(modExp:exp)(63-1).itm         63         Y           Y      operator>><64,false>:slc(modExp:exp)(63-1).itm                          
    COMP_LOOP:acc#1.cse#2.sva                              12         Y           Y      COMP_LOOP:acc#1.cse#2.sva                                               
    COMP_LOOP:acc#1.cse.sva                                12         Y           Y      COMP_LOOP:acc#1.cse.sva                                                 
    COMP_LOOP:acc#10.cse(12:1)#1.sva                       12         Y           Y      COMP_LOOP:acc#10.cse(12:1)#1.sva                                        
                                                                                         COMP_LOOP:acc#10.cse(12:1)#2.sva                                        
                                                                                         COMP_LOOP:acc#10.cse(12:1)#3.sva                                        
                                                                                         COMP_LOOP:acc#10.cse(12:1).sva                                          
    VEC_LOOP:j.sva(11:0)                                   12         Y           Y      VEC_LOOP:j.sva(11:0)                                                    
    COMP_LOOP:acc#11.psp.sva                               11         Y           Y      COMP_LOOP:acc#11.psp.sva                                                
    COMP_LOOP:acc.psp.sva                                  10         Y           Y      COMP_LOOP:acc.psp.sva                                                   
    STAGE_LOOP:lshift.psp.sva                              10         Y           Y      STAGE_LOOP:lshift.psp.sva                                               
    operator_<66,true>:div:cmp.b(9:0)                      10                            operator_<66,true>:div:cmp.b(9:0)                                       
    COMP_LOOP:k(9:2).sva(6:0)                               7         Y           Y      COMP_LOOP:k(9:2).sva(6:0)                                               
    STAGE_LOOP:i(3:0).sva                                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                                   
    COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm                   1         Y           Y      COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                         COMP_LOOP-3:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                         operator><64,false>#1:slc(COMP_LOOP-2:operator><64,false>#1:acc)(8).itm 
                                                                                         operator><64,false>#1:slc(COMP_LOOP-3:operator><64,false>#1:acc)(8).itm 
                                                                                         operator><64,false>#1:slc(COMP_LOOP-4:operator><64,false>#1:acc)(8).itm 
    exit:COMP_LOOP-1:modExp#1:while.sva                     1         Y           Y      exit:COMP_LOOP-1:modExp#1:while.sva                                     
                                                                                         exit:modExp:while.sva                                                   
                                                                                         exit:COMP_LOOP.sva                                                      
    modExp:exp#1(0)#1.sva                                   1                            modExp:exp#1(0)#1.sva                                                   
                                                                                         modExp:exp#1(0)#2.sva                                                   
                                                                                         modExp:exp#1(0)#3.sva                                                   
                                                                                         modExp:exp#1(0).sva                                                     
                                                                                         COMP_LOOP:slc(COMP_LOOP:acc#12)(7).itm                                  
                                                                                         operator><64,false>#1:slc(operator><64,false>#1:acc)(7).itm             
    modExp:exp#1(0)#1.sva#1                                 1                            modExp:exp#1(0)#1.sva#1                                                 
                                                                                         modExp:exp#1(1)#2.sva                                                   
                                                                                         modExp:exp#1(1)#3.sva                                                   
                                                                                         modExp:exp#1(1).sva                                                     
    modExp:exp#1(1)#1.sva                                   1                            modExp:exp#1(1)#1.sva                                                   
                                                                                         modExp:exp#1(2)#2.sva                                                   
                                                                                         modExp:exp#1(2)#3.sva                                                   
                                                                                         modExp:exp#1(2).sva                                                     
                                                                                         modExp:exp#1(8)#1.sva                                                   
    modExp:exp#1(2)#1.sva                                   1         Y           Y      modExp:exp#1(2)#1.sva                                                   
                                                                                         modExp:exp#1(3)#2.sva                                                   
                                                                                         modExp:exp#1(3)#3.sva                                                   
                                                                                         modExp:exp#1(3).sva                                                     
    modExp:exp#1(3)#1.sva                                   1         Y           Y      modExp:exp#1(3)#1.sva                                                   
                                                                                         modExp:exp#1(4)#2.sva                                                   
                                                                                         modExp:exp#1(4)#3.sva                                                   
                                                                                         modExp:exp#1(4).sva                                                     
    modExp:exp#1(4)#1.sva                                   1         Y           Y      modExp:exp#1(4)#1.sva                                                   
                                                                                         modExp:exp#1(5)#2.sva                                                   
                                                                                         modExp:exp#1(5)#3.sva                                                   
                                                                                         modExp:exp#1(5).sva                                                     
    modExp:exp#1(5)#1.sva                                   1         Y           Y      modExp:exp#1(5)#1.sva                                                   
                                                                                         modExp:exp#1(6)#2.sva                                                   
                                                                                         modExp:exp#1(6)#3.sva                                                   
                                                                                         modExp:exp#1(6).sva                                                     
    modExp:exp#1(6)#1.sva                                   1         Y           Y      modExp:exp#1(6)#1.sva                                                   
                                                                                         modExp:exp#1(7)#2.sva                                                   
                                                                                         modExp:exp#1(7)#3.sva                                                   
                                                                                         modExp:exp#1(7).sva                                                     
    modExp:exp#1(7)#1.sva                                   1                            modExp:exp#1(7)#1.sva                                                   
                                                                                         modExp:exp#1(8)#2.sva                                                   
                                                                                         modExp:exp#1(8)#3.sva                                                   
                                                                                         modExp:exp#1(8).sva                                                     
    operator%<64,false>:slc(modExp:exp)(0)#1.itm            1         Y           Y      operator%<64,false>:slc(modExp:exp)(0)#1.itm                            
    operator-<64,false>:acc.mut(64)                         1         Y           Y      operator-<64,false>:acc.mut                                             
                                                                                         COMP_LOOP-1:acc#5.mut                                                   
                                                                                         COMP_LOOP-2:acc#5.mut                                                   
                                                                                         COMP_LOOP-3:acc#5.mut                                                   
                                                                                         COMP_LOOP-4:acc#5.mut                                                   
                                                                                         COMP_LOOP-1:modExp#1:while:if:mul.mut                                   
                                                                                         COMP_LOOP-2:modExp#1:while:if:mul.itm                                   
                                                                                         COMP_LOOP-3:modExp#1:while:if:mul.itm                                   
                                                                                         COMP_LOOP-4:modExp#1:while:if:mul.itm                                   
                                                                                         modExp:while:if:mul.mut                                                 
                                                                                         modExp#1:result#1.sva                                                   
                                                                                         modExp#1:result.sva                                                     
                                                                                         modExp#1:result#2.sva                                                   
                                                                                         modExp#1:result#3.sva                                                   
                                                                                         modExp#1:result#2.sva.dfm                                               
                                                                                         modExp#1:result#3.sva.dfm                                               
                                                                                         modExp#1:result.sva.dfm                                                 
    reg(vec:rsc.triosy(0)(3):obj.ld).cse                    1                            reg(vec:rsc.triosy(0)(3):obj.ld).cse                                    
                                                                                                                                                                 
    Total:                                                945            737         737 (Total Gating Ratio: 0.78, CG Opt Gating Ratio: 0.78)                   
    
  Timing Report
    Critical Path
      Max Delay:  11.180204999999999
      Slack:      0.5797950000000007
      
      Path                                                                                 Startpoint                                            Endpoint                                               Delay   Slack   
      ------------------------------------------------------------------------------------ ----------------------------------------------------- ------------------------------------------------------ ------- -------
      1                                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)   11.1802 0.5798  
                                                                                                                                                                                                                        
        Instance                                                                           Component                                                                                                    Delta   Delay   
        --------                                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#173                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#173.itm                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/and#432                                                        mgc_and_1_3                                                                                                  0.5500  0.5500  
        inPlaceNTT_DIT:core/and#432.itm                                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#491                                                        mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#491.itm                                                                                                                                                                 0.0000  0.6300  
        inPlaceNTT_DIT:core/mux#492                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7100  
        inPlaceNTT_DIT:core/mux#492.itm                                                                                                                                                                 0.0000  0.7100  
        inPlaceNTT_DIT:core/mux#493                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7900  
        inPlaceNTT_DIT:core/mux#493.itm                                                                                                                                                                 0.0000  0.7900  
        inPlaceNTT_DIT:core/and#431                                                        mgc_and_1_2                                                                                                  0.5500  1.3400  
        inPlaceNTT_DIT:core/and#431.itm                                                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIT:core/mux#494                                                        mgc_mux_1_1_2                                                                                                0.0800  1.4200  
        inPlaceNTT_DIT:core/not.tmp#311                                                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2                                           mgc_mux1hot_64_4                                                                                             1.5000  2.9200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2.itm                                                                                                                                                    0.0000  2.9200  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg                           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.6002  
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                       0.0000  9.6002  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                                          mgc_mux1hot_64_5                                                                                             1.5000  11.1002 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                                   0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2                                                                                                                                                  0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2.itm                                                                                                                                              0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                    mgc_mux_65_1_2                                                                                               0.0800  11.1802 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                             0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(64)                                                                                                                    0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(64).itm                                                                                                                0.0000  11.1802 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                               mgc_reg_pos_1_0_0_0_0_1_1                                                                                    0.0000  11.1802 
                                                                                                                                                                                                                        
      2                                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1 11.1802 0.5798  
                                                                                                                                                                                                                        
        Instance                                                                           Component                                                                                                    Delta   Delay   
        --------                                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#173                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#173.itm                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/and#432                                                        mgc_and_1_3                                                                                                  0.5500  0.5500  
        inPlaceNTT_DIT:core/and#432.itm                                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#491                                                        mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#491.itm                                                                                                                                                                 0.0000  0.6300  
        inPlaceNTT_DIT:core/mux#492                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7100  
        inPlaceNTT_DIT:core/mux#492.itm                                                                                                                                                                 0.0000  0.7100  
        inPlaceNTT_DIT:core/mux#493                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7900  
        inPlaceNTT_DIT:core/mux#493.itm                                                                                                                                                                 0.0000  0.7900  
        inPlaceNTT_DIT:core/and#431                                                        mgc_and_1_2                                                                                                  0.5500  1.3400  
        inPlaceNTT_DIT:core/and#431.itm                                                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIT:core/mux#494                                                        mgc_mux_1_1_2                                                                                                0.0800  1.4200  
        inPlaceNTT_DIT:core/not.tmp#311                                                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2                                           mgc_mux1hot_64_4                                                                                             1.5000  2.9200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2.itm                                                                                                                                                    0.0000  2.9200  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg                           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.6002  
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                       0.0000  9.6002  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                                          mgc_mux1hot_64_5                                                                                             1.5000  11.1002 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                                   0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2                                                                                                                                                  0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2.itm                                                                                                                                              0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                    mgc_mux_65_1_2                                                                                               0.0800  11.1802 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                             0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                  0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                              0.0000  11.1802 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                             mgc_reg_pos_64_0_0_0_0_1_1                                                                                   0.0000  11.1802 
                                                                                                                                                                                                                        
      3                                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1 11.1802 0.5798  
                                                                                                                                                                                                                        
        Instance                                                                           Component                                                                                                    Delta   Delay   
        --------                                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#284                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#284.itm                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/and#432                                                        mgc_and_1_3                                                                                                  0.5500  0.5500  
        inPlaceNTT_DIT:core/and#432.itm                                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#491                                                        mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#491.itm                                                                                                                                                                 0.0000  0.6300  
        inPlaceNTT_DIT:core/mux#492                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7100  
        inPlaceNTT_DIT:core/mux#492.itm                                                                                                                                                                 0.0000  0.7100  
        inPlaceNTT_DIT:core/mux#493                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7900  
        inPlaceNTT_DIT:core/mux#493.itm                                                                                                                                                                 0.0000  0.7900  
        inPlaceNTT_DIT:core/and#431                                                        mgc_and_1_2                                                                                                  0.5500  1.3400  
        inPlaceNTT_DIT:core/and#431.itm                                                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIT:core/mux#494                                                        mgc_mux_1_1_2                                                                                                0.0800  1.4200  
        inPlaceNTT_DIT:core/not.tmp#311                                                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2                                           mgc_mux1hot_64_4                                                                                             1.5000  2.9200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2.itm                                                                                                                                                    0.0000  2.9200  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg                           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.6002  
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                       0.0000  9.6002  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                                          mgc_mux1hot_64_5                                                                                             1.5000  11.1002 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                                   0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2                                                                                                                                                  0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2.itm                                                                                                                                              0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                    mgc_mux_65_1_2                                                                                               0.0800  11.1802 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                             0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                  0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                              0.0000  11.1802 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                             mgc_reg_pos_64_0_0_0_0_1_1                                                                                   0.0000  11.1802 
                                                                                                                                                                                                                        
      4                                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1 11.1802 0.5798  
                                                                                                                                                                                                                        
        Instance                                                                           Component                                                                                                    Delta   Delay   
        --------                                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#266                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#266.itm                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/and#432                                                        mgc_and_1_3                                                                                                  0.5500  0.5500  
        inPlaceNTT_DIT:core/and#432.itm                                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#491                                                        mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#491.itm                                                                                                                                                                 0.0000  0.6300  
        inPlaceNTT_DIT:core/mux#492                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7100  
        inPlaceNTT_DIT:core/mux#492.itm                                                                                                                                                                 0.0000  0.7100  
        inPlaceNTT_DIT:core/mux#493                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7900  
        inPlaceNTT_DIT:core/mux#493.itm                                                                                                                                                                 0.0000  0.7900  
        inPlaceNTT_DIT:core/and#431                                                        mgc_and_1_2                                                                                                  0.5500  1.3400  
        inPlaceNTT_DIT:core/and#431.itm                                                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIT:core/mux#494                                                        mgc_mux_1_1_2                                                                                                0.0800  1.4200  
        inPlaceNTT_DIT:core/not.tmp#311                                                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2                                           mgc_mux1hot_64_4                                                                                             1.5000  2.9200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2.itm                                                                                                                                                    0.0000  2.9200  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg                           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.6002  
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                       0.0000  9.6002  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                                          mgc_mux1hot_64_5                                                                                             1.5000  11.1002 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                                   0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2                                                                                                                                                  0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2.itm                                                                                                                                              0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                    mgc_mux_65_1_2                                                                                               0.0800  11.1802 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                             0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                  0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                              0.0000  11.1802 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                             mgc_reg_pos_64_0_0_0_0_1_1                                                                                   0.0000  11.1802 
                                                                                                                                                                                                                        
      5                                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1 11.1802 0.5798  
                                                                                                                                                                                                                        
        Instance                                                                           Component                                                                                                    Delta   Delay   
        --------                                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#172                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#172.itm                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nor#340                                                        mgc_nor_1_3                                                                                                  0.5500  0.5500  
        inPlaceNTT_DIT:core/nor#340.itm                                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#491                                                        mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#491.itm                                                                                                                                                                 0.0000  0.6300  
        inPlaceNTT_DIT:core/mux#492                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7100  
        inPlaceNTT_DIT:core/mux#492.itm                                                                                                                                                                 0.0000  0.7100  
        inPlaceNTT_DIT:core/mux#493                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7900  
        inPlaceNTT_DIT:core/mux#493.itm                                                                                                                                                                 0.0000  0.7900  
        inPlaceNTT_DIT:core/and#431                                                        mgc_and_1_2                                                                                                  0.5500  1.3400  
        inPlaceNTT_DIT:core/and#431.itm                                                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIT:core/mux#494                                                        mgc_mux_1_1_2                                                                                                0.0800  1.4200  
        inPlaceNTT_DIT:core/not.tmp#311                                                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2                                           mgc_mux1hot_64_4                                                                                             1.5000  2.9200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2.itm                                                                                                                                                    0.0000  2.9200  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg                           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.6002  
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                       0.0000  9.6002  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                                          mgc_mux1hot_64_5                                                                                             1.5000  11.1002 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                                   0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2                                                                                                                                                  0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2.itm                                                                                                                                              0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                    mgc_mux_65_1_2                                                                                               0.0800  11.1802 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                             0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                  0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                              0.0000  11.1802 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                             mgc_reg_pos_64_0_0_0_0_1_1                                                                                   0.0000  11.1802 
                                                                                                                                                                                                                        
      6                                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1 11.1802 0.5798  
                                                                                                                                                                                                                        
        Instance                                                                           Component                                                                                                    Delta   Delay   
        --------                                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#265                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#265.itm                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nor#340                                                        mgc_nor_1_3                                                                                                  0.5500  0.5500  
        inPlaceNTT_DIT:core/nor#340.itm                                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#491                                                        mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#491.itm                                                                                                                                                                 0.0000  0.6300  
        inPlaceNTT_DIT:core/mux#492                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7100  
        inPlaceNTT_DIT:core/mux#492.itm                                                                                                                                                                 0.0000  0.7100  
        inPlaceNTT_DIT:core/mux#493                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7900  
        inPlaceNTT_DIT:core/mux#493.itm                                                                                                                                                                 0.0000  0.7900  
        inPlaceNTT_DIT:core/and#431                                                        mgc_and_1_2                                                                                                  0.5500  1.3400  
        inPlaceNTT_DIT:core/and#431.itm                                                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIT:core/mux#494                                                        mgc_mux_1_1_2                                                                                                0.0800  1.4200  
        inPlaceNTT_DIT:core/not.tmp#311                                                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2                                           mgc_mux1hot_64_4                                                                                             1.5000  2.9200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2.itm                                                                                                                                                    0.0000  2.9200  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg                           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.6002  
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                       0.0000  9.6002  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                                          mgc_mux1hot_64_5                                                                                             1.5000  11.1002 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                                   0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2                                                                                                                                                  0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2.itm                                                                                                                                              0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                    mgc_mux_65_1_2                                                                                               0.0800  11.1802 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                             0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                  0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                              0.0000  11.1802 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                             mgc_reg_pos_64_0_0_0_0_1_1                                                                                   0.0000  11.1802 
                                                                                                                                                                                                                        
      7                                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1 11.1802 0.5798  
                                                                                                                                                                                                                        
        Instance                                                                           Component                                                                                                    Delta   Delay   
        --------                                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#283                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#283.itm                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nor#340                                                        mgc_nor_1_3                                                                                                  0.5500  0.5500  
        inPlaceNTT_DIT:core/nor#340.itm                                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#491                                                        mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#491.itm                                                                                                                                                                 0.0000  0.6300  
        inPlaceNTT_DIT:core/mux#492                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7100  
        inPlaceNTT_DIT:core/mux#492.itm                                                                                                                                                                 0.0000  0.7100  
        inPlaceNTT_DIT:core/mux#493                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7900  
        inPlaceNTT_DIT:core/mux#493.itm                                                                                                                                                                 0.0000  0.7900  
        inPlaceNTT_DIT:core/and#431                                                        mgc_and_1_2                                                                                                  0.5500  1.3400  
        inPlaceNTT_DIT:core/and#431.itm                                                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIT:core/mux#494                                                        mgc_mux_1_1_2                                                                                                0.0800  1.4200  
        inPlaceNTT_DIT:core/not.tmp#311                                                                                                                                                                 0.0000  1.4200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2                                           mgc_mux1hot_64_4                                                                                             1.5000  2.9200  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2.itm                                                                                                                                                    0.0000  2.9200  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg                           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.6002  
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                       0.0000  9.6002  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                                          mgc_mux1hot_64_5                                                                                             1.5000  11.1002 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                                   0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2                                                                                                                                                  0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2.itm                                                                                                                                              0.0000  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                    mgc_mux_65_1_2                                                                                               0.0800  11.1802 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                             0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                  0.0000  11.1802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                              0.0000  11.1802 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                             mgc_reg_pos_64_0_0_0_0_1_1                                                                                   0.0000  11.1802 
                                                                                                                                                                                                                        
      8                                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1 11.1002 0.6598  
                                                                                                                                                                                                                        
        Instance                                                                           Component                                                                                                    Delta   Delay   
        --------                                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(8)#335                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(8)#335.itm                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/not#1404                                                       mgc_not_1                                                                                                    0.0000  0.0000  
        inPlaceNTT_DIT:core/not#1404.itm                                                                                                                                                                0.0000  0.0000  
        inPlaceNTT_DIT:core/or#638                                                         mgc_or_1_5                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT:core/or#638.itm                                                                                                                                                                  0.0000  0.5500  
        inPlaceNTT_DIT:core/mux                                                            mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux.itm                                                                                                                                                                     0.0000  0.6300  
        inPlaceNTT_DIT:core/nor#346                                                        mgc_nor_1_2                                                                                                  0.5500  1.1800  
        inPlaceNTT_DIT:core/nor#346.itm                                                                                                                                                                 0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#487                                                        mgc_mux_1_1_2                                                                                                0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#487.itm                                                                                                                                                                 0.0000  1.2600  
        inPlaceNTT_DIT:core/mux#488                                                        mgc_mux_1_1_2                                                                                                0.0800  1.3400  
        inPlaceNTT_DIT:core/not.tmp#307                                                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2                                           mgc_mux1hot_64_4                                                                                             1.5000  2.8400  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2.itm                                                                                                                                                    0.0000  2.8400  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg                           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.5202  
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                       0.0000  9.5202  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                                          mgc_mux1hot_64_5                                                                                             1.5000  11.0202 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                                   0.0000  11.0202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2                                                                                                                                                  0.0000  11.0202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2.itm                                                                                                                                              0.0000  11.0202 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                    mgc_mux_65_1_2                                                                                               0.0800  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                             0.0000  11.1002 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                  0.0000  11.1002 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                              0.0000  11.1002 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                             mgc_reg_pos_64_0_0_0_0_1_1                                                                                   0.0000  11.1002 
                                                                                                                                                                                                                        
      9                                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1 11.1002 0.6598  
                                                                                                                                                                                                                        
        Instance                                                                           Component                                                                                                    Delta   Delay   
        --------                                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(6)#244                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(6)#244.itm                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/not#1296                                                       mgc_not_1                                                                                                    0.0000  0.0000  
        inPlaceNTT_DIT:core/not#1296.itm                                                                                                                                                                0.0000  0.0000  
        inPlaceNTT_DIT:core/or#646                                                         mgc_or_1_4                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT:core/or#646.itm                                                                                                                                                                  0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#489                                                        mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#489.itm                                                                                                                                                                 0.0000  0.6300  
        inPlaceNTT_DIT:core/mux#490                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7100  
        inPlaceNTT_DIT:core/mux#490.itm                                                                                                                                                                 0.0000  0.7100  
        inPlaceNTT_DIT:core/nor#343                                                        mgc_nor_1_3                                                                                                  0.5500  1.2600  
        inPlaceNTT_DIT:core/nor#343.itm                                                                                                                                                                 0.0000  1.2600  
        inPlaceNTT_DIT:core/mux#494                                                        mgc_mux_1_1_2                                                                                                0.0800  1.3400  
        inPlaceNTT_DIT:core/not.tmp#311                                                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2                                           mgc_mux1hot_64_4                                                                                             1.5000  2.8400  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2.itm                                                                                                                                                    0.0000  2.8400  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg                           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.5202  
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                       0.0000  9.5202  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                                          mgc_mux1hot_64_5                                                                                             1.5000  11.0202 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                                   0.0000  11.0202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2                                                                                                                                                  0.0000  11.0202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2.itm                                                                                                                                              0.0000  11.0202 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                    mgc_mux_65_1_2                                                                                               0.0800  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                             0.0000  11.1002 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                  0.0000  11.1002 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                              0.0000  11.1002 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                             mgc_reg_pos_64_0_0_0_0_1_1                                                                                   0.0000  11.1002 
                                                                                                                                                                                                                        
      10                                                                                   inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1 11.1002 0.6598  
                                                                                                                                                                                                                        
        Instance                                                                           Component                                                                                                    Delta   Delay   
        --------                                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst                              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#261                                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#261.itm                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                                                           mgc_nand_1_2                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/not.tmp#308                                                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/nor#341                                                        mgc_nor_1_2                                                                                                  0.5500  0.5500  
        inPlaceNTT_DIT:core/nor#341.itm                                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#492                                                        mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#492.itm                                                                                                                                                                 0.0000  0.6300  
        inPlaceNTT_DIT:core/mux#493                                                        mgc_mux_1_1_2                                                                                                0.0800  0.7100  
        inPlaceNTT_DIT:core/mux#493.itm                                                                                                                                                                 0.0000  0.7100  
        inPlaceNTT_DIT:core/and#431                                                        mgc_and_1_2                                                                                                  0.5500  1.2600  
        inPlaceNTT_DIT:core/and#431.itm                                                                                                                                                                 0.0000  1.2600  
        inPlaceNTT_DIT:core/mux#494                                                        mgc_mux_1_1_2                                                                                                0.0800  1.3400  
        inPlaceNTT_DIT:core/not.tmp#311                                                                                                                                                                 0.0000  1.3400  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2                                           mgc_mux1hot_64_4                                                                                             1.5000  2.8400  
        inPlaceNTT_DIT:core/modExp:while:mux1h#2.itm                                                                                                                                                    0.0000  2.8400  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg                           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.5202  
        inPlaceNTT_DIT:core/z.out                                                                                                                                                                       0.0000  9.5202  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                                          mgc_mux1hot_64_5                                                                                             1.5000  11.0202 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                                   0.0000  11.0202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2                                                                                                                                                  0.0000  11.0202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc#2.itm                                                                                                                                              0.0000  11.0202 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux                    mgc_mux_65_1_2                                                                                               0.0800  11.1002 
        inPlaceNTT_DIT:core/operator-<64,false>:operator-<64,false>:mux.rgt                                                                                                                             0.0000  11.1002 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0)                                                                                                                  0.0000  11.1002 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm                                                                                                              0.0000  11.1002 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1                             mgc_reg_pos_64_0_0_0_0_1_1                                                                                   0.0000  11.1002 
                                                                                                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 11.76
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                            Port                                                             Slack (Delay) Messages 
      ------------------------------------------------------------------- -------------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT:core/reg(p)                                          p:rsci.idat                                                    11.7600  0.0000          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:i(3:0))                          STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                               9.4800  2.2800          
      inPlaceNTT_DIT:core/reg(r)                                          r:rsci.idat                                                    11.7600  0.0000          
      inPlaceNTT_DIT:core/reg(vec:rsc.triosy(0)(3):obj.ld)                and#90.itm                                                      9.0150  2.7450          
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)                    modulo:result:mux1h#2.itm                                       0.6598 11.1002          
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)                    p.sva                                                           6.0900  5.6700          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)               operator-<64,false>:mux.itm                                     4.1591  7.6009          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b(9:0))          STAGE_LOOP:mux.itm                                             10.0300  1.7300          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:lshift.psp)                      STAGE_LOOP:lshift.psp.sva:mx0w0                                10.8100  0.9500          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)                slc(operator-<64,false>:operator-<64,false>:mux.rgt)(64).itm    0.5798 11.1802          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1              slc(operator-<64,false>:operator-<64,false>:mux.rgt)(63-0).itm  0.5798 11.1802          
      inPlaceNTT_DIT:core/reg(VEC_LOOP:j.sva(11:0))                       VEC_LOOP:j:VEC_LOOP:j:VEC_LOOP:j:and.itm                        6.2800  5.4800          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:k(9:2).sva(6:0))                  COMP_LOOP:k:COMP_LOOP:k:and.itm                                 7.1650  4.5950          
      inPlaceNTT_DIT:core/reg(modExp:result)                              modExp:result:mux1h#1.itm                                       6.1641  5.5959          
      inPlaceNTT_DIT:core/reg(modExp:base)                                r:r:mux.itm                                                     6.5541  5.2059          
      inPlaceNTT_DIT:core/reg(operator%<64,false>:slc(modExp:exp)(0)#1)   STAGE_LOOP:mux#2.itm                                            4.2511  7.5089          
      inPlaceNTT_DIT:core/reg(operator>><64,false>:slc(modExp:exp)(63-1)) operator>><64,false>:slc(modExp:exp)(63-1)#3                    4.2511  7.5089          
      inPlaceNTT_DIT:core/reg(exit:COMP_LOOP-1:modExp#1:while)            modExp:while:mux1h.itm                                          6.1300  5.6300          
      inPlaceNTT_DIT:core/reg(COMP_LOOP-1:acc#8)                          modExp:while:modExp:while:mux.itm                               2.0798  9.6802          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc.psp)                          COMP_LOOP:acc.psp.sva#1                                         8.9050  2.8550          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)                            COMP_LOOP:slc(z.out#4)(11-0).itm                                6.8300  4.9300          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#11.psp)                       COMP_LOOP:slc(z.out#1)(10-0).itm                                1.9211  9.8389          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)#1                          COMP_LOOP:slc(z.out#5)(11-0).itm                                8.4950  3.2650          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(0)#1)                          operator><64,false>#1:or.itm                                    8.0050  3.7550          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(0)#1)#1                        COMP_LOOP:or#4.itm                                              9.2400  2.5200          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(7)#1)                          COMP_LOOP:and#5.itm                                             7.7400  4.0200          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(6)#1)                          COMP_LOOP:mux1h#18.itm                                          9.4000  2.3600          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(5)#1)                          COMP_LOOP:mux1h#21.itm                                          9.4000  2.3600          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(4)#1)                          COMP_LOOP:mux1h#24.itm                                          9.4000  2.3600          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(3)#1)                          COMP_LOOP:mux1h#27.itm                                          9.4000  2.3600          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(2)#1)                          COMP_LOOP:mux1h#30.itm                                          9.4000  2.3600          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(1)#1)                          COMP_LOOP:and#4.itm                                             7.7400  4.0200          
      inPlaceNTT_DIT:core/reg(tmp#2.lpi#4.dfm)                            COMP_LOOP:mux1h#33.itm                                          7.5800  4.1800          
      inPlaceNTT_DIT:core/reg(COMP_LOOP-1:mul.mut)                        COMP_LOOP:mux1h#37.itm                                          0.6598 11.1002          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#10.cse(12:1)#1)               COMP_LOOP:slc(z.out#4)(12-1).itm                                6.8300  4.9300          
      inPlaceNTT_DIT:core/reg(COMP_LOOP-2:slc(COMP_LOOP:acc)(9))          COMP_LOOP:COMP_LOOP:mux.itm                                     8.4150  3.3450          
      inPlaceNTT_DIT:core/reg(modExp:exp)                                 operator>><64,false>:slc(modExp:exp)(63-1)#3                    4.2511  7.5089          
      inPlaceNTT_DIT                                                      vec:rsc(0)(0).adra                                              4.8300  6.9300          
      inPlaceNTT_DIT                                                      vec:rsc(0)(0).da                                                6.1341  5.6259          
      inPlaceNTT_DIT                                                      vec:rsc(0)(0).wea                                               8.5800  3.1800          
      inPlaceNTT_DIT                                                      vec:rsc.triosy(0)(0).lz                                        11.4400  0.3200          
      inPlaceNTT_DIT                                                      vec:rsc(0)(1).adra                                              4.8300  6.9300          
      inPlaceNTT_DIT                                                      vec:rsc(0)(1).da                                                6.1341  5.6259          
      inPlaceNTT_DIT                                                      vec:rsc(0)(1).wea                                               8.5800  3.1800          
      inPlaceNTT_DIT                                                      vec:rsc.triosy(0)(1).lz                                        11.4400  0.3200          
      inPlaceNTT_DIT                                                      vec:rsc(0)(2).adra                                              4.8300  6.9300          
      inPlaceNTT_DIT                                                      vec:rsc(0)(2).da                                                6.1341  5.6259          
      inPlaceNTT_DIT                                                      vec:rsc(0)(2).wea                                               8.4200  3.3400          
      inPlaceNTT_DIT                                                      vec:rsc.triosy(0)(2).lz                                        11.4400  0.3200          
      inPlaceNTT_DIT                                                      vec:rsc(0)(3).adra                                              4.8300  6.9300          
      inPlaceNTT_DIT                                                      vec:rsc(0)(3).da                                                6.1341  5.6259          
      inPlaceNTT_DIT                                                      vec:rsc(0)(3).wea                                               8.5800  3.1800          
      inPlaceNTT_DIT                                                      vec:rsc.triosy(0)(3).lz                                        11.4400  0.3200          
      inPlaceNTT_DIT                                                      p:rsc.triosy.lz                                                11.4400  0.3200          
      inPlaceNTT_DIT                                                      r:rsc.triosy.lz                                                11.4400  0.3200          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   9     1 
    -                   8     1 
    -                  65     2 
    -                  64     3 
    -                   4     1 
    -                   3     1 
    -                  13     2 
    -                  10     3 
    and                         
    -                   7     2 
    -                  12     1 
    -                   1   167 
    div                         
    -                  65     1 
    lshift                      
    -                  10     1 
    mul                         
    -                  64     1 
    mux                         
    -                   9     1 
    -                   7     3 
    -                  65     2 
    -                  64     5 
    -                  63     1 
    -                   4     1 
    -                   3     1 
    -                   2     1 
    -                  11     1 
    -                  10     1 
    -                   1   336 
    mux1h                       
    -                  64     6 
    -                  10     2 
    -                   1     9 
    nand                        
    -                  64     1 
    -                   1    56 
    nor                         
    -                  56     1 
    -                  53     1 
    -                   2     1 
    -                   1   144 
    not                         
    -                   9     2 
    -                   7     3 
    -                  11     1 
    -                   1   568 
    or                          
    -                   2     1 
    -                   1   185 
    read_port                   
    -                  64     2 
    read_sync                   
    -                   0     6 
    reg                         
    -                   7     1 
    -                  65     1 
    -                  64    10 
    -                  63     2 
    -                   4     1 
    -                  12     4 
    -                  11     1 
    -                  10     3 
    -                   1    14 
    rem                         
    -                  64     1 
    
  End of Report
