;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* CAN */
CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_CanIP__PM_ACT_MSK EQU 0x01
CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_CanIP__PM_STBY_MSK EQU 0x01
CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID
CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_isr__INTC_MASK EQU 0x10000
CAN_isr__INTC_NUMBER EQU 16
CAN_isr__INTC_PRIOR_NUM EQU 7
CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
CAN_timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
CAN_timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
CAN_timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
CAN_timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
CAN_timer_clock__INDEX EQU 0x02
CAN_timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CAN_timer_clock__PM_ACT_MSK EQU 0x04
CAN_timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CAN_timer_clock__PM_STBY_MSK EQU 0x04
CAN_timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
CAN_timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
CAN_timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
CAN_timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
CAN_timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
CAN_timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
CAN_timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
CAN_timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
CAN_timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
CAN_timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
CAN_timer_TimerHW__PM_ACT_MSK EQU 0x01
CAN_timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
CAN_timer_TimerHW__PM_STBY_MSK EQU 0x01
CAN_timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
CAN_timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
CAN_timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT3_PC0
LCD_LCDPort__0__PORT EQU 3
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT3_PC1
LCD_LCDPort__1__PORT EQU 3
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT3_PC2
LCD_LCDPort__2__PORT EQU 3
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT3_PC3
LCD_LCDPort__3__PORT EQU 3
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT3_PC4
LCD_LCDPort__4__PORT EQU 3
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT3_PC5
LCD_LCDPort__5__PORT EQU 3
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT3_PC6
LCD_LCDPort__6__PORT EQU 3
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT3_AG
LCD_LCDPort__AMUX EQU CYREG_PRT3_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT3_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT3_BYP
LCD_LCDPort__CTL EQU CYREG_PRT3_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT3_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT3_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT3_DM2
LCD_LCDPort__DR EQU CYREG_PRT3_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 3
LCD_LCDPort__PRT EQU CYREG_PRT3_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT3_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT3_SLW

/* LED */
LED__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
LED__0__MASK EQU 0x08
LED__0__PC EQU CYREG_PRT4_PC3
LED__0__PORT EQU 4
LED__0__SHIFT EQU 3
LED__AG EQU CYREG_PRT4_AG
LED__AMUX EQU CYREG_PRT4_AMUX
LED__BIE EQU CYREG_PRT4_BIE
LED__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED__BYP EQU CYREG_PRT4_BYP
LED__CTL EQU CYREG_PRT4_CTL
LED__DM0 EQU CYREG_PRT4_DM0
LED__DM1 EQU CYREG_PRT4_DM1
LED__DM2 EQU CYREG_PRT4_DM2
LED__DR EQU CYREG_PRT4_DR
LED__INP_DIS EQU CYREG_PRT4_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT4_LCD_EN
LED__MASK EQU 0x08
LED__PORT EQU 4
LED__PRT EQU CYREG_PRT4_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED__PS EQU CYREG_PRT4_PS
LED__SHIFT EQU 3
LED__SLW EQU CYREG_PRT4_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Rx_1__0__MASK EQU 0x80
Rx_1__0__PC EQU CYREG_PRT1_PC7
Rx_1__0__PORT EQU 1
Rx_1__0__SHIFT EQU 7
Rx_1__AG EQU CYREG_PRT1_AG
Rx_1__AMUX EQU CYREG_PRT1_AMUX
Rx_1__BIE EQU CYREG_PRT1_BIE
Rx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_1__BYP EQU CYREG_PRT1_BYP
Rx_1__CTL EQU CYREG_PRT1_CTL
Rx_1__DM0 EQU CYREG_PRT1_DM0
Rx_1__DM1 EQU CYREG_PRT1_DM1
Rx_1__DM2 EQU CYREG_PRT1_DM2
Rx_1__DR EQU CYREG_PRT1_DR
Rx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_1__MASK EQU 0x80
Rx_1__PORT EQU 1
Rx_1__PRT EQU CYREG_PRT1_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_1__PS EQU CYREG_PRT1_PS
Rx_1__SHIFT EQU 7
Rx_1__SLW EQU CYREG_PRT1_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Tx_1__0__MASK EQU 0x40
Tx_1__0__PC EQU CYREG_PRT12_PC6
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 6
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x40
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 6
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* SwClk */
SwClk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SwClk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SwClk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SwClk__CFG2_SRC_SEL_MASK EQU 0x07
SwClk__INDEX EQU 0x03
SwClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SwClk__PM_ACT_MSK EQU 0x08
SwClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SwClk__PM_STBY_MSK EQU 0x08
SwClk_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
SwClk_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
SwClk_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
SwClk_1__CFG2_SRC_SEL_MASK EQU 0x07
SwClk_1__INDEX EQU 0x04
SwClk_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SwClk_1__PM_ACT_MSK EQU 0x10
SwClk_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SwClk_1__PM_STBY_MSK EQU 0x10

/* Button */
Button__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Button__0__MASK EQU 0x40
Button__0__PC EQU CYREG_PRT2_PC6
Button__0__PORT EQU 2
Button__0__SHIFT EQU 6
Button__AG EQU CYREG_PRT2_AG
Button__AMUX EQU CYREG_PRT2_AMUX
Button__BIE EQU CYREG_PRT2_BIE
Button__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Button__BYP EQU CYREG_PRT2_BYP
Button__CTL EQU CYREG_PRT2_CTL
Button__DM0 EQU CYREG_PRT2_DM0
Button__DM1 EQU CYREG_PRT2_DM1
Button__DM2 EQU CYREG_PRT2_DM2
Button__DR EQU CYREG_PRT2_DR
Button__INP_DIS EQU CYREG_PRT2_INP_DIS
Button__INTSTAT EQU CYREG_PICU2_INTSTAT
Button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Button__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Button__LCD_EN EQU CYREG_PRT2_LCD_EN
Button__MASK EQU 0x40
Button__PORT EQU 2
Button__PRT EQU CYREG_PRT2_PRT
Button__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Button__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Button__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Button__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Button__PS EQU CYREG_PRT2_PS
Button__SHIFT EQU 6
Button__SLW EQU CYREG_PRT2_SLW
Button__SNAP EQU CYREG_PICU2_SNAP

/* EEPROM */
EEPROM_ERROR_LED__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
EEPROM_ERROR_LED__0__MASK EQU 0x04
EEPROM_ERROR_LED__0__PC EQU CYREG_PRT6_PC2
EEPROM_ERROR_LED__0__PORT EQU 6
EEPROM_ERROR_LED__0__SHIFT EQU 2
EEPROM_ERROR_LED__AG EQU CYREG_PRT6_AG
EEPROM_ERROR_LED__AMUX EQU CYREG_PRT6_AMUX
EEPROM_ERROR_LED__BIE EQU CYREG_PRT6_BIE
EEPROM_ERROR_LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
EEPROM_ERROR_LED__BYP EQU CYREG_PRT6_BYP
EEPROM_ERROR_LED__CTL EQU CYREG_PRT6_CTL
EEPROM_ERROR_LED__DM0 EQU CYREG_PRT6_DM0
EEPROM_ERROR_LED__DM1 EQU CYREG_PRT6_DM1
EEPROM_ERROR_LED__DM2 EQU CYREG_PRT6_DM2
EEPROM_ERROR_LED__DR EQU CYREG_PRT6_DR
EEPROM_ERROR_LED__INP_DIS EQU CYREG_PRT6_INP_DIS
EEPROM_ERROR_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
EEPROM_ERROR_LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
EEPROM_ERROR_LED__LCD_EN EQU CYREG_PRT6_LCD_EN
EEPROM_ERROR_LED__MASK EQU 0x04
EEPROM_ERROR_LED__PORT EQU 6
EEPROM_ERROR_LED__PRT EQU CYREG_PRT6_PRT
EEPROM_ERROR_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
EEPROM_ERROR_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
EEPROM_ERROR_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
EEPROM_ERROR_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
EEPROM_ERROR_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
EEPROM_ERROR_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
EEPROM_ERROR_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
EEPROM_ERROR_LED__PS EQU CYREG_PRT6_PS
EEPROM_ERROR_LED__SHIFT EQU 2
EEPROM_ERROR_LED__SLW EQU CYREG_PRT6_SLW

/* ADC_SAR */
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
ADC_SAR_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB00_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
ADC_SAR_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
ADC_SAR_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB03_MSK
ADC_SAR_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_SAR_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB03_ST
ADC_SAR_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_FinalBuf__PRIORITY EQU 2
ADC_SAR_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SAR_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_IntClock__INDEX EQU 0x00
ADC_SAR_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_IntClock__PM_ACT_MSK EQU 0x01
ADC_SAR_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_IntClock__PM_STBY_MSK EQU 0x01
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_IRQ__INTC_MASK EQU 0x01
ADC_SAR_IRQ__INTC_NUMBER EQU 0
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_TempBuf__PRIORITY EQU 2
ADC_SAR_TempBuf__TERMIN_EN EQU 0
ADC_SAR_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_TempBuf__TERMOUT1_SEL EQU 0

/* Brake_1 */
Brake_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Brake_1__0__MASK EQU 0x04
Brake_1__0__PC EQU CYREG_PRT0_PC2
Brake_1__0__PORT EQU 0
Brake_1__0__SHIFT EQU 2
Brake_1__AG EQU CYREG_PRT0_AG
Brake_1__AMUX EQU CYREG_PRT0_AMUX
Brake_1__BIE EQU CYREG_PRT0_BIE
Brake_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Brake_1__BYP EQU CYREG_PRT0_BYP
Brake_1__CTL EQU CYREG_PRT0_CTL
Brake_1__DM0 EQU CYREG_PRT0_DM0
Brake_1__DM1 EQU CYREG_PRT0_DM1
Brake_1__DM2 EQU CYREG_PRT0_DM2
Brake_1__DR EQU CYREG_PRT0_DR
Brake_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Brake_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Brake_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Brake_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Brake_1__MASK EQU 0x04
Brake_1__PORT EQU 0
Brake_1__PRT EQU CYREG_PRT0_PRT
Brake_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Brake_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Brake_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Brake_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Brake_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Brake_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Brake_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Brake_1__PS EQU CYREG_PRT0_PS
Brake_1__SHIFT EQU 2
Brake_1__SLW EQU CYREG_PRT0_SLW

/* Brake_2 */
Brake_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Brake_2__0__MASK EQU 0x08
Brake_2__0__PC EQU CYREG_PRT0_PC3
Brake_2__0__PORT EQU 0
Brake_2__0__SHIFT EQU 3
Brake_2__AG EQU CYREG_PRT0_AG
Brake_2__AMUX EQU CYREG_PRT0_AMUX
Brake_2__BIE EQU CYREG_PRT0_BIE
Brake_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Brake_2__BYP EQU CYREG_PRT0_BYP
Brake_2__CTL EQU CYREG_PRT0_CTL
Brake_2__DM0 EQU CYREG_PRT0_DM0
Brake_2__DM1 EQU CYREG_PRT0_DM1
Brake_2__DM2 EQU CYREG_PRT0_DM2
Brake_2__DR EQU CYREG_PRT0_DR
Brake_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Brake_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Brake_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Brake_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Brake_2__MASK EQU 0x08
Brake_2__PORT EQU 0
Brake_2__PRT EQU CYREG_PRT0_PRT
Brake_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Brake_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Brake_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Brake_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Brake_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Brake_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Brake_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Brake_2__PS EQU CYREG_PRT0_PS
Brake_2__SHIFT EQU 3
Brake_2__SLW EQU CYREG_PRT0_SLW

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x02
USBUART_ep_1__INTC_NUMBER EQU 1
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x04
USBUART_ep_2__INTC_NUMBER EQU 2
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x08
USBUART_ep_3__INTC_NUMBER EQU 3
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* isr_CAN */
isr_CAN__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_CAN__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_CAN__INTC_MASK EQU 0x10
isr_CAN__INTC_NUMBER EQU 4
isr_CAN__INTC_PRIOR_NUM EQU 7
isr_CAN__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_CAN__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_CAN__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Steering */
Steering__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Steering__0__MASK EQU 0x02
Steering__0__PC EQU CYREG_PRT4_PC1
Steering__0__PORT EQU 4
Steering__0__SHIFT EQU 1
Steering__AG EQU CYREG_PRT4_AG
Steering__AMUX EQU CYREG_PRT4_AMUX
Steering__BIE EQU CYREG_PRT4_BIE
Steering__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Steering__BYP EQU CYREG_PRT4_BYP
Steering__CTL EQU CYREG_PRT4_CTL
Steering__DM0 EQU CYREG_PRT4_DM0
Steering__DM1 EQU CYREG_PRT4_DM1
Steering__DM2 EQU CYREG_PRT4_DM2
Steering__DR EQU CYREG_PRT4_DR
Steering__INP_DIS EQU CYREG_PRT4_INP_DIS
Steering__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Steering__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Steering__LCD_EN EQU CYREG_PRT4_LCD_EN
Steering__MASK EQU 0x02
Steering__PORT EQU 4
Steering__PRT EQU CYREG_PRT4_PRT
Steering__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Steering__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Steering__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Steering__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Steering__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Steering__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Steering__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Steering__PS EQU CYREG_PRT4_PS
Steering__SHIFT EQU 1
Steering__SLW EQU CYREG_PRT4_SLW

/* isr_start */
isr_start__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_start__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_start__INTC_MASK EQU 0x100
isr_start__INTC_NUMBER EQU 8
isr_start__INTC_PRIOR_NUM EQU 7
isr_start__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_start__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_start__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Throttle_1 */
Throttle_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Throttle_1__0__MASK EQU 0x01
Throttle_1__0__PC EQU CYREG_PRT0_PC0
Throttle_1__0__PORT EQU 0
Throttle_1__0__SHIFT EQU 0
Throttle_1__AG EQU CYREG_PRT0_AG
Throttle_1__AMUX EQU CYREG_PRT0_AMUX
Throttle_1__BIE EQU CYREG_PRT0_BIE
Throttle_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Throttle_1__BYP EQU CYREG_PRT0_BYP
Throttle_1__CTL EQU CYREG_PRT0_CTL
Throttle_1__DM0 EQU CYREG_PRT0_DM0
Throttle_1__DM1 EQU CYREG_PRT0_DM1
Throttle_1__DM2 EQU CYREG_PRT0_DM2
Throttle_1__DR EQU CYREG_PRT0_DR
Throttle_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Throttle_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Throttle_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Throttle_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Throttle_1__MASK EQU 0x01
Throttle_1__PORT EQU 0
Throttle_1__PRT EQU CYREG_PRT0_PRT
Throttle_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Throttle_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Throttle_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Throttle_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Throttle_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Throttle_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Throttle_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Throttle_1__PS EQU CYREG_PRT0_PS
Throttle_1__SHIFT EQU 0
Throttle_1__SLW EQU CYREG_PRT0_SLW

/* Throttle_2 */
Throttle_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Throttle_2__0__MASK EQU 0x02
Throttle_2__0__PC EQU CYREG_PRT0_PC1
Throttle_2__0__PORT EQU 0
Throttle_2__0__SHIFT EQU 1
Throttle_2__AG EQU CYREG_PRT0_AG
Throttle_2__AMUX EQU CYREG_PRT0_AMUX
Throttle_2__BIE EQU CYREG_PRT0_BIE
Throttle_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Throttle_2__BYP EQU CYREG_PRT0_BYP
Throttle_2__CTL EQU CYREG_PRT0_CTL
Throttle_2__DM0 EQU CYREG_PRT0_DM0
Throttle_2__DM1 EQU CYREG_PRT0_DM1
Throttle_2__DM2 EQU CYREG_PRT0_DM2
Throttle_2__DR EQU CYREG_PRT0_DR
Throttle_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Throttle_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Throttle_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Throttle_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Throttle_2__MASK EQU 0x02
Throttle_2__PORT EQU 0
Throttle_2__PRT EQU CYREG_PRT0_PRT
Throttle_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Throttle_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Throttle_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Throttle_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Throttle_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Throttle_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Throttle_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Throttle_2__PS EQU CYREG_PRT0_PS
Throttle_2__SHIFT EQU 1
Throttle_2__SLW EQU CYREG_PRT0_SLW

/* cali_timer */
cali_timer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
cali_timer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
cali_timer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
cali_timer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
cali_timer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
cali_timer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
cali_timer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
cali_timer_TimerHW__PER0 EQU CYREG_TMR1_PER0
cali_timer_TimerHW__PER1 EQU CYREG_TMR1_PER1
cali_timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
cali_timer_TimerHW__PM_ACT_MSK EQU 0x02
cali_timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
cali_timer_TimerHW__PM_STBY_MSK EQU 0x02
cali_timer_TimerHW__RT0 EQU CYREG_TMR1_RT0
cali_timer_TimerHW__RT1 EQU CYREG_TMR1_RT1
cali_timer_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* Start_Reset */
Start_Reset_Sync_ctrl_reg__0__MASK EQU 0x01
Start_Reset_Sync_ctrl_reg__0__POS EQU 0
Start_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Start_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Start_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Start_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Start_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Start_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Start_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Start_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Start_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Start_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Start_Reset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Start_Reset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Start_Reset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Start_Reset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Start_Reset_Sync_ctrl_reg__MASK EQU 0x01
Start_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Start_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Start_Reset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* isr_neutral */
isr_neutral__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_neutral__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_neutral__INTC_MASK EQU 0x80
isr_neutral__INTC_NUMBER EQU 7
isr_neutral__INTC_PRIOR_NUM EQU 7
isr_neutral__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_neutral__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_neutral__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

/* Start_button */
Start_button__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
Start_button__0__MASK EQU 0x80
Start_button__0__PC EQU CYREG_PRT4_PC7
Start_button__0__PORT EQU 4
Start_button__0__SHIFT EQU 7
Start_button__AG EQU CYREG_PRT4_AG
Start_button__AMUX EQU CYREG_PRT4_AMUX
Start_button__BIE EQU CYREG_PRT4_BIE
Start_button__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Start_button__BYP EQU CYREG_PRT4_BYP
Start_button__CTL EQU CYREG_PRT4_CTL
Start_button__DM0 EQU CYREG_PRT4_DM0
Start_button__DM1 EQU CYREG_PRT4_DM1
Start_button__DM2 EQU CYREG_PRT4_DM2
Start_button__DR EQU CYREG_PRT4_DR
Start_button__INP_DIS EQU CYREG_PRT4_INP_DIS
Start_button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Start_button__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Start_button__LCD_EN EQU CYREG_PRT4_LCD_EN
Start_button__MASK EQU 0x80
Start_button__PORT EQU 4
Start_button__PRT EQU CYREG_PRT4_PRT
Start_button__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Start_button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Start_button__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Start_button__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Start_button__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Start_button__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Start_button__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Start_button__PS EQU CYREG_PRT4_PS
Start_button__SHIFT EQU 7
Start_button__SLW EQU CYREG_PRT4_SLW

/* Neutral_Reset */
Neutral_Reset_Sync_ctrl_reg__0__MASK EQU 0x01
Neutral_Reset_Sync_ctrl_reg__0__POS EQU 0
Neutral_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Neutral_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Neutral_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Neutral_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Neutral_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Neutral_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Neutral_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Neutral_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Neutral_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Neutral_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Neutral_Reset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Neutral_Reset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Neutral_Reset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Neutral_Reset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Neutral_Reset_Sync_ctrl_reg__MASK EQU 0x01
Neutral_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Neutral_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Neutral_Reset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* isr_cali_done */
isr_cali_done__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_cali_done__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_cali_done__INTC_MASK EQU 0x20
isr_cali_done__INTC_NUMBER EQU 5
isr_cali_done__INTC_PRIOR_NUM EQU 7
isr_cali_done__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_cali_done__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_cali_done__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Neutral_button */
Neutral_button__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Neutral_button__0__MASK EQU 0x20
Neutral_button__0__PC EQU CYREG_PRT4_PC5
Neutral_button__0__PORT EQU 4
Neutral_button__0__SHIFT EQU 5
Neutral_button__AG EQU CYREG_PRT4_AG
Neutral_button__AMUX EQU CYREG_PRT4_AMUX
Neutral_button__BIE EQU CYREG_PRT4_BIE
Neutral_button__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Neutral_button__BYP EQU CYREG_PRT4_BYP
Neutral_button__CTL EQU CYREG_PRT4_CTL
Neutral_button__DM0 EQU CYREG_PRT4_DM0
Neutral_button__DM1 EQU CYREG_PRT4_DM1
Neutral_button__DM2 EQU CYREG_PRT4_DM2
Neutral_button__DR EQU CYREG_PRT4_DR
Neutral_button__INP_DIS EQU CYREG_PRT4_INP_DIS
Neutral_button__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Neutral_button__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Neutral_button__LCD_EN EQU CYREG_PRT4_LCD_EN
Neutral_button__MASK EQU 0x20
Neutral_button__PORT EQU 4
Neutral_button__PRT EQU CYREG_PRT4_PRT
Neutral_button__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Neutral_button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Neutral_button__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Neutral_button__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Neutral_button__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Neutral_button__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Neutral_button__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Neutral_button__PS EQU CYREG_PRT4_PS
Neutral_button__SHIFT EQU 5
Neutral_button__SLW EQU CYREG_PRT4_SLW

/* isr_calibration */
isr_calibration__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_calibration__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_calibration__INTC_MASK EQU 0x40
isr_calibration__INTC_NUMBER EQU 6
isr_calibration__INTC_PRIOR_NUM EQU 7
isr_calibration__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_calibration__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_calibration__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000181
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
