{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 18:19:33 2020 " "Info: Processing started: Mon May 11 18:19:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mult -c mult " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mult -c mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "mult EP2C5Q208C8 " "Info: Selected device EP2C5Q208C8 for design \"mult\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Info: Device EP2C8Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "Critical Warning: No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[7\] " "Info: Pin Q\[7\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { Q[7] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 208 1368 1544 224 "Q\[7..0\]" "" } { 264 904 936 280 "Q\[4\]" "" } { 296 904 936 312 "Q\[5\]" "" } { 328 896 936 344 "Q\[6\]" "" } { 360 896 936 376 "Q\[7\]" "" } { 40 1416 1464 56 "Q\[0\]" "" } { 56 1416 1464 72 "Q\[1\]" "" } { 72 1416 1464 88 "Q\[2\]" "" } { 88 1416 1464 104 "Q\[3\]" "" } { 200 1328 1370 216 "Q\[7..0\]" "" } { 296 1424 1472 312 "Q\[4\]" "" } { 312 1424 1472 328 "Q\[5\]" "" } { 328 1424 1472 344 "Q\[6\]" "" } { 344 1424 1472 360 "Q\[7\]" "" } { 512 488 528 528 "Q\[0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[6\] " "Info: Pin Q\[6\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { Q[6] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 208 1368 1544 224 "Q\[7..0\]" "" } { 264 904 936 280 "Q\[4\]" "" } { 296 904 936 312 "Q\[5\]" "" } { 328 896 936 344 "Q\[6\]" "" } { 360 896 936 376 "Q\[7\]" "" } { 40 1416 1464 56 "Q\[0\]" "" } { 56 1416 1464 72 "Q\[1\]" "" } { 72 1416 1464 88 "Q\[2\]" "" } { 88 1416 1464 104 "Q\[3\]" "" } { 200 1328 1370 216 "Q\[7..0\]" "" } { 296 1424 1472 312 "Q\[4\]" "" } { 312 1424 1472 328 "Q\[5\]" "" } { 328 1424 1472 344 "Q\[6\]" "" } { 344 1424 1472 360 "Q\[7\]" "" } { 512 488 528 528 "Q\[0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[5\] " "Info: Pin Q\[5\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { Q[5] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 208 1368 1544 224 "Q\[7..0\]" "" } { 264 904 936 280 "Q\[4\]" "" } { 296 904 936 312 "Q\[5\]" "" } { 328 896 936 344 "Q\[6\]" "" } { 360 896 936 376 "Q\[7\]" "" } { 40 1416 1464 56 "Q\[0\]" "" } { 56 1416 1464 72 "Q\[1\]" "" } { 72 1416 1464 88 "Q\[2\]" "" } { 88 1416 1464 104 "Q\[3\]" "" } { 200 1328 1370 216 "Q\[7..0\]" "" } { 296 1424 1472 312 "Q\[4\]" "" } { 312 1424 1472 328 "Q\[5\]" "" } { 328 1424 1472 344 "Q\[6\]" "" } { 344 1424 1472 360 "Q\[7\]" "" } { 512 488 528 528 "Q\[0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[4\] " "Info: Pin Q\[4\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { Q[4] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 208 1368 1544 224 "Q\[7..0\]" "" } { 264 904 936 280 "Q\[4\]" "" } { 296 904 936 312 "Q\[5\]" "" } { 328 896 936 344 "Q\[6\]" "" } { 360 896 936 376 "Q\[7\]" "" } { 40 1416 1464 56 "Q\[0\]" "" } { 56 1416 1464 72 "Q\[1\]" "" } { 72 1416 1464 88 "Q\[2\]" "" } { 88 1416 1464 104 "Q\[3\]" "" } { 200 1328 1370 216 "Q\[7..0\]" "" } { 296 1424 1472 312 "Q\[4\]" "" } { 312 1424 1472 328 "Q\[5\]" "" } { 328 1424 1472 344 "Q\[6\]" "" } { 344 1424 1472 360 "Q\[7\]" "" } { 512 488 528 528 "Q\[0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[3\] " "Info: Pin Q\[3\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { Q[3] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 208 1368 1544 224 "Q\[7..0\]" "" } { 264 904 936 280 "Q\[4\]" "" } { 296 904 936 312 "Q\[5\]" "" } { 328 896 936 344 "Q\[6\]" "" } { 360 896 936 376 "Q\[7\]" "" } { 40 1416 1464 56 "Q\[0\]" "" } { 56 1416 1464 72 "Q\[1\]" "" } { 72 1416 1464 88 "Q\[2\]" "" } { 88 1416 1464 104 "Q\[3\]" "" } { 200 1328 1370 216 "Q\[7..0\]" "" } { 296 1424 1472 312 "Q\[4\]" "" } { 312 1424 1472 328 "Q\[5\]" "" } { 328 1424 1472 344 "Q\[6\]" "" } { 344 1424 1472 360 "Q\[7\]" "" } { 512 488 528 528 "Q\[0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[2\] " "Info: Pin Q\[2\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { Q[2] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 208 1368 1544 224 "Q\[7..0\]" "" } { 264 904 936 280 "Q\[4\]" "" } { 296 904 936 312 "Q\[5\]" "" } { 328 896 936 344 "Q\[6\]" "" } { 360 896 936 376 "Q\[7\]" "" } { 40 1416 1464 56 "Q\[0\]" "" } { 56 1416 1464 72 "Q\[1\]" "" } { 72 1416 1464 88 "Q\[2\]" "" } { 88 1416 1464 104 "Q\[3\]" "" } { 200 1328 1370 216 "Q\[7..0\]" "" } { 296 1424 1472 312 "Q\[4\]" "" } { 312 1424 1472 328 "Q\[5\]" "" } { 328 1424 1472 344 "Q\[6\]" "" } { 344 1424 1472 360 "Q\[7\]" "" } { 512 488 528 528 "Q\[0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[1\] " "Info: Pin Q\[1\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { Q[1] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 208 1368 1544 224 "Q\[7..0\]" "" } { 264 904 936 280 "Q\[4\]" "" } { 296 904 936 312 "Q\[5\]" "" } { 328 896 936 344 "Q\[6\]" "" } { 360 896 936 376 "Q\[7\]" "" } { 40 1416 1464 56 "Q\[0\]" "" } { 56 1416 1464 72 "Q\[1\]" "" } { 72 1416 1464 88 "Q\[2\]" "" } { 88 1416 1464 104 "Q\[3\]" "" } { 200 1328 1370 216 "Q\[7..0\]" "" } { 296 1424 1472 312 "Q\[4\]" "" } { 312 1424 1472 328 "Q\[5\]" "" } { 328 1424 1472 344 "Q\[6\]" "" } { 344 1424 1472 360 "Q\[7\]" "" } { 512 488 528 528 "Q\[0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q\[0\] " "Info: Pin Q\[0\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { Q[0] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 208 1368 1544 224 "Q\[7..0\]" "" } { 264 904 936 280 "Q\[4\]" "" } { 296 904 936 312 "Q\[5\]" "" } { 328 896 936 344 "Q\[6\]" "" } { 360 896 936 376 "Q\[7\]" "" } { 40 1416 1464 56 "Q\[0\]" "" } { 56 1416 1464 72 "Q\[1\]" "" } { 72 1416 1464 88 "Q\[2\]" "" } { 88 1416 1464 104 "Q\[3\]" "" } { 200 1328 1370 216 "Q\[7..0\]" "" } { 296 1424 1472 312 "Q\[4\]" "" } { 312 1424 1472 328 "Q\[5\]" "" } { 328 1424 1472 344 "Q\[6\]" "" } { 344 1424 1472 360 "Q\[7\]" "" } { 512 488 528 528 "Q\[0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { CLK } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Info: Pin START not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { START } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 488 296 464 504 "START" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { B[3] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { -48 848 1016 -32 "B\[3..0\]" "" } { 24 1000 1296 40 "B\[0\]" "" } { 40 1000 1296 56 "B\[1\]" "" } { 56 1000 1296 72 "B\[2\]" "" } { 72 1000 1296 88 "B\[3\]" "" } { -56 1016 1064 -40 "B\[3..0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { B[2] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { -48 848 1016 -32 "B\[3..0\]" "" } { 24 1000 1296 40 "B\[0\]" "" } { 40 1000 1296 56 "B\[1\]" "" } { 56 1000 1296 72 "B\[2\]" "" } { 72 1000 1296 88 "B\[3\]" "" } { -56 1016 1064 -40 "B\[3..0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { B[1] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { -48 848 1016 -32 "B\[3..0\]" "" } { 24 1000 1296 40 "B\[0\]" "" } { 40 1000 1296 56 "B\[1\]" "" } { 56 1000 1296 72 "B\[2\]" "" } { 72 1000 1296 88 "B\[3\]" "" } { -56 1016 1064 -40 "B\[3..0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { B[0] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { -48 848 1016 -32 "B\[3..0\]" "" } { 24 1000 1296 40 "B\[0\]" "" } { 40 1000 1296 56 "B\[1\]" "" } { 56 1000 1296 72 "B\[2\]" "" } { 72 1000 1296 88 "B\[3\]" "" } { -56 1016 1064 -40 "B\[3..0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { A[2] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 408 184 352 424 "A\[3..0\]" "" } { 264 352 480 280 "A\[1\]" "" } { 296 352 480 312 "A\[3\]" "" } { 280 352 480 296 "A\[2\]" "" } { 248 352 480 264 "A\[0\]" "" } { 400 352 408 416 "A\[3..0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { A[1] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 408 184 352 424 "A\[3..0\]" "" } { 264 352 480 280 "A\[1\]" "" } { 296 352 480 312 "A\[3\]" "" } { 280 352 480 296 "A\[2\]" "" } { 248 352 480 264 "A\[0\]" "" } { 400 352 408 416 "A\[3..0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { A[0] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 408 184 352 424 "A\[3..0\]" "" } { 264 352 480 280 "A\[1\]" "" } { 296 352 480 312 "A\[3\]" "" } { 280 352 480 296 "A\[2\]" "" } { 248 352 480 264 "A\[0\]" "" } { 400 352 408 416 "A\[3..0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { A[3] } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 408 184 352 424 "A\[3..0\]" "" } { 264 352 480 280 "A\[1\]" "" } { 296 352 480 312 "A\[3\]" "" } { 280 352 480 296 "A\[2\]" "" } { 248 352 480 264 "A\[0\]" "" } { 400 352 408 416 "A\[3..0\]" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/9.0crak/quartus/bin/pin_planner.ppl" { CLK } } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control1:inst21\|inst2  " "Info: Automatically promoted node control1:inst21\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74161:inst1\|f74161:sub\|110 " "Info: Destination node 74161:inst1\|f74161:sub\|110" {  } { { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74161:inst1\|f74161:sub\|99 " "Info: Destination node 74161:inst1\|f74161:sub\|99" {  } { { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74161:inst1\|f74161:sub\|87 " "Info: Destination node 74161:inst1\|f74161:sub\|87" {  } { { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74161:inst1\|f74161:sub\|9 " "Info: Destination node 74161:inst1\|f74161:sub\|9" {  } { { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "control1.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/control1.bdf" { { 360 1008 1072 408 "inst2" "" } } } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { control1:inst21|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 9 8 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.729 ns register register " "Info: Estimated most critical path is register to register delay of 3.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control1:inst21\|inst 1 REG LAB_X2_Y4 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y4; Fanout = 21; REG Node = 'control1:inst21\|inst'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { control1:inst21|inst } "NODE_NAME" } } { "control1.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/control1.bdf" { { 376 1256 1320 456 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.624 ns) 1.188 ns 74283:inst2\|f74283:sub\|105~0 2 COMB LAB_X1_Y4 1 " "Info: 2: + IC(0.564 ns) + CELL(0.624 ns) = 1.188 ns; Loc. = LAB_X1_Y4; Fanout = 1; COMB Node = '74283:inst2\|f74283:sub\|105~0'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { control1:inst21|inst 74283:inst2|f74283:sub|105~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 1.999 ns 74283:inst2\|f74283:sub\|105~1 3 COMB LAB_X1_Y4 2 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 1.999 ns; Loc. = LAB_X1_Y4; Fanout = 2; COMB Node = '74283:inst2\|f74283:sub\|105~1'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74283:inst2|f74283:sub|105~0 74283:inst2|f74283:sub|105~1 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.810 ns 74283:inst2\|f74283:sub\|106~0 4 COMB LAB_X1_Y4 2 " "Info: 4: + IC(0.605 ns) + CELL(0.206 ns) = 2.810 ns; Loc. = LAB_X1_Y4; Fanout = 2; COMB Node = '74283:inst2\|f74283:sub\|106~0'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74283:inst2|f74283:sub|105~1 74283:inst2|f74283:sub|106~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74283.bdf" { { 648 408 472 688 "106" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 3.621 ns 74283:inst2\|f74283:sub\|107~0 5 COMB LAB_X1_Y4 1 " "Info: 5: + IC(0.187 ns) + CELL(0.624 ns) = 3.621 ns; Loc. = LAB_X1_Y4; Fanout = 1; COMB Node = '74283:inst2\|f74283:sub\|107~0'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74283:inst2|f74283:sub|106~0 74283:inst2|f74283:sub|107~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74283.bdf" { { 904 408 472 944 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.729 ns 74161:inst\|f74161:sub\|110 6 REG LAB_X1_Y4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.729 ns; Loc. = LAB_X1_Y4; Fanout = 3; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74283:inst2|f74283:sub|107~0 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.768 ns ( 47.41 % ) " "Info: Total cell delay = 1.768 ns ( 47.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.961 ns ( 52.59 % ) " "Info: Total interconnect delay = 1.961 ns ( 52.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "3.729 ns" { control1:inst21|inst 74283:inst2|f74283:sub|105~0 74283:inst2|f74283:sub|105~1 74283:inst2|f74283:sub|106~0 74283:inst2|f74283:sub|107~0 74161:inst|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[7\] 0 " "Info: Pin \"Q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[6\] 0 " "Info: Pin \"Q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[5\] 0 " "Info: Pin \"Q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[4\] 0 " "Info: Pin \"Q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[3\] 0 " "Info: Pin \"Q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[2\] 0 " "Info: Pin \"Q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[1\] 0 " "Info: Pin \"Q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q\[0\] 0 " "Info: Pin \"Q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 18:19:35 2020 " "Info: Processing ended: Mon May 11 18:19:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
