#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffca3df780 .scope module, "proc_tb" "proc_tb" 2 11;
 .timescale -9 -9;
v0x7fffca427350_0 .net "R0", 15 0, L_0x7fffca39ff00;  1 drivers
v0x7fffca427430_0 .net "R1", 15 0, L_0x7fffca3dd7d0;  1 drivers
v0x7fffca4274d0_0 .net "R2", 15 0, L_0x7fffca427d50;  1 drivers
v0x7fffca427570_0 .net "R3", 15 0, L_0x7fffca427e60;  1 drivers
v0x7fffca427610_0 .net "R4", 15 0, L_0x7fffca427f20;  1 drivers
v0x7fffca427700_0 .net "R5", 15 0, L_0x7fffca428040;  1 drivers
v0x7fffca4277a0_0 .net "R6", 15 0, L_0x7fffca428120;  1 drivers
v0x7fffca427840_0 .net "R7", 15 0, L_0x7fffca428250;  1 drivers
v0x7fffca4278e0_0 .net "TICK", 3 0, L_0x7fffca3e2030;  1 drivers
v0x7fffca427980_0 .net "bus", 15 0, L_0x7fffca428330;  1 drivers
v0x7fffca427a20_0 .var "clk", 0 0;
v0x7fffca427ac0_0 .var "din", 8 0;
v0x7fffca427b60_0 .var "rst", 0 0;
S_0x7fffca3873e0 .scope module, "simple_proc1" "simple_proc" 2 23, 3 11 0, S_0x7fffca3df780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 9 "din";
    .port_info 3 /OUTPUT 16 "bus";
    .port_info 4 /OUTPUT 16 "R0";
    .port_info 5 /OUTPUT 16 "R1";
    .port_info 6 /OUTPUT 16 "R2";
    .port_info 7 /OUTPUT 16 "R3";
    .port_info 8 /OUTPUT 16 "R4";
    .port_info 9 /OUTPUT 16 "R5";
    .port_info 10 /OUTPUT 16 "R6";
    .port_info 11 /OUTPUT 16 "R7";
    .port_info 12 /OUTPUT 4 "TICK_V";
L_0x7fffca3e2030 .functor BUFZ 4, v0x7fffca424920_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffca39ff00 .functor BUFZ 16, L_0x7fffca428470, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca3dd7d0 .functor BUFZ 16, L_0x7fffca428550, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca427d50 .functor BUFZ 16, L_0x7fffca428630, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca427e60 .functor BUFZ 16, L_0x7fffca428710, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca427f20 .functor BUFZ 16, L_0x7fffca428880, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428040 .functor BUFZ 16, L_0x7fffca4289f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428120 .functor BUFZ 16, L_0x7fffca428b60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428250 .functor BUFZ 16, L_0x7fffca428cd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428330 .functor BUFZ 16, v0x7fffca41ee60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffca424e00_0 .var "ALU_OP", 2 0;
v0x7fffca424ee0_0 .net "ALU_Result", 15 0, v0x7fffca41d7b0_0;  1 drivers
v0x7fffca424fd0_0 .var "A_enable", 0 0;
v0x7fffca4250a0_0 .net "BUS", 15 0, v0x7fffca41ee60_0;  1 drivers
v0x7fffca425140_0 .var "G_enable", 0 0;
v0x7fffca425230_0 .var "IR_enable", 0 0;
v0x7fffca425300_0 .var "Mux_sel", 3 0;
v0x7fffca4253d0_0 .net "R0", 15 0, L_0x7fffca39ff00;  alias, 1 drivers
v0x7fffca425470_0 .var "R0_enable", 0 0;
v0x7fffca425540_0 .net "R1", 15 0, L_0x7fffca3dd7d0;  alias, 1 drivers
v0x7fffca4255e0_0 .var "R1_enable", 0 0;
v0x7fffca4256b0_0 .net "R2", 15 0, L_0x7fffca427d50;  alias, 1 drivers
v0x7fffca425770_0 .var "R2_enable", 0 0;
v0x7fffca425840_0 .net "R3", 15 0, L_0x7fffca427e60;  alias, 1 drivers
v0x7fffca425900_0 .var "R3_enable", 0 0;
v0x7fffca4259d0_0 .net "R4", 15 0, L_0x7fffca427f20;  alias, 1 drivers
v0x7fffca425a90_0 .var "R4_enable", 0 0;
v0x7fffca425c70_0 .net "R5", 15 0, L_0x7fffca428040;  alias, 1 drivers
v0x7fffca425d30_0 .var "R5_enable", 0 0;
v0x7fffca425e00_0 .net "R6", 15 0, L_0x7fffca428120;  alias, 1 drivers
v0x7fffca425ec0_0 .var "R6_enable", 0 0;
v0x7fffca425f90_0 .net "R7", 15 0, L_0x7fffca428250;  alias, 1 drivers
v0x7fffca426050_0 .var "R7_enable", 0 0;
v0x7fffca426120_0 .net "Sign_extender", 15 0, v0x7fffca4241d0_0;  1 drivers
v0x7fffca4261c0_0 .net "TICK_V", 3 0, L_0x7fffca3e2030;  alias, 1 drivers
v0x7fffca4262a0_0 .net "Tick", 3 0, v0x7fffca424920_0;  1 drivers
v0x7fffca426360_0 .net "W_A", 15 0, L_0x7fffca428e40;  1 drivers
v0x7fffca426450_0 .net "W_G", 15 0, L_0x7fffca428f20;  1 drivers
v0x7fffca426560_0 .net "W_IR", 8 0, L_0x7fffca429050;  1 drivers
v0x7fffca426620_0 .net "W_R0", 15 0, L_0x7fffca428470;  1 drivers
v0x7fffca426710_0 .net "W_R1", 15 0, L_0x7fffca428550;  1 drivers
v0x7fffca426820_0 .net "W_R2", 15 0, L_0x7fffca428630;  1 drivers
v0x7fffca426930_0 .net "W_R3", 15 0, L_0x7fffca428710;  1 drivers
v0x7fffca426a40_0 .net "W_R4", 15 0, L_0x7fffca428880;  1 drivers
v0x7fffca426b50_0 .net "W_R5", 15 0, L_0x7fffca4289f0;  1 drivers
v0x7fffca426c60_0 .net "W_R6", 15 0, L_0x7fffca428b60;  1 drivers
v0x7fffca426d70_0 .net "W_R7", 15 0, L_0x7fffca428cd0;  1 drivers
v0x7fffca426e80_0 .net "bus", 15 0, L_0x7fffca428330;  alias, 1 drivers
v0x7fffca426f60_0 .net "clk", 0 0, v0x7fffca427a20_0;  1 drivers
v0x7fffca427000_0 .net "din", 8 0, v0x7fffca427ac0_0;  1 drivers
v0x7fffca427110_0 .net "rst", 0 0, v0x7fffca427b60_0;  1 drivers
E_0x7fffca39c4c0 .event edge, v0x7fffca424ca0_0;
S_0x7fffca3dd9b0 .scope module, "a" "register_16" 3 59, 4 175 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca3efd90 .param/l "N" 0 4 177, +C4<00000000000000000000000000010000>;
L_0x7fffca428e40/d .functor BUFZ 16, v0x7fffca3e1320_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428e40 .delay 16 (1,1,1) L_0x7fffca428e40/d;
v0x7fffca3e4ac0_0 .net "Q", 15 0, L_0x7fffca428e40;  alias, 1 drivers
v0x7fffca3e3cf0_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca3e2f20_0 .net "enable", 0 0, v0x7fffca424fd0_0;  1 drivers
v0x7fffca3e2150_0 .net "r_in", 15 0, v0x7fffca41ee60_0;  alias, 1 drivers
v0x7fffca3e1320_0 .var "register_16", 15 0;
v0x7fffca3e9e40_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
E_0x7fffca39c1c0 .event negedge, v0x7fffca3e3cf0_0;
S_0x7fffca3de950 .scope module, "alu1" "alu" 3 68, 4 80 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "input_a";
    .port_info 1 /INPUT 16 "input_b";
    .port_info 2 /INPUT 3 "alu_op";
    .port_info 3 /OUTPUT 16 "result";
L_0x7f57314b0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffca3e9000_0 .net *"_ivl_10", 0 0, L_0x7f57314b0018;  1 drivers
v0x7fffca41d2a0_0 .net *"_ivl_14", 14 0, L_0x7fffca429bc0;  1 drivers
L_0x7f57314b0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffca41d380_0 .net *"_ivl_16", 0 0, L_0x7f57314b0060;  1 drivers
v0x7fffca41d440_0 .net *"_ivl_8", 14 0, L_0x7fffca429670;  1 drivers
v0x7fffca41d520_0 .net "alu_op", 2 0, v0x7fffca424e00_0;  1 drivers
v0x7fffca41d650_0 .net "input_a", 15 0, L_0x7fffca428e40;  alias, 1 drivers
v0x7fffca41d710_0 .net "input_b", 15 0, v0x7fffca41ee60_0;  alias, 1 drivers
v0x7fffca41d7b0_0 .var "result", 15 0;
v0x7fffca41d870_0 .net "result_add", 15 0, L_0x7fffca4291d0;  1 drivers
v0x7fffca41d950_0 .net "result_lshift", 15 0, L_0x7fffca4299b0;  1 drivers
v0x7fffca41da30_0 .net "result_mul", 15 0, L_0x7fffca429500;  1 drivers
v0x7fffca41db10_0 .net "result_rshift", 15 0, L_0x7fffca429ca0;  1 drivers
v0x7fffca41dbf0_0 .net "result_sub", 15 0, L_0x7fffca4293c0;  1 drivers
E_0x7fffca37fcf0/0 .event edge, v0x7fffca41d520_0, v0x7fffca41d870_0, v0x7fffca41dbf0_0, v0x7fffca41da30_0;
E_0x7fffca37fcf0/1 .event edge, v0x7fffca41db10_0, v0x7fffca41d950_0;
E_0x7fffca37fcf0 .event/or E_0x7fffca37fcf0/0, E_0x7fffca37fcf0/1;
L_0x7fffca4291d0 .delay 16 (1,1,1) L_0x7fffca4291d0/d;
L_0x7fffca4291d0/d .arith/sum 16, L_0x7fffca428e40, v0x7fffca41ee60_0;
L_0x7fffca4293c0 .delay 16 (1,1,1) L_0x7fffca4293c0/d;
L_0x7fffca4293c0/d .arith/sub 16, L_0x7fffca428e40, v0x7fffca41ee60_0;
L_0x7fffca429500 .delay 16 (1,1,1) L_0x7fffca429500/d;
L_0x7fffca429500/d .arith/mult 16, L_0x7fffca428e40, v0x7fffca41ee60_0;
L_0x7fffca429670 .part v0x7fffca41ee60_0, 0, 15;
L_0x7fffca4299b0 .delay 16 (1,1,1) L_0x7fffca4299b0/d;
L_0x7fffca4299b0/d .concat [ 1 15 0 0], L_0x7f57314b0018, L_0x7fffca429670;
L_0x7fffca429bc0 .part v0x7fffca41ee60_0, 1, 15;
L_0x7fffca429ca0 .delay 16 (1,1,1) L_0x7fffca429ca0/d;
L_0x7fffca429ca0/d .concat [ 15 1 0 0], L_0x7fffca429bc0, L_0x7f57314b0060;
S_0x7fffca3dec70 .scope module, "g" "register_16" 3 60, 4 175 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca41dd80 .param/l "N" 0 4 177, +C4<00000000000000000000000000010000>;
L_0x7fffca428f20/d .functor BUFZ 16, v0x7fffca41e280_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428f20 .delay 16 (1,1,1) L_0x7fffca428f20/d;
v0x7fffca41df10_0 .net "Q", 15 0, L_0x7fffca428f20;  alias, 1 drivers
v0x7fffca41dff0_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca41e0e0_0 .net "enable", 0 0, v0x7fffca425140_0;  1 drivers
v0x7fffca41e1b0_0 .net "r_in", 15 0, v0x7fffca41d7b0_0;  alias, 1 drivers
v0x7fffca41e280_0 .var "register_16", 15 0;
v0x7fffca41e370_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
S_0x7fffca3de630 .scope module, "ir" "register_9" 3 61, 4 142 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 9 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca41e510 .param/l "N" 0 4 144, +C4<00000000000000000000000000001001>;
L_0x7fffca429050/d .functor BUFZ 9, v0x7fffca41e950_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x7fffca429050 .delay 9 (1,1,1) L_0x7fffca429050/d;
v0x7fffca41e5e0_0 .net "Q", 8 0, L_0x7fffca429050;  alias, 1 drivers
v0x7fffca41e6e0_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca41e7f0_0 .net "enable", 0 0, v0x7fffca425230_0;  1 drivers
v0x7fffca41e890_0 .net "r_in", 8 0, v0x7fffca427ac0_0;  alias, 1 drivers
v0x7fffca41e950_0 .var "register_9", 8 0;
v0x7fffca41ea80_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
S_0x7fffca3df020 .scope module, "multiplexer1" "multiplexer" 3 64, 4 116 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "SignExtDin";
    .port_info 1 /INPUT 16 "R0";
    .port_info 2 /INPUT 16 "R1";
    .port_info 3 /INPUT 16 "R2";
    .port_info 4 /INPUT 16 "R3";
    .port_info 5 /INPUT 16 "R4";
    .port_info 6 /INPUT 16 "R5";
    .port_info 7 /INPUT 16 "R6";
    .port_info 8 /INPUT 16 "R7";
    .port_info 9 /INPUT 16 "G";
    .port_info 10 /INPUT 4 "sel";
    .port_info 11 /OUTPUT 16 "Bus";
v0x7fffca41ee60_0 .var "Bus", 15 0;
v0x7fffca41ef90_0 .net "G", 15 0, L_0x7fffca428f20;  alias, 1 drivers
v0x7fffca41f050_0 .net "R0", 15 0, L_0x7fffca428470;  alias, 1 drivers
v0x7fffca41f0f0_0 .net "R1", 15 0, L_0x7fffca428550;  alias, 1 drivers
v0x7fffca41f1d0_0 .net "R2", 15 0, L_0x7fffca428630;  alias, 1 drivers
v0x7fffca41f300_0 .net "R3", 15 0, L_0x7fffca428710;  alias, 1 drivers
v0x7fffca41f3e0_0 .net "R4", 15 0, L_0x7fffca428880;  alias, 1 drivers
v0x7fffca41f4c0_0 .net "R5", 15 0, L_0x7fffca4289f0;  alias, 1 drivers
v0x7fffca41f5a0_0 .net "R6", 15 0, L_0x7fffca428b60;  alias, 1 drivers
v0x7fffca41f680_0 .net "R7", 15 0, L_0x7fffca428cd0;  alias, 1 drivers
v0x7fffca41f760_0 .net "SignExtDin", 15 0, v0x7fffca4241d0_0;  alias, 1 drivers
v0x7fffca41f840_0 .net "sel", 3 0, v0x7fffca425300_0;  1 drivers
E_0x7fffca4047f0/0 .event edge, v0x7fffca41f840_0, v0x7fffca41f050_0, v0x7fffca41f0f0_0, v0x7fffca41f1d0_0;
E_0x7fffca4047f0/1 .event edge, v0x7fffca41f300_0, v0x7fffca41f3e0_0, v0x7fffca41f4c0_0, v0x7fffca41f5a0_0;
E_0x7fffca4047f0/2 .event edge, v0x7fffca41f680_0, v0x7fffca41f760_0, v0x7fffca41df10_0;
E_0x7fffca4047f0 .event/or E_0x7fffca4047f0/0, E_0x7fffca4047f0/1, E_0x7fffca4047f0/2;
S_0x7fffca3df3d0 .scope module, "r0" "register_16" 3 51, 4 175 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca41faa0 .param/l "N" 0 4 177, +C4<00000000000000000000000000010000>;
L_0x7fffca428470/d .functor BUFZ 16, v0x7fffca41fec0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428470 .delay 16 (1,1,1) L_0x7fffca428470/d;
v0x7fffca41fbd0_0 .net "Q", 15 0, L_0x7fffca428470;  alias, 1 drivers
v0x7fffca41fcb0_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca41fd50_0 .net "enable", 0 0, v0x7fffca425470_0;  1 drivers
v0x7fffca41fe20_0 .net "r_in", 15 0, v0x7fffca41ee60_0;  alias, 1 drivers
v0x7fffca41fec0_0 .var "register_16", 15 0;
v0x7fffca41fff0_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
S_0x7fffca420130 .scope module, "r1" "register_16" 3 52, 4 175 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca420310 .param/l "N" 0 4 177, +C4<00000000000000000000000000010000>;
L_0x7fffca428550/d .functor BUFZ 16, v0x7fffca420790_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428550 .delay 16 (1,1,1) L_0x7fffca428550/d;
v0x7fffca4203e0_0 .net "Q", 15 0, L_0x7fffca428550;  alias, 1 drivers
v0x7fffca4204f0_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca420590_0 .net "enable", 0 0, v0x7fffca4255e0_0;  1 drivers
v0x7fffca420660_0 .net "r_in", 15 0, v0x7fffca41ee60_0;  alias, 1 drivers
v0x7fffca420790_0 .var "register_16", 15 0;
v0x7fffca420870_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
S_0x7fffca420a40 .scope module, "r2" "register_16" 3 53, 4 175 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca41e7a0 .param/l "N" 0 4 177, +C4<00000000000000000000000000010000>;
L_0x7fffca428630/d .functor BUFZ 16, v0x7fffca421000_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428630 .delay 16 (1,1,1) L_0x7fffca428630/d;
v0x7fffca420ce0_0 .net "Q", 15 0, L_0x7fffca428630;  alias, 1 drivers
v0x7fffca420df0_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca420e90_0 .net "enable", 0 0, v0x7fffca425770_0;  1 drivers
v0x7fffca420f60_0 .net "r_in", 15 0, v0x7fffca41ee60_0;  alias, 1 drivers
v0x7fffca421000_0 .var "register_16", 15 0;
v0x7fffca421130_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
S_0x7fffca421270 .scope module, "r3" "register_16" 3 54, 4 175 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca41ec60 .param/l "N" 0 4 177, +C4<00000000000000000000000000010000>;
L_0x7fffca428710/d .functor BUFZ 16, v0x7fffca421880_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428710 .delay 16 (1,1,1) L_0x7fffca428710/d;
v0x7fffca421560_0 .net "Q", 15 0, L_0x7fffca428710;  alias, 1 drivers
v0x7fffca421670_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca421710_0 .net "enable", 0 0, v0x7fffca425900_0;  1 drivers
v0x7fffca4217e0_0 .net "r_in", 15 0, v0x7fffca41ee60_0;  alias, 1 drivers
v0x7fffca421880_0 .var "register_16", 15 0;
v0x7fffca4219b0_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
S_0x7fffca421af0 .scope module, "r4" "register_16" 3 55, 4 175 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca421cd0 .param/l "N" 0 4 177, +C4<00000000000000000000000000010000>;
L_0x7fffca428880/d .functor BUFZ 16, v0x7fffca4220c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428880 .delay 16 (1,1,1) L_0x7fffca428880/d;
v0x7fffca421da0_0 .net "Q", 15 0, L_0x7fffca428880;  alias, 1 drivers
v0x7fffca421eb0_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca421f50_0 .net "enable", 0 0, v0x7fffca425a90_0;  1 drivers
v0x7fffca422020_0 .net "r_in", 15 0, v0x7fffca41ee60_0;  alias, 1 drivers
v0x7fffca4220c0_0 .var "register_16", 15 0;
v0x7fffca4221f0_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
S_0x7fffca422330 .scope module, "r5" "register_16" 3 56, 4 175 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca422510 .param/l "N" 0 4 177, +C4<00000000000000000000000000010000>;
L_0x7fffca4289f0/d .functor BUFZ 16, v0x7fffca422a90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca4289f0 .delay 16 (1,1,1) L_0x7fffca4289f0/d;
v0x7fffca422660_0 .net "Q", 15 0, L_0x7fffca4289f0;  alias, 1 drivers
v0x7fffca422770_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca422810_0 .net "enable", 0 0, v0x7fffca425d30_0;  1 drivers
v0x7fffca4228e0_0 .net "r_in", 15 0, v0x7fffca41ee60_0;  alias, 1 drivers
v0x7fffca422a90_0 .var "register_16", 15 0;
v0x7fffca422bc0_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
S_0x7fffca422e10 .scope module, "r6" "register_16" 3 57, 4 175 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca422ff0 .param/l "N" 0 4 177, +C4<00000000000000000000000000010000>;
L_0x7fffca428b60/d .functor BUFZ 16, v0x7fffca423460_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428b60 .delay 16 (1,1,1) L_0x7fffca428b60/d;
v0x7fffca423140_0 .net "Q", 15 0, L_0x7fffca428b60;  alias, 1 drivers
v0x7fffca423250_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca4232f0_0 .net "enable", 0 0, v0x7fffca425ec0_0;  1 drivers
v0x7fffca4233c0_0 .net "r_in", 15 0, v0x7fffca41ee60_0;  alias, 1 drivers
v0x7fffca423460_0 .var "register_16", 15 0;
v0x7fffca423590_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
S_0x7fffca4236d0 .scope module, "r7" "register_16" 3 58, 4 175 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "r_in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "Q";
    .port_info 4 /INPUT 1 "rst";
P_0x7fffca4238b0 .param/l "N" 0 4 177, +C4<00000000000000000000000000010000>;
L_0x7fffca428cd0/d .functor BUFZ 16, v0x7fffca423d20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fffca428cd0 .delay 16 (1,1,1) L_0x7fffca428cd0/d;
v0x7fffca423a00_0 .net "Q", 15 0, L_0x7fffca428cd0;  alias, 1 drivers
v0x7fffca423b10_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca423bb0_0 .net "enable", 0 0, v0x7fffca426050_0;  1 drivers
v0x7fffca423c80_0 .net "r_in", 15 0, v0x7fffca41ee60_0;  alias, 1 drivers
v0x7fffca423d20_0 .var "register_16", 15 0;
v0x7fffca423e50_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
S_0x7fffca423f90 .scope module, "sign_extend1" "sign_extend" 3 47, 4 12 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "in";
    .port_info 1 /OUTPUT 16 "ext";
v0x7fffca4241d0_0 .var "ext", 15 0;
v0x7fffca4242b0_0 .net "in", 8 0, v0x7fffca427ac0_0;  alias, 1 drivers
E_0x7fffca404b30 .event edge, v0x7fffca41e890_0;
S_0x7fffca4243c0 .scope module, "tick_FSM1" "tick_FSM" 3 70, 4 31 0, S_0x7fffca3873e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "tick";
P_0x7fffca3f8800 .param/l "S0" 0 4 37, C4<0001>;
P_0x7fffca3f8840 .param/l "S1" 0 4 38, C4<0010>;
P_0x7fffca3f8880 .param/l "S2" 0 4 39, C4<0100>;
P_0x7fffca3f88c0 .param/l "S3" 0 4 40, C4<1000>;
P_0x7fffca3f8900 .param/l "SI" 0 4 41, C4<0000>;
v0x7fffca424860_0 .net "clk", 0 0, v0x7fffca427a20_0;  alias, 1 drivers
v0x7fffca424920_0 .var "current_state", 3 0;
L_0x7f57314b00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffca424a00_0 .net "enable", 0 0, L_0x7f57314b00a8;  1 drivers
v0x7fffca424ad0_0 .var "next_state", 3 0;
v0x7fffca424bb0_0 .net "rst", 0 0, v0x7fffca427b60_0;  alias, 1 drivers
v0x7fffca424ca0_0 .net "tick", 3 0, v0x7fffca424920_0;  alias, 1 drivers
E_0x7fffca424800 .event posedge, v0x7fffca3e3cf0_0;
    .scope S_0x7fffca423f90;
T_0 ;
    %wait E_0x7fffca404b30;
    %load/vec4 v0x7fffca4242b0_0;
    %parti/s 1, 8, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x7fffca4242b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffca4241d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 127, 0, 7;
    %load/vec4 v0x7fffca4242b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffca4241d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffca3df3d0;
T_1 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca41fff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffca41fec0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffca41fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca41fe20_0;
    %assign/vec4 v0x7fffca41fec0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffca420130;
T_2 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca420870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffca420790_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffca420590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca420660_0;
    %assign/vec4 v0x7fffca420790_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffca420a40;
T_3 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca421130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffca421000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffca420e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca420f60_0;
    %assign/vec4 v0x7fffca421000_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffca421270;
T_4 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca4219b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffca421880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffca421710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca4217e0_0;
    %assign/vec4 v0x7fffca421880_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffca421af0;
T_5 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca4221f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffca4220c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffca421f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca422020_0;
    %assign/vec4 v0x7fffca4220c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffca422330;
T_6 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca422bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffca422a90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffca422810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca4228e0_0;
    %assign/vec4 v0x7fffca422a90_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffca422e10;
T_7 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca423590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffca423460_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffca4232f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca4233c0_0;
    %assign/vec4 v0x7fffca423460_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffca4236d0;
T_8 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca423e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffca423d20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffca423bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca423c80_0;
    %assign/vec4 v0x7fffca423d20_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffca3dd9b0;
T_9 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca3e9e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffca3e1320_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffca3e2f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca3e2150_0;
    %assign/vec4 v0x7fffca3e1320_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffca3dec70;
T_10 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca41e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffca41e280_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fffca41e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca41e1b0_0;
    %assign/vec4 v0x7fffca41e280_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffca3de630;
T_11 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca41ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fffca41e950_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffca41e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffca41e890_0;
    %assign/vec4 v0x7fffca41e950_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffca3df020;
T_12 ;
    %wait E_0x7fffca4047f0;
    %load/vec4 v0x7fffca41f840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.0 ;
    %load/vec4 v0x7fffca41f050_0;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.1 ;
    %load/vec4 v0x7fffca41f0f0_0;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.2 ;
    %load/vec4 v0x7fffca41f1d0_0;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.3 ;
    %load/vec4 v0x7fffca41f300_0;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v0x7fffca41f3e0_0;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v0x7fffca41f4c0_0;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v0x7fffca41f5a0_0;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v0x7fffca41f680_0;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v0x7fffca41f760_0;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v0x7fffca41ef90_0;
    %store/vec4 v0x7fffca41ee60_0, 0, 16;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffca3de950;
T_13 ;
    %wait E_0x7fffca37fcf0;
    %load/vec4 v0x7fffca41d520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffca41d7b0_0, 0, 16;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x7fffca41d870_0;
    %store/vec4 v0x7fffca41d7b0_0, 0, 16;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x7fffca41dbf0_0;
    %store/vec4 v0x7fffca41d7b0_0, 0, 16;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x7fffca41da30_0;
    %store/vec4 v0x7fffca41d7b0_0, 0, 16;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x7fffca41db10_0;
    %store/vec4 v0x7fffca41d7b0_0, 0, 16;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x7fffca41d950_0;
    %store/vec4 v0x7fffca41d7b0_0, 0, 16;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffca4243c0;
T_14 ;
    %wait E_0x7fffca39c1c0;
    %load/vec4 v0x7fffca424bb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffca424920_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fffca424a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7fffca424920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffca424ad0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffca424ad0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffca424ad0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fffca424ad0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fffca424ad0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffca424ad0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffca4243c0;
T_15 ;
    %wait E_0x7fffca424800;
    %load/vec4 v0x7fffca424a00_0;
    %load/vec4 v0x7fffca424bb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fffca424ad0_0;
    %assign/vec4 v0x7fffca424920_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffca3873e0;
T_16 ;
    %wait E_0x7fffca39c4c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca4255e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca426050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca424fd0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %load/vec4 v0x7fffca4262a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.5;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca425230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca4255e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca426050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca424fd0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %jmp T_16.5;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca4255e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca426050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca424fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fffca426560_0;
    %parti/s 3, 3, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %jmp T_16.5;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca4255e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca426050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca425140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca424fd0_0, 0, 1;
    %load/vec4 v0x7fffca426560_0;
    %parti/s 3, 6, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %jmp T_16.14;
T_16.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %jmp T_16.14;
T_16.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fffca426560_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %jmp T_16.14;
T_16.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %jmp T_16.14;
T_16.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fffca426560_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %jmp T_16.14;
T_16.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fffca426560_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %jmp T_16.14;
T_16.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %jmp T_16.14;
T_16.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %jmp T_16.14;
T_16.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %jmp T_16.14;
T_16.14 ;
    %pop/vec4 1;
    %jmp T_16.5;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca4255e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca426050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca425140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca424fd0_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fffca425300_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffca424e00_0, 0, 3;
    %load/vec4 v0x7fffca426560_0;
    %parti/s 3, 3, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.22, 6;
    %jmp T_16.23;
T_16.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca425470_0, 0, 1;
    %jmp T_16.23;
T_16.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca4255e0_0, 0, 1;
    %jmp T_16.23;
T_16.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca425770_0, 0, 1;
    %jmp T_16.23;
T_16.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca425900_0, 0, 1;
    %jmp T_16.23;
T_16.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca425a90_0, 0, 1;
    %jmp T_16.23;
T_16.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca425d30_0, 0, 1;
    %jmp T_16.23;
T_16.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca425ec0_0, 0, 1;
    %jmp T_16.23;
T_16.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca426050_0, 0, 1;
    %jmp T_16.23;
T_16.23 ;
    %pop/vec4 1;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fffca3df780;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca427a20_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7fffca3df780;
T_18 ;
    %delay 5, 0;
    %load/vec4 v0x7fffca427a20_0;
    %inv;
    %store/vec4 v0x7fffca427a20_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fffca3df780;
T_19 ;
    %vpi_call 2 29 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fffca3873e0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7fffca3df780;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca427a20_0, 0, 1;
    %vpi_call 2 39 "$display", "clk :", v0x7fffca427a20_0 {0 0 0};
    %vpi_call 2 40 "$display", "rst :", v0x7fffca427b60_0 {0 0 0};
    %vpi_call 2 41 "$display", "tick :%b", v0x7fffca4278e0_0 {0 0 0};
    %vpi_call 2 42 "$display", "din :%b", v0x7fffca427ac0_0 {0 0 0};
    %vpi_call 2 43 "$display", "bus :%b", v0x7fffca427980_0 {0 0 0};
    %vpi_call 2 44 "$display", "R0 :", v0x7fffca427350_0 {0 0 0};
    %vpi_call 2 45 "$display", "R0 :", v0x7fffca427430_0 {0 0 0};
    %vpi_call 2 46 "$display", "R0 :", v0x7fffca4274d0_0 {0 0 0};
    %vpi_call 2 47 "$display", "R0 :", v0x7fffca427570_0 {0 0 0};
    %vpi_call 2 48 "$display", "R0 :", v0x7fffca427610_0 {0 0 0};
    %vpi_call 2 49 "$display", "R0 :", v0x7fffca427700_0 {0 0 0};
    %vpi_call 2 50 "$display", "R0 :", v0x7fffca4277a0_0 {0 0 0};
    %vpi_call 2 51 "$display", "R0 :", v0x7fffca427840_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffca427b60_0, 0, 1;
    %delay 6, 0;
    %vpi_call 2 57 "$display", "clk :", v0x7fffca427a20_0 {0 0 0};
    %vpi_call 2 58 "$display", "rst :", v0x7fffca427b60_0 {0 0 0};
    %vpi_call 2 59 "$display", "tick :%b", v0x7fffca4278e0_0 {0 0 0};
    %vpi_call 2 60 "$display", "din :%b", v0x7fffca427ac0_0 {0 0 0};
    %vpi_call 2 61 "$display", "bus :%b", v0x7fffca427980_0 {0 0 0};
    %vpi_call 2 62 "$display", "R0 :", v0x7fffca427350_0 {0 0 0};
    %vpi_call 2 63 "$display", "R0 :", v0x7fffca427430_0 {0 0 0};
    %vpi_call 2 64 "$display", "R0 :", v0x7fffca4274d0_0 {0 0 0};
    %vpi_call 2 65 "$display", "R0 :", v0x7fffca427570_0 {0 0 0};
    %vpi_call 2 66 "$display", "R0 :", v0x7fffca427610_0 {0 0 0};
    %vpi_call 2 67 "$display", "R0 :", v0x7fffca427700_0 {0 0 0};
    %vpi_call 2 68 "$display", "R0 :", v0x7fffca4277a0_0 {0 0 0};
    %vpi_call 2 69 "$display", "R0 :", v0x7fffca427840_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffca427b60_0, 0, 1;
    %pushi/vec4 163, 0, 9;
    %store/vec4 v0x7fffca427ac0_0, 0, 9;
    %delay 10, 0;
    %vpi_call 2 78 "$display", "clk :", v0x7fffca427a20_0 {0 0 0};
    %vpi_call 2 79 "$display", "rst :", v0x7fffca427b60_0 {0 0 0};
    %vpi_call 2 80 "$display", "tick :%b", v0x7fffca4278e0_0 {0 0 0};
    %vpi_call 2 81 "$display", "din %b:", v0x7fffca427ac0_0 {0 0 0};
    %vpi_call 2 82 "$display", "bus :%b", v0x7fffca427980_0 {0 0 0};
    %vpi_call 2 83 "$display", "R0 :", v0x7fffca427350_0 {0 0 0};
    %vpi_call 2 84 "$display", "R0 :", v0x7fffca427430_0 {0 0 0};
    %vpi_call 2 85 "$display", "R0 :", v0x7fffca4274d0_0 {0 0 0};
    %vpi_call 2 86 "$display", "R0 :", v0x7fffca427570_0 {0 0 0};
    %vpi_call 2 87 "$display", "R0 :", v0x7fffca427610_0 {0 0 0};
    %vpi_call 2 88 "$display", "R0 :", v0x7fffca427700_0 {0 0 0};
    %vpi_call 2 89 "$display", "R0 :", v0x7fffca4277a0_0 {0 0 0};
    %vpi_call 2 90 "$display", "R0 :", v0x7fffca427840_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 96 "$display", "clk :", v0x7fffca427a20_0 {0 0 0};
    %vpi_call 2 97 "$display", "rst :", v0x7fffca427b60_0 {0 0 0};
    %vpi_call 2 98 "$display", "tick :%b", v0x7fffca4278e0_0 {0 0 0};
    %vpi_call 2 99 "$display", "din :%b", v0x7fffca427ac0_0 {0 0 0};
    %vpi_call 2 100 "$display", "bus :%b", v0x7fffca427980_0 {0 0 0};
    %vpi_call 2 101 "$display", "R0 :", v0x7fffca427350_0 {0 0 0};
    %vpi_call 2 102 "$display", "R0 :", v0x7fffca427430_0 {0 0 0};
    %vpi_call 2 103 "$display", "R0 :", v0x7fffca4274d0_0 {0 0 0};
    %vpi_call 2 104 "$display", "R0 :", v0x7fffca427570_0 {0 0 0};
    %vpi_call 2 105 "$display", "R0 :", v0x7fffca427610_0 {0 0 0};
    %vpi_call 2 106 "$display", "R0 :", v0x7fffca427700_0 {0 0 0};
    %vpi_call 2 107 "$display", "R0 :", v0x7fffca4277a0_0 {0 0 0};
    %vpi_call 2 108 "$display", "R0 :", v0x7fffca427840_0 {0 0 0};
    %pushi/vec4 3, 0, 9;
    %store/vec4 v0x7fffca427ac0_0, 0, 9;
    %delay 10, 0;
    %vpi_call 2 115 "$display", "clk :", v0x7fffca427a20_0 {0 0 0};
    %vpi_call 2 116 "$display", "rst :", v0x7fffca427b60_0 {0 0 0};
    %vpi_call 2 117 "$display", "tick :%b", v0x7fffca4278e0_0 {0 0 0};
    %vpi_call 2 118 "$display", "din :%b", v0x7fffca427ac0_0 {0 0 0};
    %vpi_call 2 119 "$display", "bus :%b", v0x7fffca427980_0 {0 0 0};
    %vpi_call 2 120 "$display", "R0 :", v0x7fffca427350_0 {0 0 0};
    %vpi_call 2 121 "$display", "R0 :", v0x7fffca427430_0 {0 0 0};
    %vpi_call 2 122 "$display", "R0 :", v0x7fffca4274d0_0 {0 0 0};
    %vpi_call 2 123 "$display", "R0 :", v0x7fffca427570_0 {0 0 0};
    %vpi_call 2 124 "$display", "R0 :", v0x7fffca427610_0 {0 0 0};
    %vpi_call 2 125 "$display", "R0 :", v0x7fffca427700_0 {0 0 0};
    %vpi_call 2 126 "$display", "R0 :", v0x7fffca4277a0_0 {0 0 0};
    %vpi_call 2 127 "$display", "R0 :", v0x7fffca427840_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 134 "$display", "clk :", v0x7fffca427a20_0 {0 0 0};
    %vpi_call 2 135 "$display", "rst :", v0x7fffca427b60_0 {0 0 0};
    %vpi_call 2 136 "$display", "tick :%b", v0x7fffca4278e0_0 {0 0 0};
    %vpi_call 2 137 "$display", "din :%b", v0x7fffca427ac0_0 {0 0 0};
    %vpi_call 2 138 "$display", "bus :%b", v0x7fffca427980_0 {0 0 0};
    %vpi_call 2 139 "$display", "R0 :", v0x7fffca427350_0 {0 0 0};
    %vpi_call 2 140 "$display", "R0 :", v0x7fffca427430_0 {0 0 0};
    %vpi_call 2 141 "$display", "R0 :", v0x7fffca4274d0_0 {0 0 0};
    %vpi_call 2 142 "$display", "R0 :", v0x7fffca427570_0 {0 0 0};
    %vpi_call 2 143 "$display", "R0 :", v0x7fffca427610_0 {0 0 0};
    %vpi_call 2 144 "$display", "R0 :", v0x7fffca427700_0 {0 0 0};
    %vpi_call 2 145 "$display", "R0 :", v0x7fffca4277a0_0 {0 0 0};
    %vpi_call 2 146 "$display", "R0 :", v0x7fffca427840_0 {0 0 0};
    %pushi/vec4 171, 0, 9;
    %store/vec4 v0x7fffca427ac0_0, 0, 9;
    %delay 20, 0;
    %pushi/vec4 2, 0, 9;
    %store/vec4 v0x7fffca427ac0_0, 0, 9;
    %delay 30, 0;
    %vpi_call 2 157 "$display", "clk :", v0x7fffca427a20_0 {0 0 0};
    %vpi_call 2 158 "$display", "rst :", v0x7fffca427b60_0 {0 0 0};
    %vpi_call 2 159 "$display", "tick :%b", v0x7fffca4278e0_0 {0 0 0};
    %vpi_call 2 160 "$display", "din :%b", v0x7fffca427ac0_0 {0 0 0};
    %vpi_call 2 161 "$display", "bus :%b", v0x7fffca427980_0 {0 0 0};
    %vpi_call 2 162 "$display", "R0 :", v0x7fffca427350_0 {0 0 0};
    %vpi_call 2 163 "$display", "R0 :", v0x7fffca427430_0 {0 0 0};
    %vpi_call 2 164 "$display", "R0 :", v0x7fffca4274d0_0 {0 0 0};
    %vpi_call 2 165 "$display", "R0 :", v0x7fffca427570_0 {0 0 0};
    %vpi_call 2 166 "$display", "R0 :", v0x7fffca427610_0 {0 0 0};
    %vpi_call 2 167 "$display", "R0 :", v0x7fffca427700_0 {0 0 0};
    %vpi_call 2 168 "$display", "R0 :", v0x7fffca4277a0_0 {0 0 0};
    %vpi_call 2 169 "$display", "R0 :", v0x7fffca427840_0 {0 0 0};
    %pushi/vec4 108, 0, 9;
    %store/vec4 v0x7fffca427ac0_0, 0, 9;
    %delay 50, 0;
    %vpi_call 2 175 "$display", "clk :", v0x7fffca427a20_0 {0 0 0};
    %vpi_call 2 176 "$display", "rst :", v0x7fffca427b60_0 {0 0 0};
    %vpi_call 2 177 "$display", "tick :%b", v0x7fffca4278e0_0 {0 0 0};
    %vpi_call 2 178 "$display", "din :%b", v0x7fffca427ac0_0 {0 0 0};
    %vpi_call 2 179 "$display", "bus :%b", v0x7fffca427980_0 {0 0 0};
    %vpi_call 2 180 "$display", "R0 :", v0x7fffca427350_0 {0 0 0};
    %vpi_call 2 181 "$display", "R0 :", v0x7fffca427430_0 {0 0 0};
    %vpi_call 2 182 "$display", "R0 :", v0x7fffca4274d0_0 {0 0 0};
    %vpi_call 2 183 "$display", "R0 :", v0x7fffca427570_0 {0 0 0};
    %vpi_call 2 184 "$display", "R0 :", v0x7fffca427610_0 {0 0 0};
    %vpi_call 2 185 "$display", "R0 :", v0x7fffca427700_0 {0 0 0};
    %vpi_call 2 186 "$display", "R0 :", v0x7fffca4277a0_0 {0 0 0};
    %vpi_call 2 187 "$display", "R0 :", v0x7fffca427840_0 {0 0 0};
    %vpi_call 2 195 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "proc_tb.v";
    "./proc.v";
    "./components.v";
