# Computer-Organization-and-Design-Lab

#### Lab Timeï¼š21Spring

#### Location: UCAS



**prj0:**  Finish RTL coding for a adder in hardware/source/ip_catalog/adder.v

**prj1:** Design of ALU and general purpose register file for MIPS CPU

**prj2:** Design of a single-cycle MIPS CPU core with the Ideal Memory

**prj3:** Design of memory and peripheral path and Evaluation of processor performance

**prj4:** RISC-V CPU Core Design with RV32I Instruction Set

**prj5**(optional):

* prj5-dnn
* prj5-dma
* prj5-cache-riscv
* prj5-turbo-cpu-riscv
* prj5-AXI4