 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  error	  num_IO	  num_CLB	  num_DSP	  num_BRAM	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_time	  placed_wirelength_est	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  routed_wirelength	  total_nets_routed	  total_connections_routed	  total_heap_pushes	  total_heap_pops	  logic_block_area_total	  logic_block_area_used	  routing_area_total	  routing_area_per_tile	  crit_path_route_success_iteration	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  router_lookahead_computation_time	 
 ultrascale_ispd.xml	  FPGA-example1.blif	  common	  101.17	  	  72	  220	  2	  2	  success	  v8.0.0-3684-g44d092b7d-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2021-05-28T15:22:43	  betzgrp-wintermute.eecg.utoronto.ca	  /home/ahmadi55/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	  5384092	  51	  20	  3417	  3407	  1	  3287	  296	  168	  480	  80640	  -1	  ultrascale_ispd	  4.99	  29850	  0.81	  0.01	  -1	  -1	  -1	  -1	  -1	  0	  0	  0	  0	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  0	  -1	 
 ultrascale_ispd.xml	  clk_design1.blif	  common	  112.15	  	  109	  592	  2	  2	  success	  v8.0.0-3684-g44d092b7d-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2021-05-28T15:22:43	  betzgrp-wintermute.eecg.utoronto.ca	  /home/ahmadi55/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	  5407588	  57	  20	  9969	  9959	  30	  9711	  705	  168	  480	  80640	  -1	  ultrascale_ispd	  9.12	  67741	  3.44	  0.02	  -1	  -1	  -1	  -1	  -1	  0	  0	  0	  0	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  0	  -1	 
 ultrascale_ispd.xml	  clk_design2.blif	  common	  389.92	  	  244	  5837	  10	  10	  success	  v8.0.0-3684-g44d092b7d-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2021-05-28T15:22:43	  betzgrp-wintermute.eecg.utoronto.ca	  /home/ahmadi55/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	  5895896	  137	  60	  100115	  100025	  45	  97978	  6101	  168	  480	  80640	  -1	  ultrascale_ispd	  93.81	  1228924	  191.90	  1.16	  -1	  -1	  -1	  -1	  -1	  0	  0	  0	  0	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  0	  -1	 
 ultrascale_ispd.xml	  clk_design3.blif	  common	  1917.84	  	  374	  22993	  50	  96	  success	  v8.0.0-3684-g44d092b7d-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2021-05-28T15:22:43	  betzgrp-wintermute.eecg.utoronto.ca	  /home/ahmadi55/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	  7113792	  217	  120	  400080	  399454	  35	  390926	  23513	  168	  480	  80640	  -1	  ultrascale_ispd	  249.26	  6265294	  1541.16	  8.85	  -1	  -1	  -1	  -1	  -1	  0	  0	  0	  0	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  0	  -1	 
 ultrascale_ispd.xml	  FPGA-example2.blif	  common	  4286.23	  	  456	  39262	  200	  400	  success	  v8.0.0-3684-g44d092b7d-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2021-05-28T15:22:43	  betzgrp-wintermute.eecg.utoronto.ca	  /home/ahmadi55/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	  7961780	  303	  150	  545542	  542692	  1	  539559	  40318	  168	  480	  80640	  -1	  ultrascale_ispd	  821.67	  12825040	  3322.00	  18.04	  -1	  -1	  -1	  -1	  -1	  0	  0	  0	  0	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  0	  -1	 
 ultrascale_ispd.xml	  FPGA-example3.blif	  common	  4014.77	  	  606	  30856	  200	  500	  success	  v8.0.0-3684-g44d092b7d-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2021-05-28T15:22:43	  betzgrp-wintermute.eecg.utoronto.ca	  /home/ahmadi55/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	  7736816	  403	  200	  431203	  428403	  1	  429172	  32162	  168	  480	  80640	  -1	  ultrascale_ispd	  626.78	  21241641	  3250.48	  19.45	  -1	  -1	  -1	  -1	  -1	  0	  0	  0	  0	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  0	  -1	 
 ultrascale_ispd.xml	  FPGA-example4.blif	  common	  5719.23	  	  -1	  -1	  -1	  -1	  exited with return code 1	  v8.0.0-3684-g44d092b7d-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2021-05-28T15:22:43	  betzgrp-wintermute.eecg.utoronto.ca	  /home/ahmadi55/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	  6038156	  403	  200	  850587	  844787	  1	  -1	  -1	  168	  480	  -1	  -1	  -1	  5701.42	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	 
 ultrascale_ispd.xml	  clk_design4.blif	  common	  4013.53	  	  484	  39151	  150	  366	  success	  v8.0.0-3684-g44d092b7d-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2021-05-28T15:22:43	  betzgrp-wintermute.eecg.utoronto.ca	  /home/ahmadi55/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	  8290268	  292	  150	  685438	  683387	  40	  669318	  40151	  168	  480	  80640	  -1	  ultrascale_ispd	  443.56	  11666561	  3417.94	  19.26	  -1	  -1	  -1	  -1	  -1	  0	  0	  0	  0	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  0	  -1	 
 ultrascale_ispd.xml	  clk_design5.blif	  common	  6861.38	  	  515	  51693	  420	  885	  success	  v8.0.0-3684-g44d092b7d-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	  2021-05-28T15:22:43	  betzgrp-wintermute.eecg.utoronto.ca	  /home/ahmadi55/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests	  9394248	  307	  150	  948147	  942073	  56	  928185	  53513	  168	  480	  80640	  -1	  ultrascale_ispd	  643.52	  14614799	  6045.16	  31.67	  -1	  -1	  -1	  -1	  -1	  0	  0	  0	  0	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  0	  -1	 
