
Efinix Static Timing Analysis Report
Version: 2023.2.307.5.10
Date: Mon Nov 11 16:48:17 2024

Copyright (C) 2013 - 2023  All rights reserved.

Top-level Entity Name: Ti60_Demo

SDC Filename: C:/Users/Administrator/Desktop/wujisuofang/Ti60F225_ADV7611_HDMI_480P1110/Ti60F225_ADV7611_HDMI_480P/Ti60_ADV7611_HDMI_640x480_EDID/Ti60_Demo.pt.sdc

Timing Model: C4
	process : typical
	temperature : 0C to 85C
	voltage : 0.95 +/-30mV
	speedgrade : 4
	technology : t16ff
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name   Period (ns)  Frequency (MHz)    Waveform        Targets
dsi_byteclk_i    23.809         42.001     {0.000 11.904} {dsi_byteclk_i}
dsi_txcclk_i      5.952        168.011     {2.232 5.208}  {dsi_txcclk_i} 
dsi_serclk_i      5.952        168.011     {0.744 3.720}  {dsi_serclk_i} 
tdqss_clk         2.604        384.025     {0.000 1.302}  {tdqss_clk}    
core_clk          5.208        192.012     {0.000 2.604}  {core_clk}     
tac_clk           2.604        384.025     {0.000 1.302}  {tac_clk}      
twd_clk           2.604        384.025     {0.651 1.953}  {twd_clk}      
clk_sys          10.417         95.997     {0.000 5.208}  {clk_sys}      
clk_pixel        13.441         74.399     {0.000 6.720}  {clk_pixel}    
clk_pixel_10x     1.344        744.048     {0.336 1.008}  {clk_pixel_10x}
clk_lvds_1x      20.833         48.001     {0.000 10.416} {clk_lvds_1x}  
clk_lvds_7x       2.976        336.022     {0.744 2.232}  {clk_lvds_7x}  
clk_27m          62.500         16.000     {0.000 31.250} {clk_27m}      
cmos_pclk        10.000        100.000     {0.000 5.000}  {cmos_pclk}    

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
 tdqss_clk      2.065        484.262         (R-R)
 core_clk       4.604        217.202         (R-R)
 tac_clk        2.349        425.713         (R-R)
 twd_clk        2.369        422.119         (R-R)
 clk_sys        6.214        160.927         (R-R)
 clk_pixel      5.620        177.936         (R-R)
 cmos_pclk      4.802        208.247         (F-R)

Geomean max period: 3.664

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           2.604           0.539            (R-R)
   tdqss_clk        core_clk            2.604           1.963            (R-R)
   core_clk         tdqss_clk           2.604           1.695            (R-R)
   core_clk         core_clk            5.208           0.604            (R-R)
   core_clk         tac_clk             2.604           1.937            (R-R)
   core_clk         twd_clk             0.651           0.328            (R-R)
   core_clk         clk_sys             4.500           3.424            (R-R)
   tac_clk          core_clk            2.604           1.657            (R-R)
   tac_clk          tac_clk             2.604           0.255            (R-R)
   twd_clk          twd_clk             2.604           0.235            (R-R)
   clk_sys          core_clk            4.500           3.238            (R-R)
   clk_sys          clk_sys            10.417           4.203            (R-R)
   clk_pixel        clk_pixel          13.441           7.821            (R-R)
   cmos_pclk        cmos_pclk          10.000           7.985            (R-R)
   cmos_pclk        cmos_pclk           5.000           2.599            (F-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           0.000           0.098            (R-R)
   tdqss_clk        core_clk            0.000           0.070            (R-R)
   core_clk         tdqss_clk           0.000           0.056            (R-R)
   core_clk         core_clk            0.000           0.037            (R-R)
   core_clk         tac_clk             0.000           0.092            (R-R)
   core_clk         twd_clk            -1.953           1.994            (R-R)
   tac_clk          core_clk            0.000           0.271            (R-R)
   tac_clk          tac_clk             0.000           0.028            (R-R)
   twd_clk          twd_clk             0.000           0.038            (R-R)
   clk_sys          clk_sys             0.000           0.035            (R-R)
   clk_pixel        clk_pixel           0.000           0.071            (R-R)
   cmos_pclk        cmos_pclk           0.000           0.109            (R-R)
   cmos_pclk        cmos_pclk          -5.000           6.603            (F-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[10]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.235 (required time - arrival time)                                                                                 
Delay         : 1.373                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.486
--------------------------------------
End-of-path arrival time       : 3.351

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (121,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (121,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.337             0.450               3        (121,10)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__29558|in[0]                                                                                                       lut          0.054             0.504               3        (122,3) 
LUT__29558|out                                                                                                         lut          0.000             0.504              17        (122,3) 
o_dq_oe[0]                                                                                                             net          0.938             1.442              17        (122,3) 
   Routing elements:
      Manhattan distance of X:104, Y:3
o_dq_oe[10]                                                                                                            outpad       0.044             1.486              17        (18,0)  
o_dq_oe[10]                                                                                                            outpad       0.000             1.486               0        (18,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:195, Y:159
twd_clk~CLKOUT~24~1    outpad       0.044             1.855             554       (24,0)   
twd_clk~CLKOUT~24~1    outpad       0.000             1.855               0       (24,0)   

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[12]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.235 (required time - arrival time)                                                                                 
Delay         : 1.373                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.486
--------------------------------------
End-of-path arrival time       : 3.351

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (121,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (121,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.337             0.450               3        (121,10)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__29558|in[0]                                                                                                       lut          0.054             0.504               3        (122,3) 
LUT__29558|out                                                                                                         lut          0.000             0.504              17        (122,3) 
o_dq_oe[0]                                                                                                             net          0.938             1.442              17        (122,3) 
   Routing elements:
      Manhattan distance of X:104, Y:3
o_dq_oe[12]                                                                                                            outpad       0.044             1.486              17        (18,0)  
o_dq_oe[12]                                                                                                            outpad       0.000             1.486               0        (18,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:194, Y:159
twd_clk~CLKOUT~25~1    outpad       0.044             1.855             554       (25,0)   
twd_clk~CLKOUT~25~1    outpad       0.000             1.855               0       (25,0)   

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[9]                                                                                                           
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.321 (required time - arrival time)                                                                                 
Delay         : 1.287                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.400
--------------------------------------
End-of-path arrival time       : 3.265

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (121,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (121,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.337             0.450               3        (121,10)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__29558|in[0]                                                                                                       lut          0.054             0.504               3        (122,3) 
LUT__29558|out                                                                                                         lut          0.000             0.504              17        (122,3) 
o_dq_oe[0]                                                                                                             net          0.852             1.356              17        (122,3) 
   Routing elements:
      Manhattan distance of X:81, Y:3
o_dq_oe[9]                                                                                                             outpad       0.044             1.400              17        (41,0)  
o_dq_oe[9]                                                                                                             outpad       0.000             1.400               0        (41,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:178, Y:159
twd_clk~CLKOUT~41~1    outpad       0.044             1.855             554       (41,0)   
twd_clk~CLKOUT~41~1    outpad       0.000             1.855               0       (41,0)   

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[13]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.321 (required time - arrival time)                                                                                 
Delay         : 1.287                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.400
--------------------------------------
End-of-path arrival time       : 3.265

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (121,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (121,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.337             0.450               3        (121,10)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__29558|in[0]                                                                                                       lut          0.054             0.504               3        (122,3) 
LUT__29558|out                                                                                                         lut          0.000             0.504              17        (122,3) 
o_dq_oe[0]                                                                                                             net          0.852             1.356              17        (122,3) 
   Routing elements:
      Manhattan distance of X:81, Y:3
o_dq_oe[13]                                                                                                            outpad       0.044             1.400              17        (41,0)  
o_dq_oe[13]                                                                                                            outpad       0.000             1.400               0        (41,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:179, Y:159
twd_clk~CLKOUT~40~1    outpad       0.044             1.855             554       (40,0)   
twd_clk~CLKOUT~40~1    outpad       0.000             1.855               0       (40,0)   

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[7]                                                                                                           
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.369 (required time - arrival time)                                                                                 
Delay         : 1.239                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.352
--------------------------------------
End-of-path arrival time       : 3.217

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (121,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (121,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.337             0.450               3        (121,10)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__29558|in[0]                                                                                                       lut          0.054             0.504               3        (122,3) 
LUT__29558|out                                                                                                         lut          0.000             0.504              17        (122,3) 
o_dq_oe[0]                                                                                                             net          0.804             1.308              17        (122,3) 
   Routing elements:
      Manhattan distance of X:90, Y:3
o_dq_oe[7]                                                                                                             outpad       0.044             1.352              17        (212,0) 
o_dq_oe[7]                                                                                                             outpad       0.000             1.352               0        (212,0) 

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0       (219,159)
twd_clk                 inpad        0.110             0.110             554       (219,159)
twd_clk                 net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:29, Y:159
twd_clk~CLKOUT~190~1    outpad       0.044             1.855             554       (190,0)  
twd_clk~CLKOUT~190~1    outpad       0.000             1.855               0       (190,0)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[14]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.373 (required time - arrival time)                                                                                 
Delay         : 1.235                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.348
--------------------------------------
End-of-path arrival time       : 3.213

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (121,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (121,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.337             0.450               3        (121,10)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__29558|in[0]                                                                                                       lut          0.054             0.504               3        (122,3) 
LUT__29558|out                                                                                                         lut          0.000             0.504              17        (122,3) 
o_dq_oe[0]                                                                                                             net          0.800             1.304              17        (122,3) 
   Routing elements:
      Manhattan distance of X:115, Y:3
o_dq_oe[14]                                                                                                            outpad       0.044             1.348              17        (7,0)   
o_dq_oe[14]                                                                                                            outpad       0.000             1.348               0        (7,0)   

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:206, Y:159
twd_clk~CLKOUT~13~1    outpad       0.044             1.855             554       (13,0)   
twd_clk~CLKOUT~13~1    outpad       0.000             1.855               0       (13,0)   

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[15]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.373 (required time - arrival time)                                                                                 
Delay         : 1.235                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.348
--------------------------------------
End-of-path arrival time       : 3.213

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (121,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (121,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.337             0.450               3        (121,10)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__29558|in[0]                                                                                                       lut          0.054             0.504               3        (122,3) 
LUT__29558|out                                                                                                         lut          0.000             0.504              17        (122,3) 
o_dq_oe[0]                                                                                                             net          0.800             1.304              17        (122,3) 
   Routing elements:
      Manhattan distance of X:115, Y:3
o_dq_oe[15]                                                                                                            outpad       0.044             1.348              17        (7,0)   
o_dq_oe[15]                                                                                                            outpad       0.000             1.348               0        (7,0)   

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:205, Y:159
twd_clk~CLKOUT~14~1    outpad       0.044             1.855             554       (14,0)   
twd_clk~CLKOUT~14~1    outpad       0.000             1.855               0       (14,0)   

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[5]                                                                                                           
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.428 (required time - arrival time)                                                                                 
Delay         : 1.180                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.293
--------------------------------------
End-of-path arrival time       : 3.158

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (121,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (121,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.337             0.450               3        (121,10)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__29558|in[0]                                                                                                       lut          0.054             0.504               3        (122,3) 
LUT__29558|out                                                                                                         lut          0.000             0.504              17        (122,3) 
o_dq_oe[0]                                                                                                             net          0.745             1.249              17        (122,3) 
   Routing elements:
      Manhattan distance of X:45, Y:3
o_dq_oe[5]                                                                                                             outpad       0.044             1.293              17        (167,0) 
o_dq_oe[5]                                                                                                             outpad       0.000             1.293               0        (167,0) 

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0       (219,159)
twd_clk                 inpad        0.110             0.110             554       (219,159)
twd_clk                 net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:61, Y:159
twd_clk~CLKOUT~158~1    outpad       0.044             1.855             554       (158,0)  
twd_clk~CLKOUT~158~1    outpad       0.000             1.855               0       (158,0)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[1]                                                                                                           
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.428 (required time - arrival time)                                                                                 
Delay         : 1.180                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.293
--------------------------------------
End-of-path arrival time       : 3.158

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (121,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (121,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.337             0.450               3        (121,10)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__29558|in[0]                                                                                                       lut          0.054             0.504               3        (122,3) 
LUT__29558|out                                                                                                         lut          0.000             0.504              17        (122,3) 
o_dq_oe[0]                                                                                                             net          0.745             1.249              17        (122,3) 
   Routing elements:
      Manhattan distance of X:45, Y:3
o_dq_oe[1]                                                                                                             outpad       0.044             1.293              17        (167,0) 
o_dq_oe[1]                                                                                                             outpad       0.000             1.293               0        (167,0) 

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0       (219,159)
twd_clk                 inpad        0.110             0.110             554       (219,159)
twd_clk                 net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:60, Y:159
twd_clk~CLKOUT~159~1    outpad       0.044             1.855             554       (159,0)  
twd_clk~CLKOUT~159~1    outpad       0.000             1.855               0       (159,0)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[4]                                                                                                           
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.469 (required time - arrival time)                                                                                 
Delay         : 1.139                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.252
--------------------------------------
End-of-path arrival time       : 3.117

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.865             554       (121,10) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.113             0.113               3        (121,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.337             0.450               3        (121,10)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__29558|in[0]                                                                                                       lut          0.054             0.504               3        (122,3) 
LUT__29558|out                                                                                                         lut          0.000             0.504              17        (122,3) 
o_dq_oe[0]                                                                                                             net          0.704             1.208              17        (122,3) 
   Routing elements:
      Manhattan distance of X:91, Y:3
o_dq_oe[4]                                                                                                             outpad       0.044             1.252              17        (213,0) 
o_dq_oe[4]                                                                                                             outpad       0.000             1.252               0        (213,0) 

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0       (219,159)
twd_clk                 inpad        0.110             0.110             554       (219,159)
twd_clk                 net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:28, Y:159
twd_clk~CLKOUT~191~1    outpad       0.044             1.855             554       (191,0)  
twd_clk~CLKOUT~191~1    outpad       0.000             1.855               0       (191,0)  

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dqs_oe[1]~FF|CLK                  
Path End      : o_dqs_n_oe[1]                       
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.539 (required time - arrival time)
Delay         : 1.069                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.182
--------------------------------------
End-of-path arrival time       : 3.026

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
tdqss_clk             inpad        0.000             0.000               0        (110,0) 
tdqss_clk             inpad        0.110             0.110             124        (110,0) 
tdqss_clk             net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:42
o_dqs_oe[1]~FF|CLK    ff           0.000             1.844             124        (166,42)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
o_dqs_oe[1]~FF|Q    ff           0.113             0.113              5         (166,42)
o_dqs_n_oe[0]       net          1.025             1.138              5         (166,42)
   Routing elements:
      Manhattan distance of X:136, Y:42
o_dqs_n_oe[1]       outpad       0.044             1.182              5         (30,0)  
o_dqs_n_oe[1]       outpad       0.000             1.182              0         (30,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:77, Y:0
tdqss_clk~CLKOUT~33~1    outpad       0.044             1.834             124        (33,0) 
tdqss_clk~CLKOUT~33~1    outpad       0.000             1.834               0        (33,0) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dqs_oe[1]~FF|CLK                  
Path End      : o_dqs_oe[1]                         
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.539 (required time - arrival time)
Delay         : 1.069                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.182
--------------------------------------
End-of-path arrival time       : 3.026

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
tdqss_clk             inpad        0.000             0.000               0        (110,0) 
tdqss_clk             inpad        0.110             0.110             124        (110,0) 
tdqss_clk             net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:42
o_dqs_oe[1]~FF|CLK    ff           0.000             1.844             124        (166,42)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
o_dqs_oe[1]~FF|Q    ff           0.113             0.113              5         (166,42)
o_dqs_n_oe[0]       net          1.025             1.138              5         (166,42)
   Routing elements:
      Manhattan distance of X:137, Y:42
o_dqs_oe[1]         outpad       0.044             1.182              5         (29,0)  
o_dqs_oe[1]         outpad       0.000             1.182              0         (29,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:78, Y:0
tdqss_clk~CLKOUT~32~1    outpad       0.044             1.834             124        (32,0) 
tdqss_clk~CLKOUT~32~1    outpad       0.000             1.834               0        (32,0) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ba[0]~FF|CLK                        
Path End      : ba[0]                               
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.636 (required time - arrival time)
Delay         : 0.972                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.085
--------------------------------------
End-of-path arrival time       : 2.929

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
tdqss_clk       inpad        0.000             0.000               0        (110,0) 
tdqss_clk       inpad        0.110             0.110             124        (110,0) 
tdqss_clk       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:62
ba[0]~FF|CLK    ff           0.000             1.844             124        (166,62)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 ba[0]~FF|Q     ff           0.113             0.113              2         (166,62)
 ba[0]          net          0.928             1.041              2         (166,62)
   Routing elements:
      Manhattan distance of X:93, Y:62
 ba[0]          outpad       0.044             1.085              2         (73,0)  
 ba[0]          outpad       0.000             1.085              0         (73,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:36, Y:0
tdqss_clk~CLKOUT~74~1    outpad       0.044             1.834             124        (74,0) 
tdqss_clk~CLKOUT~74~1    outpad       0.000             1.834               0        (74,0) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : addr[3]~FF|CLK                      
Path End      : addr[3]                             
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.655 (required time - arrival time)
Delay         : 0.953                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.066
--------------------------------------
End-of-path arrival time       : 2.910

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:61
addr[3]~FF|CLK    ff           0.000             1.844             124        (166,61)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
addr[3]~FF|Q    ff           0.113             0.113              2         (166,61)
addr[3]         net          0.909             1.022              2         (166,61)
   Routing elements:
      Manhattan distance of X:115, Y:61
addr[3]         outpad       0.044             1.066              2         (51,0)  
addr[3]         outpad       0.000             1.066              0         (51,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:60, Y:0
tdqss_clk~CLKOUT~50~1    outpad       0.044             1.834             124        (50,0) 
tdqss_clk~CLKOUT~50~1    outpad       0.000             1.834               0        (50,0) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : addr[2]~FF|D                                                                                            
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.668 (required time - arrival time)                                                                    
Delay         : 0.635                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.826
--------------------------------------
End-of-path arrival time       : 3.670

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (156,82)

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[7] ram_8192x20     1.188             1.188              2         (156,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[6]               net             0.581             1.769              2         (156,82)
   Routing elements:
      Manhattan distance of X:17, Y:1
LUT__30994|in[0]                                                                                             lut             0.054             1.823              2         (173,81)
LUT__30994|out                                                                                               lut             0.000             1.823              2         (173,81)
addr[2]~FF|D                                                                                                 ff              0.003             1.826              2         (173,81)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:63, Y:81
addr[2]~FF|CLK    ff           0.000             1.844             124        (173,81)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : cs~FF|CLK                           
Path End      : cs                                  
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.673 (required time - arrival time)
Delay         : 0.935                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.048
--------------------------------------
End-of-path arrival time       : 2.892

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:63, Y:65
 cs~FF|CLK      ff           0.000             1.844             124        (173,65)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
  cs~FF|Q       ff           0.113             0.113              2         (173,65)
  cs            net          0.891             1.004              2         (173,65)
   Routing elements:
      Manhattan distance of X:78, Y:65
  cs            outpad       0.044             1.048              2         (95,0)  
  cs            outpad       0.000             1.048              0         (95,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:15, Y:0
tdqss_clk~CLKOUT~95~1    outpad       0.044             1.834             124        (95,0) 
tdqss_clk~CLKOUT~95~1    outpad       0.000             1.834               0        (95,0) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : odt~FF|CLK                          
Path End      : odt                                 
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.691 (required time - arrival time)
Delay         : 0.917                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.030
--------------------------------------
End-of-path arrival time       : 2.874

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:63
 odt~FF|CLK     ff           0.000             1.844             124        (166,63)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
  odt~FF|Q      ff           0.113             0.113              2         (166,63)
  odt           net          0.873             0.986              2         (166,63)
   Routing elements:
      Manhattan distance of X:95, Y:63
  odt           outpad       0.044             1.030              2         (71,0)  
  odt           outpad       0.000             1.030              0         (71,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:37, Y:0
tdqss_clk~CLKOUT~73~1    outpad       0.044             1.834             124        (73,0) 
tdqss_clk~CLKOUT~73~1    outpad       0.000             1.834               0        (73,0) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : addr[11]~FF|D                                                                                           
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.695 (required time - arrival time)                                                                    
Delay         : 0.608                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.799
--------------------------------------
End-of-path arrival time       : 3.643

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (156,82)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[18] ram_8192x20     1.188             1.188              2         (156,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[15]               net             0.554             1.742              2         (156,82)
   Routing elements:
      Manhattan distance of X:23, Y:15
LUT__31003|in[0]                                                                                              lut             0.054             1.796              2         (179,97)
LUT__31003|out                                                                                                lut             0.000             1.796              2         (179,97)
addr[11]~FF|D                                                                                                 ff              0.003             1.799              2         (179,97)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
tdqss_clk          inpad        0.000             0.000               0        (110,0) 
tdqss_clk          inpad        0.110             0.110             124        (110,0) 
tdqss_clk          net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:69, Y:97
addr[11]~FF|CLK    ff           0.000             1.844             124        (179,97)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : addr[5]~FF|CLK                      
Path End      : addr[5]                             
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.717 (required time - arrival time)
Delay         : 0.891                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.004
--------------------------------------
End-of-path arrival time       : 2.848

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:63, Y:75
addr[5]~FF|CLK    ff           0.000             1.844             124        (173,75)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
addr[5]~FF|Q    ff           0.113             0.113              2         (173,75)
addr[5]         net          0.847             0.960              2         (173,75)
   Routing elements:
      Manhattan distance of X:31, Y:75
addr[5]         outpad       0.044             1.004              2         (142,0) 
addr[5]         outpad       0.000             1.004              0         (142,0) 

Capture Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
tdqss_clk                 inpad        0.000             0.000               0        (110,0)
tdqss_clk                 inpad        0.110             0.110             124        (110,0)
tdqss_clk                 net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:32, Y:0
tdqss_clk~CLKOUT~142~1    outpad       0.044             1.834             124        (142,0)
tdqss_clk~CLKOUT~142~1    outpad       0.000             1.834               0        (142,0)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ba[1]~FF|CLK                        
Path End      : ba[1]                               
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.731 (required time - arrival time)
Delay         : 0.877                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.990
--------------------------------------
End-of-path arrival time       : 2.834

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
tdqss_clk       inpad        0.000             0.000               0        (110,0) 
tdqss_clk       inpad        0.110             0.110             124        (110,0) 
tdqss_clk       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:69
ba[1]~FF|CLK    ff           0.000             1.844             124        (166,69)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 ba[1]~FF|Q     ff           0.113             0.113              2         (166,69)
 ba[1]          net          0.833             0.946              2         (166,69)
   Routing elements:
      Manhattan distance of X:32, Y:69
 ba[1]          outpad       0.044             0.990              2         (134,0) 
 ba[1]          outpad       0.000             0.990              0         (134,0) 

Capture Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
tdqss_clk                 inpad        0.000             0.000               0        (110,0)
tdqss_clk                 inpad        0.110             0.110             124        (110,0)
tdqss_clk                 net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:22, Y:0
tdqss_clk~CLKOUT~132~1    outpad       0.044             1.834             124        (132,0)
tdqss_clk~CLKOUT~132~1    outpad       0.000             1.834               0        (132,0)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.963 (required time - arrival time)                                                                                               
Delay         : 0.358                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.474
--------------------------------------
End-of-path arrival time       : 2.318

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.844             124        (162,95)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                      ff         0.471             0.471              3        (162,95) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.474              3        (158,101)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:63
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.787             743       (158,101)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.982 (required time - arrival time)                                                                                               
Delay         : 0.389                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.505
--------------------------------------
End-of-path arrival time       : 2.349

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                            net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.844             124        (162,94)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                          ff         0.502             0.502              4         (162,94)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.505              4         (160,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.837             743       (160,90) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.025 (required time - arrival time)                                                                                               
Delay         : 0.346                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.462
--------------------------------------
End-of-path arrival time       : 2.306

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.844             124        (162,93)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                      ff         0.459             0.459              3         (162,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.462              3         (160,96)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.837             743       (160,96) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.058 (required time - arrival time)                                                                                               
Delay         : 0.313                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.429
--------------------------------------
End-of-path arrival time       : 2.273

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.844             124        (167,88)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                      ff         0.426             0.426              3         (167,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.429              3         (169,92)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             743       (169,92) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.068 (required time - arrival time)                                                                                               
Delay         : 0.303                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.419
--------------------------------------
End-of-path arrival time       : 2.263

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.844             124        (167,89)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                      ff         0.416             0.416              3         (167,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.419              3         (169,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             743       (169,90) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.175 (required time - arrival time)                                                                                               
Delay         : 0.146                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.262
--------------------------------------
End-of-path arrival time       : 2.106

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             124        (162,88)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                      ff         0.259             0.259              3         (162,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.262              3         (158,88)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.787             743       (158,88) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.236 (required time - arrival time)                                                                                               
Delay         : 0.135                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.251
--------------------------------------
End-of-path arrival time       : 2.095

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.844             124        (162,86)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                      ff         0.248             0.248              3         (162,86)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.251              3         (160,86)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             743       (160,86) 

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.695 (required time - arrival time)                                                                                                                       
Delay         : 0.652                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.856
--------------------------------------
End-of-path arrival time       : 2.643

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (139,56) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (139,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.652             0.765             730        (139,56)
   Routing elements:
      Manhattan distance of X:27, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.856             730        (166,79)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.844             124        (166,79)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.695 (required time - arrival time)                                                                                                                       
Delay         : 0.652                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.856
--------------------------------------
End-of-path arrival time       : 2.643

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (139,56) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (139,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.652             0.765             730        (139,56)
   Routing elements:
      Manhattan distance of X:27, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.856             730        (166,78)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.844             124        (166,78)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.695 (required time - arrival time)                                                                                                                       
Delay         : 0.652                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.856
--------------------------------------
End-of-path arrival time       : 2.643

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (139,56) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (139,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.652             0.765             730        (139,56)
   Routing elements:
      Manhattan distance of X:27, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.856             730        (166,68)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.844             124        (166,68)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR
Launch Clock  : core_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                       
Slack         : 1.695 (required time - arrival time)                                                                   
Delay         : 0.652                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.856
--------------------------------------
End-of-path arrival time       : 2.643

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (139,56) 

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q       ff          0.113             0.113             730        (139,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn            net         0.652             0.765             730        (139,56)
   Routing elements:
      Manhattan distance of X:27, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR     ff          0.091             0.856             730        (166,67)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                   inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                   inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                   net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.844             124        (166,67)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 1.894 (required time - arrival time)                                                                                               
Delay         : 0.486                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.607
--------------------------------------
End-of-path arrival time       : 2.444

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                               net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.837             743       (160,98) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                        ff         0.604             0.604              4        (160,98) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.607              4        (162,104)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                inpad        0.110             0.110             124       (110,0)  
tdqss_clk                                                                                                                                net          1.734             1.844             124       (110,0)  
   Routing elements:
      Manhattan distance of X:52, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.844             124       (162,104)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 1.930 (required time - arrival time)                                                                                               
Delay         : 0.450                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.571
--------------------------------------
End-of-path arrival time       : 2.408

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.837             743       (160,93) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                    ff         0.568             0.568              3         (160,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.571              3         (166,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.844             124        (166,80)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 1.952 (required time - arrival time)                                                                                         
Delay         : 0.428                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.549
--------------------------------------
End-of-path arrival time       : 2.386

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.837             743       (169,83) 

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q               ff         0.546             0.546              2         (169,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D      ff         0.003             0.549              2         (173,69)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                          net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:63, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.844             124        (173,69)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 1.996 (required time - arrival time)                                                                                               
Delay         : 0.384                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.505
--------------------------------------
End-of-path arrival time       : 2.342

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             743       (160,95) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                    ff         0.502             0.502              3         (160,95)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.505              3         (167,91)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.844             124        (167,91)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.126 (required time - arrival time)                                                                                               
Delay         : 0.309                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.425
--------------------------------------
End-of-path arrival time       : 2.212

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.787             743       (158,91) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                    ff         0.422             0.422              3         (158,91)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.425              3         (162,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.844             124        (162,90)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.127 (required time - arrival time)                                                                                               
Delay         : 0.253                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.374
--------------------------------------
End-of-path arrival time       : 2.211

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:49, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.837             743       (170,91) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                    ff         0.371             0.371              3         (170,91)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.374              3         (167,96)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.844             124        (167,96)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.604 (required time - arrival time)                                                                                
Delay         : 3.303                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.494
--------------------------------------
End-of-path arrival time       : 6.281

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              74       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.680             1.868              74       (132,122)
   Routing elements:
      Manhattan distance of X:85, Y:0
LUT__31434|in[2]                                                                                                     lut             0.054             1.922              74       (217,122)
LUT__31434|out                                                                                                       lut             0.000             1.922               2       (217,122)
n20216                                                                                                               net             0.483             2.405               2       (217,122)
   Routing elements:
      Manhattan distance of X:72, Y:5
LUT__31435|in[3]                                                                                                     lut             0.054             2.459               2       (145,117)
LUT__31435|out                                                                                                       lut             0.000             2.459               2       (145,117)
n20217                                                                                                               net             0.182             2.641               2       (145,117)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__31436|in[1]                                                                                                     lut             0.054             2.695               2       (136,117)
LUT__31436|out                                                                                                       lut             0.000             2.695               2       (136,117)
n20218                                                                                                               net             0.284             2.979               2       (136,117)
   Routing elements:
      Manhattan distance of X:11, Y:5
LUT__31437|in[3]                                                                                                     lut             0.054             3.033               2       (125,112)
LUT__31437|out                                                                                                       lut             0.000             3.033               2       (125,112)
n20219                                                                                                               net             0.315             3.348               2       (125,112)
   Routing elements:
      Manhattan distance of X:15, Y:5
LUT__31438|in[3]                                                                                                     lut             0.054             3.402               2       (110,107)
LUT__31438|out                                                                                                       lut             0.000             3.402               3       (110,107)
n20220                                                                                                               net             0.177             3.579               3       (110,107)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31668|in[0]                                                                                                     lut             0.054             3.633               3       (104,107)
LUT__31668|out                                                                                                       lut             0.000             3.633               4       (104,107)
n20394                                                                                                               net             0.085             3.718               4       (104,107)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31677|in[0]                                                                                                     lut             0.054             3.772               4       (104,106)
LUT__31677|out                                                                                                       lut             0.000             3.772               2       (104,106)
n20402                                                                                                               net             0.190             3.962               2       (104,106)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31678|in[0]                                                                                                     lut             0.054             4.016               2       (98,106) 
LUT__31678|out                                                                                                       lut             0.000             4.016               2       (98,106) 
n20403                                                                                                               net             0.202             4.218               2       (98,106) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__31679|in[2]                                                                                                     lut             0.054             4.272               2       (98,113) 
LUT__31679|out                                                                                                       lut             0.000             4.272               2       (98,113) 
n20404                                                                                                               net             0.165             4.437               2       (98,113) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31680|in[2]                                                                                                     lut             0.054             4.491               2       (104,113)
LUT__31680|out                                                                                                       lut             0.000             4.491               2       (104,113)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D ff              0.003             4.494               2       (104,113)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|CLK    ff           0.000             1.787             743       (104,113)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.616 (required time - arrival time)                                                                                
Delay         : 3.291                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.482
--------------------------------------
End-of-path arrival time       : 6.269

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:102, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (117,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              41       (117,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.735             1.923              41       (117,122)
   Routing elements:
      Manhattan distance of X:99, Y:3
LUT__31494|in[3]                                                                                                     lut             0.055             1.978              41       (216,119)
LUT__31494|out                                                                                                       lut             0.000             1.978               2       (216,119)
n20276                                                                                                               net             0.486             2.464               2       (216,119)
   Routing elements:
      Manhattan distance of X:75, Y:0
LUT__31495|in[3]                                                                                                     lut             0.055             2.519               2       (141,119)
LUT__31495|out                                                                                                       lut             0.000             2.519               2       (141,119)
n20277                                                                                                               net             0.266             2.785               2       (141,119)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__31496|in[1]                                                                                                     lut             0.054             2.839               2       (131,116)
LUT__31496|out                                                                                                       lut             0.000             2.839               2       (131,116)
n20278                                                                                                               net             0.053             2.892               2       (131,116)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31502|in[2]                                                                                                     lut             0.054             2.946               2       (131,115)
LUT__31502|out                                                                                                       lut             0.000             2.946               2       (131,115)
n20284                                                                                                               net             0.504             3.450               2       (131,115)
   Routing elements:
      Manhattan distance of X:22, Y:9
LUT__31524|in[2]                                                                                                     lut             0.054             3.504               2       (109,106)
LUT__31524|out                                                                                                       lut             0.000             3.504               5       (109,106)
n20306                                                                                                               net             0.220             3.724               5       (109,106)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31646|in[0]                                                                                                     lut             0.054             3.778               5       (103,101)
LUT__31646|out                                                                                                       lut             0.000             3.778               2       (103,101)
n20375                                                                                                               net             0.164             3.942               2       (103,101)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31648|in[0]                                                                                                     lut             0.054             3.996               2       (98,101) 
LUT__31648|out                                                                                                       lut             0.000             3.996               2       (98,101) 
n20377                                                                                                               net             0.216             4.212               2       (98,101) 
   Routing elements:
      Manhattan distance of X:0, Y:10
LUT__31649|in[2]                                                                                                     lut             0.054             4.266               2       (98,111) 
LUT__31649|out                                                                                                       lut             0.000             4.266               2       (98,111) 
n20378                                                                                                               net             0.159             4.425               2       (98,111) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31650|in[3]                                                                                                     lut             0.054             4.479               2       (104,111)
LUT__31650|out                                                                                                       lut             0.000             4.479               2       (104,111)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             4.482               2       (104,111)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             1.787             743       (104,111)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.625 (required time - arrival time)                                                                                
Delay         : 3.282                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.473
--------------------------------------
End-of-path arrival time       : 6.260

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              74       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.680             1.868              74       (132,122)
   Routing elements:
      Manhattan distance of X:85, Y:0
LUT__31434|in[2]                                                                                                     lut             0.054             1.922              74       (217,122)
LUT__31434|out                                                                                                       lut             0.000             1.922               2       (217,122)
n20216                                                                                                               net             0.483             2.405               2       (217,122)
   Routing elements:
      Manhattan distance of X:72, Y:5
LUT__31435|in[3]                                                                                                     lut             0.054             2.459               2       (145,117)
LUT__31435|out                                                                                                       lut             0.000             2.459               2       (145,117)
n20217                                                                                                               net             0.182             2.641               2       (145,117)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__31436|in[1]                                                                                                     lut             0.054             2.695               2       (136,117)
LUT__31436|out                                                                                                       lut             0.000             2.695               2       (136,117)
n20218                                                                                                               net             0.284             2.979               2       (136,117)
   Routing elements:
      Manhattan distance of X:11, Y:5
LUT__31437|in[3]                                                                                                     lut             0.054             3.033               2       (125,112)
LUT__31437|out                                                                                                       lut             0.000             3.033               2       (125,112)
n20219                                                                                                               net             0.315             3.348               2       (125,112)
   Routing elements:
      Manhattan distance of X:15, Y:5
LUT__31438|in[3]                                                                                                     lut             0.054             3.402               2       (110,107)
LUT__31438|out                                                                                                       lut             0.000             3.402               3       (110,107)
n20220                                                                                                               net             0.224             3.626               3       (110,107)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__31439|in[1]                                                                                                     lut             0.054             3.680               3       (100,104)
LUT__31439|out                                                                                                       lut             0.000             3.680               4       (100,104)
n20221                                                                                                               net             0.103             3.783               4       (100,104)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__31653|in[0]                                                                                                     lut             0.054             3.837               4       (100,106)
LUT__31653|out                                                                                                       lut             0.000             3.837               3       (100,106)
n20381                                                                                                               net             0.104             3.941               3       (100,106)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__31678|in[1]                                                                                                     lut             0.054             3.995               3       (98,106) 
LUT__31678|out                                                                                                       lut             0.000             3.995               2       (98,106) 
n20403                                                                                                               net             0.202             4.197               2       (98,106) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__31679|in[2]                                                                                                     lut             0.054             4.251               2       (98,113) 
LUT__31679|out                                                                                                       lut             0.000             4.251               2       (98,113) 
n20404                                                                                                               net             0.165             4.416               2       (98,113) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31680|in[2]                                                                                                     lut             0.054             4.470               2       (104,113)
LUT__31680|out                                                                                                       lut             0.000             4.470               2       (104,113)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D ff              0.003             4.473               2       (104,113)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|CLK    ff           0.000             1.787             743       (104,113)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.666 (required time - arrival time)                                                                                
Delay         : 3.241                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.432
--------------------------------------
End-of-path arrival time       : 6.219

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:102, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (117,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              74       (117,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[10]             net             0.685             1.873              74       (117,122)
   Routing elements:
      Manhattan distance of X:99, Y:3
LUT__31494|in[2]                                                                                                     lut             0.055             1.928              74       (216,119)
LUT__31494|out                                                                                                       lut             0.000             1.928               2       (216,119)
n20276                                                                                                               net             0.486             2.414               2       (216,119)
   Routing elements:
      Manhattan distance of X:75, Y:0
LUT__31495|in[3]                                                                                                     lut             0.055             2.469               2       (141,119)
LUT__31495|out                                                                                                       lut             0.000             2.469               2       (141,119)
n20277                                                                                                               net             0.266             2.735               2       (141,119)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__31496|in[1]                                                                                                     lut             0.054             2.789               2       (131,116)
LUT__31496|out                                                                                                       lut             0.000             2.789               2       (131,116)
n20278                                                                                                               net             0.053             2.842               2       (131,116)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31502|in[2]                                                                                                     lut             0.054             2.896               2       (131,115)
LUT__31502|out                                                                                                       lut             0.000             2.896               2       (131,115)
n20284                                                                                                               net             0.504             3.400               2       (131,115)
   Routing elements:
      Manhattan distance of X:22, Y:9
LUT__31524|in[2]                                                                                                     lut             0.054             3.454               2       (109,106)
LUT__31524|out                                                                                                       lut             0.000             3.454               5       (109,106)
n20306                                                                                                               net             0.220             3.674               5       (109,106)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31646|in[0]                                                                                                     lut             0.054             3.728               5       (103,101)
LUT__31646|out                                                                                                       lut             0.000             3.728               2       (103,101)
n20375                                                                                                               net             0.164             3.892               2       (103,101)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31648|in[0]                                                                                                     lut             0.054             3.946               2       (98,101) 
LUT__31648|out                                                                                                       lut             0.000             3.946               2       (98,101) 
n20377                                                                                                               net             0.216             4.162               2       (98,101) 
   Routing elements:
      Manhattan distance of X:0, Y:10
LUT__31649|in[2]                                                                                                     lut             0.054             4.216               2       (98,111) 
LUT__31649|out                                                                                                       lut             0.000             4.216               2       (98,111) 
n20378                                                                                                               net             0.159             4.375               2       (98,111) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31650|in[3]                                                                                                     lut             0.054             4.429               2       (104,111)
LUT__31650|out                                                                                                       lut             0.000             4.429               2       (104,111)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             4.432               2       (104,111)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             1.787             743       (104,111)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.699 (required time - arrival time)                                                                                
Delay         : 3.208                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.399
--------------------------------------
End-of-path arrival time       : 6.186

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              39       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.585             1.773              39       (132,122)
   Routing elements:
      Manhattan distance of X:85, Y:0
LUT__31434|in[3]                                                                                                     lut             0.054             1.827              39       (217,122)
LUT__31434|out                                                                                                       lut             0.000             1.827               2       (217,122)
n20216                                                                                                               net             0.483             2.310               2       (217,122)
   Routing elements:
      Manhattan distance of X:72, Y:5
LUT__31435|in[3]                                                                                                     lut             0.054             2.364               2       (145,117)
LUT__31435|out                                                                                                       lut             0.000             2.364               2       (145,117)
n20217                                                                                                               net             0.182             2.546               2       (145,117)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__31436|in[1]                                                                                                     lut             0.054             2.600               2       (136,117)
LUT__31436|out                                                                                                       lut             0.000             2.600               2       (136,117)
n20218                                                                                                               net             0.284             2.884               2       (136,117)
   Routing elements:
      Manhattan distance of X:11, Y:5
LUT__31437|in[3]                                                                                                     lut             0.054             2.938               2       (125,112)
LUT__31437|out                                                                                                       lut             0.000             2.938               2       (125,112)
n20219                                                                                                               net             0.315             3.253               2       (125,112)
   Routing elements:
      Manhattan distance of X:15, Y:5
LUT__31438|in[3]                                                                                                     lut             0.054             3.307               2       (110,107)
LUT__31438|out                                                                                                       lut             0.000             3.307               3       (110,107)
n20220                                                                                                               net             0.177             3.484               3       (110,107)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31668|in[0]                                                                                                     lut             0.054             3.538               3       (104,107)
LUT__31668|out                                                                                                       lut             0.000             3.538               4       (104,107)
n20394                                                                                                               net             0.085             3.623               4       (104,107)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31677|in[0]                                                                                                     lut             0.054             3.677               4       (104,106)
LUT__31677|out                                                                                                       lut             0.000             3.677               2       (104,106)
n20402                                                                                                               net             0.190             3.867               2       (104,106)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31678|in[0]                                                                                                     lut             0.054             3.921               2       (98,106) 
LUT__31678|out                                                                                                       lut             0.000             3.921               2       (98,106) 
n20403                                                                                                               net             0.202             4.123               2       (98,106) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__31679|in[2]                                                                                                     lut             0.054             4.177               2       (98,113) 
LUT__31679|out                                                                                                       lut             0.000             4.177               2       (98,113) 
n20404                                                                                                               net             0.165             4.342               2       (98,113) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31680|in[2]                                                                                                     lut             0.054             4.396               2       (104,113)
LUT__31680|out                                                                                                       lut             0.000             4.396               2       (104,113)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D ff              0.003             4.399               2       (104,113)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|CLK    ff           0.000             1.787             743       (104,113)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.720 (required time - arrival time)                                                                                
Delay         : 3.187                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.378
--------------------------------------
End-of-path arrival time       : 6.165

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              39       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.585             1.773              39       (132,122)
   Routing elements:
      Manhattan distance of X:85, Y:0
LUT__31434|in[3]                                                                                                     lut             0.054             1.827              39       (217,122)
LUT__31434|out                                                                                                       lut             0.000             1.827               2       (217,122)
n20216                                                                                                               net             0.483             2.310               2       (217,122)
   Routing elements:
      Manhattan distance of X:72, Y:5
LUT__31435|in[3]                                                                                                     lut             0.054             2.364               2       (145,117)
LUT__31435|out                                                                                                       lut             0.000             2.364               2       (145,117)
n20217                                                                                                               net             0.182             2.546               2       (145,117)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__31436|in[1]                                                                                                     lut             0.054             2.600               2       (136,117)
LUT__31436|out                                                                                                       lut             0.000             2.600               2       (136,117)
n20218                                                                                                               net             0.284             2.884               2       (136,117)
   Routing elements:
      Manhattan distance of X:11, Y:5
LUT__31437|in[3]                                                                                                     lut             0.054             2.938               2       (125,112)
LUT__31437|out                                                                                                       lut             0.000             2.938               2       (125,112)
n20219                                                                                                               net             0.315             3.253               2       (125,112)
   Routing elements:
      Manhattan distance of X:15, Y:5
LUT__31438|in[3]                                                                                                     lut             0.054             3.307               2       (110,107)
LUT__31438|out                                                                                                       lut             0.000             3.307               3       (110,107)
n20220                                                                                                               net             0.224             3.531               3       (110,107)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__31439|in[1]                                                                                                     lut             0.054             3.585               3       (100,104)
LUT__31439|out                                                                                                       lut             0.000             3.585               4       (100,104)
n20221                                                                                                               net             0.103             3.688               4       (100,104)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__31653|in[0]                                                                                                     lut             0.054             3.742               4       (100,106)
LUT__31653|out                                                                                                       lut             0.000             3.742               3       (100,106)
n20381                                                                                                               net             0.104             3.846               3       (100,106)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__31678|in[1]                                                                                                     lut             0.054             3.900               3       (98,106) 
LUT__31678|out                                                                                                       lut             0.000             3.900               2       (98,106) 
n20403                                                                                                               net             0.202             4.102               2       (98,106) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__31679|in[2]                                                                                                     lut             0.054             4.156               2       (98,113) 
LUT__31679|out                                                                                                       lut             0.000             4.156               2       (98,113) 
n20404                                                                                                               net             0.165             4.321               2       (98,113) 
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31680|in[2]                                                                                                     lut             0.054             4.375               2       (104,113)
LUT__31680|out                                                                                                       lut             0.000             4.375               2       (104,113)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|D ff              0.003             4.378               2       (104,113)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FF|CLK    ff           0.000             1.787             743       (104,113)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.763 (required time - arrival time)                                                                                
Delay         : 3.144                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.335
--------------------------------------
End-of-path arrival time       : 6.122

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:102, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (117,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              41       (117,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.735             1.923              41       (117,122)
   Routing elements:
      Manhattan distance of X:99, Y:3
LUT__31494|in[3]                                                                                                     lut             0.055             1.978              41       (216,119)
LUT__31494|out                                                                                                       lut             0.000             1.978               2       (216,119)
n20276                                                                                                               net             0.486             2.464               2       (216,119)
   Routing elements:
      Manhattan distance of X:75, Y:0
LUT__31495|in[3]                                                                                                     lut             0.055             2.519               2       (141,119)
LUT__31495|out                                                                                                       lut             0.000             2.519               2       (141,119)
n20277                                                                                                               net             0.266             2.785               2       (141,119)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__31496|in[1]                                                                                                     lut             0.054             2.839               2       (131,116)
LUT__31496|out                                                                                                       lut             0.000             2.839               2       (131,116)
n20278                                                                                                               net             0.053             2.892               2       (131,116)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31502|in[2]                                                                                                     lut             0.054             2.946               2       (131,115)
LUT__31502|out                                                                                                       lut             0.000             2.946               2       (131,115)
n20284                                                                                                               net             0.504             3.450               2       (131,115)
   Routing elements:
      Manhattan distance of X:22, Y:9
LUT__31524|in[2]                                                                                                     lut             0.054             3.504               2       (109,106)
LUT__31524|out                                                                                                       lut             0.000             3.504               5       (109,106)
n20306                                                                                                               net             0.245             3.749               5       (109,106)
   Routing elements:
      Manhattan distance of X:10, Y:6
LUT__31597|in[1]                                                                                                     lut             0.055             3.804               5       (99,100) 
LUT__31597|out                                                                                                       lut             0.000             3.804               4       (99,100) 
n20356                                                                                                               net             0.142             3.946               4       (99,100) 
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__31654|in[0]                                                                                                     lut             0.054             4.000               4       (100,105)
LUT__31654|out                                                                                                       lut             0.000             4.000               2       (100,105)
n20382                                                                                                               net             0.095             4.095               2       (100,105)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__31658|in[0]                                                                                                     lut             0.055             4.150               2       (99,105) 
LUT__31658|out                                                                                                       lut             0.000             4.150               2       (99,105) 
n20386                                                                                                               net             0.128             4.278               2       (99,105) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31659|in[3]                                                                                                     lut             0.054             4.332               2       (104,105)
LUT__31659|out                                                                                                       lut             0.000             4.332               2       (104,105)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D ff              0.003             4.335               2       (104,105)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|CLK    ff           0.000             1.787             743       (104,105)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.773 (required time - arrival time)                                                                                
Delay         : 3.134                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.325
--------------------------------------
End-of-path arrival time       : 6.112

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              74       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.680             1.868              74       (132,122)
   Routing elements:
      Manhattan distance of X:85, Y:0
LUT__31434|in[2]                                                                                                     lut             0.054             1.922              74       (217,122)
LUT__31434|out                                                                                                       lut             0.000             1.922               2       (217,122)
n20216                                                                                                               net             0.483             2.405               2       (217,122)
   Routing elements:
      Manhattan distance of X:72, Y:5
LUT__31435|in[3]                                                                                                     lut             0.054             2.459               2       (145,117)
LUT__31435|out                                                                                                       lut             0.000             2.459               2       (145,117)
n20217                                                                                                               net             0.182             2.641               2       (145,117)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__31436|in[1]                                                                                                     lut             0.054             2.695               2       (136,117)
LUT__31436|out                                                                                                       lut             0.000             2.695               2       (136,117)
n20218                                                                                                               net             0.284             2.979               2       (136,117)
   Routing elements:
      Manhattan distance of X:11, Y:5
LUT__31437|in[3]                                                                                                     lut             0.054             3.033               2       (125,112)
LUT__31437|out                                                                                                       lut             0.000             3.033               2       (125,112)
n20219                                                                                                               net             0.315             3.348               2       (125,112)
   Routing elements:
      Manhattan distance of X:15, Y:5
LUT__31438|in[3]                                                                                                     lut             0.054             3.402               2       (110,107)
LUT__31438|out                                                                                                       lut             0.000             3.402               3       (110,107)
n20220                                                                                                               net             0.177             3.579               3       (110,107)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31668|in[0]                                                                                                     lut             0.054             3.633               3       (104,107)
LUT__31668|out                                                                                                       lut             0.000             3.633               4       (104,107)
n20394                                                                                                               net             0.187             3.820               4       (104,107)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__31670|in[1]                                                                                                     lut             0.055             3.875               4       (99,108) 
LUT__31670|out                                                                                                       lut             0.000             3.875               2       (99,108) 
n20396                                                                                                               net             0.184             4.059               2       (99,108) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31673|in[1]                                                                                                     lut             0.054             4.113               2       (94,108) 
LUT__31673|out                                                                                                       lut             0.000             4.113               2       (94,108) 
n20399                                                                                                               net             0.155             4.268               2       (94,108) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__31674|in[3]                                                                                                     lut             0.054             4.322               2       (94,110) 
LUT__31674|out                                                                                                       lut             0.000             4.322               2       (94,110) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF|D ff              0.003             4.325               2       (94,110) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF|CLK    ff           0.000             1.787             743       (94,110) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.776 (required time - arrival time)                                                                                
Delay         : 3.131                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.322
--------------------------------------
End-of-path arrival time       : 6.109

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              74       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.680             1.868              74       (132,122)
   Routing elements:
      Manhattan distance of X:85, Y:0
LUT__31434|in[2]                                                                                                     lut             0.054             1.922              74       (217,122)
LUT__31434|out                                                                                                       lut             0.000             1.922               2       (217,122)
n20216                                                                                                               net             0.483             2.405               2       (217,122)
   Routing elements:
      Manhattan distance of X:72, Y:5
LUT__31435|in[3]                                                                                                     lut             0.054             2.459               2       (145,117)
LUT__31435|out                                                                                                       lut             0.000             2.459               2       (145,117)
n20217                                                                                                               net             0.182             2.641               2       (145,117)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__31436|in[1]                                                                                                     lut             0.054             2.695               2       (136,117)
LUT__31436|out                                                                                                       lut             0.000             2.695               2       (136,117)
n20218                                                                                                               net             0.284             2.979               2       (136,117)
   Routing elements:
      Manhattan distance of X:11, Y:5
LUT__31437|in[3]                                                                                                     lut             0.054             3.033               2       (125,112)
LUT__31437|out                                                                                                       lut             0.000             3.033               2       (125,112)
n20219                                                                                                               net             0.315             3.348               2       (125,112)
   Routing elements:
      Manhattan distance of X:15, Y:5
LUT__31438|in[3]                                                                                                     lut             0.054             3.402               2       (110,107)
LUT__31438|out                                                                                                       lut             0.000             3.402               3       (110,107)
n20220                                                                                                               net             0.177             3.579               3       (110,107)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31668|in[0]                                                                                                     lut             0.054             3.633               3       (104,107)
LUT__31668|out                                                                                                       lut             0.000             3.633               4       (104,107)
n20394                                                                                                               net             0.232             3.865               4       (104,107)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__31690|in[2]                                                                                                     lut             0.055             3.920               4       (99,103) 
LUT__31690|out                                                                                                       lut             0.000             3.920               2       (99,103) 
n20413                                                                                                               net             0.133             4.053               2       (99,103) 
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__31691|in[1]                                                                                                     lut             0.054             4.107               2       (97,108) 
LUT__31691|out                                                                                                       lut             0.000             4.107               2       (97,108) 
n20414                                                                                                               net             0.158             4.265               2       (97,108) 
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__31693|in[0]                                                                                                     lut             0.054             4.319               2       (94,113) 
LUT__31693|out                                                                                                       lut             0.000             4.319               2       (94,113) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.322               2       (94,113) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:125, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.787             743       (94,113) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.787 (required time - arrival time)                                                                                
Delay         : 3.120                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.311
--------------------------------------
End-of-path arrival time       : 6.098

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              74       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.680             1.868              74       (132,122)
   Routing elements:
      Manhattan distance of X:85, Y:0
LUT__31434|in[2]                                                                                                     lut             0.054             1.922              74       (217,122)
LUT__31434|out                                                                                                       lut             0.000             1.922               2       (217,122)
n20216                                                                                                               net             0.483             2.405               2       (217,122)
   Routing elements:
      Manhattan distance of X:72, Y:5
LUT__31435|in[3]                                                                                                     lut             0.054             2.459               2       (145,117)
LUT__31435|out                                                                                                       lut             0.000             2.459               2       (145,117)
n20217                                                                                                               net             0.182             2.641               2       (145,117)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__31436|in[1]                                                                                                     lut             0.054             2.695               2       (136,117)
LUT__31436|out                                                                                                       lut             0.000             2.695               2       (136,117)
n20218                                                                                                               net             0.284             2.979               2       (136,117)
   Routing elements:
      Manhattan distance of X:11, Y:5
LUT__31437|in[3]                                                                                                     lut             0.054             3.033               2       (125,112)
LUT__31437|out                                                                                                       lut             0.000             3.033               2       (125,112)
n20219                                                                                                               net             0.315             3.348               2       (125,112)
   Routing elements:
      Manhattan distance of X:15, Y:5
LUT__31438|in[3]                                                                                                     lut             0.054             3.402               2       (110,107)
LUT__31438|out                                                                                                       lut             0.000             3.402               3       (110,107)
n20220                                                                                                               net             0.224             3.626               3       (110,107)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__31439|in[1]                                                                                                     lut             0.054             3.680               3       (100,104)
LUT__31439|out                                                                                                       lut             0.000             3.680               4       (100,104)
n20221                                                                                                               net             0.103             3.783               4       (100,104)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__31653|in[0]                                                                                                     lut             0.054             3.837               4       (100,106)
LUT__31653|out                                                                                                       lut             0.000             3.837               3       (100,106)
n20381                                                                                                               net             0.085             3.922               3       (100,106)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31654|in[3]                                                                                                     lut             0.054             3.976               3       (100,105)
LUT__31654|out                                                                                                       lut             0.000             3.976               2       (100,105)
n20382                                                                                                               net             0.095             4.071               2       (100,105)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__31658|in[0]                                                                                                     lut             0.055             4.126               2       (99,105) 
LUT__31658|out                                                                                                       lut             0.000             4.126               2       (99,105) 
n20386                                                                                                               net             0.128             4.254               2       (99,105) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31659|in[3]                                                                                                     lut             0.054             4.308               2       (104,105)
LUT__31659|out                                                                                                       lut             0.000             4.308               2       (104,105)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D ff              0.003             4.311               2       (104,105)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|CLK    ff           0.000             1.787             743       (104,105)

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 1.937 (required time - arrival time)                                                                                     
Delay         : 0.512                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.628
--------------------------------------
End-of-path arrival time       : 2.415

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.787             743       (91,50)  

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q       ff         0.625             0.625              2         (91,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D      ff         0.003             0.628              2         (78,37)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                       inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                       net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:33, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.858             283        (78,37)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 1.971 (required time - arrival time)                                                                                                   
Delay         : 0.478                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.594
--------------------------------------
End-of-path arrival time       : 2.381

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.787             743       (91,73)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                      ff         0.591             0.591              3         (91,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.594              3         (89,60)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.858             283        (89,60)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.083 (required time - arrival time)                                                                                                   
Delay         : 0.366                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.482
--------------------------------------
End-of-path arrival time       : 2.269

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.787             743       (91,75)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                      ff         0.479             0.479              3         (91,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.482              3         (90,62)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.858             283        (90,62)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.122 (required time - arrival time)                                                                                                   
Delay         : 0.327                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.443
--------------------------------------
End-of-path arrival time       : 2.230

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:130, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.787             743       (89,73)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                          ff         0.440             0.440              5         (89,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.443              5         (90,65)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.858             283        (90,65)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.135 (required time - arrival time)                                                                                                   
Delay         : 0.314                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.430
--------------------------------------
End-of-path arrival time       : 2.217

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (91,71)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                      ff         0.427             0.427              3         (91,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.430              3         (90,67)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.858             283        (90,67)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.138 (required time - arrival time)                                                                                                   
Delay         : 0.311                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.427
--------------------------------------
End-of-path arrival time       : 2.214

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.787             743       (91,72)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                      ff         0.424             0.424              3         (91,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.427              3         (89,66)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.858             283        (89,66)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.183 (required time - arrival time)                                                                                                   
Delay         : 0.266                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.382
--------------------------------------
End-of-path arrival time       : 2.169

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (91,70)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                      ff         0.379             0.379              3         (91,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.382              3         (90,60)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.858             283        (90,60)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.241 (required time - arrival time)                                                                                                   
Delay         : 0.208                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.324
--------------------------------------
End-of-path arrival time       : 2.111

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:130, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.787             743       (89,74)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                      ff         0.321             0.321              3         (89,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.324              3         (89,64)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.858             283        (89,64)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 0.328 (required time - arrival time)                                                                                   
Delay         : 0.225                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.341
--------------------------------------
End-of-path arrival time       : 2.128

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.915
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.456

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.787             743       (139,49) 

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q      ff         0.338             0.338              2         (139,49)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D      ff         0.003             0.341              2         (139,40)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                    net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:80, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.915             554       (139,40) 

################################################################################
Path Detail Report (core_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 3.424 (required time - arrival time)                                                                                                                    
Delay         : 0.812                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.016
--------------------------------------
End-of-path arrival time       : 2.803

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:134, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (85,84)  

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             131        (85,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.812             0.925             131        (85,84) 
   Routing elements:
      Manhattan distance of X:43, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR     ff          0.091             1.016             131        (128,54)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                                      inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                                      net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:128, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|CLK    ff           0.000             1.837             1485       (128,54)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR  
Launch Clock  : core_clk (RISE)                                                                               
Capture Clock : clk_sys (RISE)                                                                                
Slack         : 3.424 (required time - arrival time)                                                          
Delay         : 0.812                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.016
--------------------------------------
End-of-path arrival time       : 2.803

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:134, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (85,84)  

Data Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q     ff          0.113             0.113             131        (85,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done          net         0.812             0.925             131        (85,84) 
   Routing elements:
      Manhattan distance of X:43, Y:19
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR     ff          0.091             1.016             131        (128,65)

Capture Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk_sys                                                                                          inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                          inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                          net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:128, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|CLK    ff           0.000             1.837             1485       (128,65)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 3.424 (required time - arrival time)                                                                                                                    
Delay         : 0.812                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.016
--------------------------------------
End-of-path arrival time       : 2.803

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:134, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (85,84)  

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             131        (85,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.812             0.925             131        (85,84) 
   Routing elements:
      Manhattan distance of X:43, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR     ff          0.091             1.016             131        (128,56)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                                      inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                                      net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:128, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|CLK    ff           0.000             1.837             1485       (128,56)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 3.424 (required time - arrival time)                                                                                                                    
Delay         : 0.812                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.016
--------------------------------------
End-of-path arrival time       : 2.803

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:134, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (85,84)  

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             131        (85,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.812             0.925             131        (85,84) 
   Routing elements:
      Manhattan distance of X:43, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR     ff          0.091             1.016             131        (128,57)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                                      inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                                      net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:128, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|CLK    ff           0.000             1.837             1485       (128,57)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 3.424 (required time - arrival time)                                                                                                                    
Delay         : 0.812                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.016
--------------------------------------
End-of-path arrival time       : 2.803

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:134, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (85,84)  

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             131        (85,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.812             0.925             131        (85,84) 
   Routing elements:
      Manhattan distance of X:43, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR     ff          0.091             1.016             131        (128,55)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                                      inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                                      net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:128, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|CLK    ff           0.000             1.837             1485       (128,55)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.609 (required time - arrival time)                                                                                               
Delay         : 0.660                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.781
--------------------------------------
End-of-path arrival time       : 2.618

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.837             743       (106,92) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FF|Q                      ff         0.778             0.778              3         (106,92)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.781              3         (108,78)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:108, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.837             1485       (108,78)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.766 (required time - arrival time)                                                                                               
Delay         : 0.503                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.624
--------------------------------------
End-of-path arrival time       : 2.461

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.837             743       (109,88) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FF|Q                      ff         0.621             0.621              3         (109,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.624              3         (114,84)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:114, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             1485       (114,84)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : 3.780 (required time - arrival time)                                                                                                
Delay         : 0.594                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.710
--------------------------------------
End-of-path arrival time       : 2.497

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.887
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.277

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.787             743       (143,74) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|Q                        ff         0.707             0.707              4         (143,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.710              4         (140,64)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.777             1.887             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:140, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.887             1485       (140,64)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.853 (required time - arrival time)                                                                                               
Delay         : 0.416                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.537
--------------------------------------
End-of-path arrival time       : 2.374

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                             net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF|CLK    ff           0.000             1.837             743       (106,91) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF|Q                          ff         0.534             0.534              4         (106,91)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.537              4         (141,93)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:141, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.837             1485       (141,93)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.867 (required time - arrival time)                                                                                               
Delay         : 0.402                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.523
--------------------------------------
End-of-path arrival time       : 2.360

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.837             743       (106,88) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|Q                      ff         0.520             0.520              3         (106,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.523              3         (114,82)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:114, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.837             1485       (114,82)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.657 (required time - arrival time)                                                                                                   
Delay         : 0.650                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.766
--------------------------------------
End-of-path arrival time       : 2.624

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.858             283        (90,50)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                    ff         0.763             0.763              3         (90,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.766              3         (91,68)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.787             743       (91,68)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.796 (required time - arrival time)                                                                                                   
Delay         : 0.511                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.627
--------------------------------------
End-of-path arrival time       : 2.485

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.858             283        (89,43)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                    ff         0.624             0.624              3         (89,43)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.627              3         (91,65)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (91,65)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.889 (required time - arrival time)                                                                                                   
Delay         : 0.418                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.534
--------------------------------------
End-of-path arrival time       : 2.392

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.858             283        (90,46)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                        ff         0.531             0.531              4         (90,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.534              4         (91,63)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (91,63)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.928 (required time - arrival time)                                                                                                   
Delay         : 0.379                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.495
--------------------------------------
End-of-path arrival time       : 2.353

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             283        (90,48)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                    ff         0.492             0.492              3         (90,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.495              3         (91,61)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.787             743       (91,61)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.929 (required time - arrival time)                                                                                                   
Delay         : 0.378                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.494
--------------------------------------
End-of-path arrival time       : 2.352

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.858             283        (90,49)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                    ff         0.491             0.491              3         (90,49)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.494              3         (89,62)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:130, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.787             743       (89,62)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.957 (required time - arrival time)                                                                                                   
Delay         : 0.350                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.466
--------------------------------------
End-of-path arrival time       : 2.324

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.858             283        (89,47)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                    ff         0.463             0.463              3         (89,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.466              3         (91,53)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.787             743       (91,53)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.962 (required time - arrival time)                                                                                                   
Delay         : 0.345                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.461
--------------------------------------
End-of-path arrival time       : 2.319

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.858             283        (89,50)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                    ff         0.458             0.458              3         (89,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.461              3         (91,58)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (91,58)  

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[0]                                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                   
Capture Clock : tac_clk (RISE)                                                                                                   
Slack         : 0.255 (required time - arrival time)                                                                             
Delay         : 1.331                                                                                                            

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.334
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 4.097

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
i_dqs_lo[0]                                                                                                          inpad        0.110             0.110               0        (189,0)
i_dqs_lo[0]                                                                                                          inpad        0.000             0.110               3        (189,0)
i_dqs_lo[0]                                                                                                          net          0.490             0.600               3        (189,0)
   Routing elements:
      Manhattan distance of X:32, Y:3
LUT__31311|in[1]                                                                                                     lut          0.054             0.654               3        (157,3)
LUT__31311|out                                                                                                       lut          0.000             0.654              17        (157,3)
n20111                                                                                                               net          0.623             1.277              17        (157,3)
   Routing elements:
      Manhattan distance of X:75, Y:3
LUT__31315|in[3]                                                                                                     lut          0.054             1.331              17        (82,6) 
LUT__31315|out                                                                                                       lut          0.000             1.331               2        (82,6) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[3]~FF|D    ff           0.003             1.334               2        (82,6) 

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:29, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[3]~FF|CLK    ff           0.000             1.858             283        (82,6) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.276 (required time - arrival time)                                                                              
Delay         : 1.310                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.313
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 4.076

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[0]                                                                                                           inpad        0.110             0.110               0        (189,0)
i_dqs_lo[0]                                                                                                           inpad        0.000             0.110               3        (189,0)
i_dqs_lo[0]                                                                                                           net          0.490             0.600               3        (189,0)
   Routing elements:
      Manhattan distance of X:32, Y:3
LUT__31311|in[1]                                                                                                      lut          0.054             0.654               3        (157,3)
LUT__31311|out                                                                                                        lut          0.000             0.654              17        (157,3)
n20111                                                                                                                net          0.602             1.256              17        (157,3)
   Routing elements:
      Manhattan distance of X:75, Y:1
LUT__31623|in[3]                                                                                                      lut          0.054             1.310              17        (82,4) 
LUT__31623|out                                                                                                        lut          0.000             1.310               2        (82,4) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|D    ff           0.003             1.313               2        (82,4) 

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:29, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|CLK    ff           0.000             1.858             283        (82,4) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                   
Capture Clock : tac_clk (RISE)                                                                                                   
Slack         : 0.303 (required time - arrival time)                                                                             
Delay         : 1.283                                                                                                            

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.286
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 4.049

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
i_dqs_hi[0]                                                                                                          inpad        0.110             0.110               0        (190,0)
i_dqs_hi[0]                                                                                                          inpad        0.000             0.110               3        (190,0)
i_dqs_hi[0]                                                                                                          net          0.442             0.552               3        (190,0)
   Routing elements:
      Manhattan distance of X:33, Y:3
LUT__31311|in[0]                                                                                                     lut          0.054             0.606               3        (157,3)
LUT__31311|out                                                                                                       lut          0.000             0.606              17        (157,3)
n20111                                                                                                               net          0.623             1.229              17        (157,3)
   Routing elements:
      Manhattan distance of X:75, Y:3
LUT__31315|in[3]                                                                                                     lut          0.054             1.283              17        (82,6) 
LUT__31315|out                                                                                                       lut          0.000             1.283               2        (82,6) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[3]~FF|D    ff           0.003             1.286               2        (82,6) 

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:29, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[3]~FF|CLK    ff           0.000             1.858             283        (82,6) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.324 (required time - arrival time)                                                                              
Delay         : 1.262                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.265
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 4.028

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_hi[0]                                                                                                           inpad        0.110             0.110               0        (190,0)
i_dqs_hi[0]                                                                                                           inpad        0.000             0.110               3        (190,0)
i_dqs_hi[0]                                                                                                           net          0.442             0.552               3        (190,0)
   Routing elements:
      Manhattan distance of X:33, Y:3
LUT__31311|in[0]                                                                                                      lut          0.054             0.606               3        (157,3)
LUT__31311|out                                                                                                        lut          0.000             0.606              17        (157,3)
n20111                                                                                                                net          0.602             1.208              17        (157,3)
   Routing elements:
      Manhattan distance of X:75, Y:1
LUT__31623|in[3]                                                                                                      lut          0.054             1.262              17        (82,4) 
LUT__31623|out                                                                                                        lut          0.000             1.262               2        (82,4) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|D    ff           0.003             1.265               2        (82,4) 

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:29, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|CLK    ff           0.000             1.858             283        (82,4) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.363 (required time - arrival time)                                                                              
Delay         : 1.223                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.226
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.989

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[0]                                                                                                           inpad        0.110             0.110               0        (189,0)
i_dqs_lo[0]                                                                                                           inpad        0.000             0.110               3        (189,0)
i_dqs_lo[0]                                                                                                           net          0.314             0.424               3        (189,0)
   Routing elements:
      Manhattan distance of X:30, Y:6
LUT__31312|in[0]                                                                                                      lut          0.055             0.479               3        (159,6)
LUT__31312|out                                                                                                        lut          0.000             0.479              17        (159,6)
n20112                                                                                                                net          0.690             1.169              17        (159,6)
   Routing elements:
      Manhattan distance of X:77, Y:2
LUT__31623|in[1]                                                                                                      lut          0.054             1.223              17        (82,4) 
LUT__31623|out                                                                                                        lut          0.000             1.223               2        (82,4) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|D    ff           0.003             1.226               2        (82,4) 

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:29, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|CLK    ff           0.000             1.858             283        (82,4) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.389 (required time - arrival time)                                                                              
Delay         : 1.247                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.250
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 4.013

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[0]                                                                                                           inpad        0.110             0.110               0        (189,0)
i_dqs_lo[0]                                                                                                           inpad        0.000             0.110               3        (189,0)
i_dqs_lo[0]                                                                                                           net          0.490             0.600               3        (189,0)
   Routing elements:
      Manhattan distance of X:32, Y:3
LUT__31311|in[1]                                                                                                      lut          0.054             0.654               3        (157,3)
LUT__31311|out                                                                                                        lut          0.000             0.654              17        (157,3)
n20111                                                                                                                net          0.539             1.193              17        (157,3)
   Routing elements:
      Manhattan distance of X:32, Y:1
LUT__31621|in[3]                                                                                                      lut          0.054             1.247              17        (125,4)
LUT__31621|out                                                                                                        lut          0.000             1.247               2        (125,4)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF|D    ff           0.003             1.250               2        (125,4)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF|CLK    ff           0.000             1.908             283        (125,4)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[0]                                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                   
Capture Clock : tac_clk (RISE)                                                                                                   
Slack         : 0.408 (required time - arrival time)                                                                             
Delay         : 1.228                                                                                                            

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.231
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.994

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
i_dqs_lo[0]                                                                                                          inpad        0.110             0.110               0        (189,0)
i_dqs_lo[0]                                                                                                          inpad        0.000             0.110               3        (189,0)
i_dqs_lo[0]                                                                                                          net          0.490             0.600               3        (189,0)
   Routing elements:
      Manhattan distance of X:32, Y:3
LUT__31311|in[1]                                                                                                     lut          0.054             0.654               3        (157,3)
LUT__31311|out                                                                                                       lut          0.000             0.654              17        (157,3)
n20111                                                                                                               net          0.520             1.174              17        (157,3)
   Routing elements:
      Manhattan distance of X:32, Y:2
LUT__31317|in[3]                                                                                                     lut          0.054             1.228              17        (125,5)
LUT__31317|out                                                                                                       lut          0.000             1.228               2        (125,5)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[5]~FF|D    ff           0.003             1.231               2        (125,5)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[5]~FF|CLK    ff           0.000             1.908             283        (125,5)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[0]                                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                   
Capture Clock : tac_clk (RISE)                                                                                                   
Slack         : 0.417 (required time - arrival time)                                                                             
Delay         : 1.219                                                                                                            

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.222
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.985

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
i_dqs_lo[0]                                                                                                          inpad        0.110             0.110               0        (189,0)
i_dqs_lo[0]                                                                                                          inpad        0.000             0.110               3        (189,0)
i_dqs_lo[0]                                                                                                          net          0.314             0.424               3        (189,0)
   Routing elements:
      Manhattan distance of X:30, Y:6
LUT__31312|in[0]                                                                                                     lut          0.055             0.479               3        (159,6)
LUT__31312|out                                                                                                       lut          0.000             0.479              17        (159,6)
n20112                                                                                                               net          0.686             1.165              17        (159,6)
   Routing elements:
      Manhattan distance of X:34, Y:4
LUT__31313|in[1]                                                                                                     lut          0.054             1.219              17        (125,2)
LUT__31313|out                                                                                                       lut          0.000             1.219               2        (125,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[1]~FF|D    ff           0.003             1.222               2        (125,2)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[1]~FF|CLK    ff           0.000             1.908             283        (125,2)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.420 (required time - arrival time)                                                                              
Delay         : 1.216                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.219
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.982

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[0]                                                                                                           inpad        0.110             0.110               0        (189,0)
i_dqs_lo[0]                                                                                                           inpad        0.000             0.110               3        (189,0)
i_dqs_lo[0]                                                                                                           net          0.314             0.424               3        (189,0)
   Routing elements:
      Manhattan distance of X:30, Y:6
LUT__31312|in[0]                                                                                                      lut          0.055             0.479               3        (159,6)
LUT__31312|out                                                                                                        lut          0.000             0.479              17        (159,6)
n20112                                                                                                                net          0.683             1.162              17        (159,6)
   Routing elements:
      Manhattan distance of X:34, Y:1
LUT__31625|in[1]                                                                                                      lut          0.054             1.216              17        (125,7)
LUT__31625|out                                                                                                        lut          0.000             1.216               2        (125,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF|D    ff           0.003             1.219               2        (125,7)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF|CLK    ff           0.000             1.908             283        (125,7)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.437 (required time - arrival time)                                                                              
Delay         : 1.199                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.202
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.965

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_hi[0]                                                                                                           inpad        0.110             0.110               0        (190,0)
i_dqs_hi[0]                                                                                                           inpad        0.000             0.110               3        (190,0)
i_dqs_hi[0]                                                                                                           net          0.442             0.552               3        (190,0)
   Routing elements:
      Manhattan distance of X:33, Y:3
LUT__31311|in[0]                                                                                                      lut          0.054             0.606               3        (157,3)
LUT__31311|out                                                                                                        lut          0.000             0.606              17        (157,3)
n20111                                                                                                                net          0.539             1.145              17        (157,3)
   Routing elements:
      Manhattan distance of X:32, Y:1
LUT__31621|in[3]                                                                                                      lut          0.054             1.199              17        (125,4)
LUT__31621|out                                                                                                        lut          0.000             1.199               2        (125,4)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF|D    ff           0.003             1.202               2        (125,4)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:14, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF|CLK    ff           0.000             1.908             283        (125,4)

################################################################################
Path Detail Report (clk_sys vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 3.238 (required time - arrival time)                                                                                                                       
Delay         : 0.898                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.102
--------------------------------------
End-of-path arrival time       : 2.939

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             1485       (0,162)
clk_sys            net          1.727             1.837             1485       (0,162)
   Routing elements:
      Manhattan distance of X:75, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             1485       (75,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             271        (75,41) 
rstn_sys                                                                                                                                                        net         0.898             1.011             271        (75,41) 
   Routing elements:
      Manhattan distance of X:64, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             1.102             271        (139,53)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.787             743       (139,53) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 3.238 (required time - arrival time)                                                                                                                       
Delay         : 0.898                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.102
--------------------------------------
End-of-path arrival time       : 2.939

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             1485       (0,162)
clk_sys            net          1.727             1.837             1485       (0,162)
   Routing elements:
      Manhattan distance of X:75, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             1485       (75,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             271        (75,41) 
rstn_sys                                                                                                                                                        net         0.898             1.011             271        (75,41) 
   Routing elements:
      Manhattan distance of X:64, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             1.102             271        (139,55)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.787             743       (139,55) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                        
Capture Clock : core_clk (RISE)                                                                                       
Slack         : 3.238 (required time - arrival time)                                                                  
Delay         : 0.898                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.102
--------------------------------------
End-of-path arrival time       : 2.939

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             1485       (0,162)
clk_sys            net          1.727             1.837             1485       (0,162)
   Routing elements:
      Manhattan distance of X:75, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             1485       (75,41)

Data Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
rstn_sys~FF|Q                                                                                              ff          0.113             0.113             271        (75,41) 
rstn_sys                                                                                                   net         0.898             1.011             271        (75,41) 
   Routing elements:
      Manhattan distance of X:64, Y:15
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR     ff          0.091             1.102             271        (139,56)

Capture Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (139,56) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 3.238 (required time - arrival time)                                                                                                                       
Delay         : 0.898                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.102
--------------------------------------
End-of-path arrival time       : 2.939

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162)
clk_sys            inpad        0.110             0.110             1485       (0,162)
clk_sys            net          1.727             1.837             1485       (0,162)
   Routing elements:
      Manhattan distance of X:75, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             1485       (75,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             271        (75,41) 
rstn_sys                                                                                                                                                        net         0.898             1.011             271        (75,41) 
   Routing elements:
      Manhattan distance of X:64, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             1.102             271        (139,54)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.787             743       (139,54) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.499 (required time - arrival time)                                                                                               
Delay         : 0.725                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.841
--------------------------------------
End-of-path arrival time       : 2.678

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_sys                                                                                                                inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:118, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.837             1485       (118,95)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|Q                        ff         0.838             0.838              5         (118,95)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.841              5         (119,92)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:100, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (119,92) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.634 (required time - arrival time)                                                                                               
Delay         : 0.640                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.756
--------------------------------------
End-of-path arrival time       : 2.593

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             1485      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:135, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.837             1485      (135,135)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|Q                    ff         0.753             0.753              3        (135,135)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.756              3        (133,139)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:86, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.837             743       (133,139)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 3.791 (required time - arrival time)                                                                                                
Delay         : 0.378                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 0.499
--------------------------------------
End-of-path arrival time       : 2.386

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                   net          1.777             1.887             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:146, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.887             1485       (146,60)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF|Q                      ff         0.496             0.496              3         (146,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.499              3         (139,58)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (139,58) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.832 (required time - arrival time)                                                                                               
Delay         : 0.442                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.558
--------------------------------------
End-of-path arrival time       : 2.395

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             1485      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:135, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             1485      (135,138)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|Q                    ff         0.555             0.555              3        (135,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.558              3        (133,141)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:86, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             743       (133,141)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.842 (required time - arrival time)                                                                                               
Delay         : 0.432                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.548
--------------------------------------
End-of-path arrival time       : 2.385

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                    inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                    net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:114, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.837             1485       (114,93)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FF|Q                    ff         0.545             0.545              3         (114,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.548              3         (111,86)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:108, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             743       (111,86) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 3.852 (required time - arrival time)                                                                                                
Delay         : 0.317                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 0.438
--------------------------------------
End-of-path arrival time       : 2.325

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                   net          1.777             1.887             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:146, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.887             1485       (146,67)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF|Q                      ff         0.435             0.435              3         (146,67)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.438              3         (143,63)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.787             743       (143,63) 

################################################################################
Path Detail Report (clk_sys vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[3]~FF|CE                                     
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.203 (required time - arrival time)                                                                                                  
Delay         : 5.900                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.104
--------------------------------------
End-of-path arrival time       : 7.941

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:141, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1485       (141,94)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (141,94) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]         net          0.371             0.484               4       (141,94) 
   Routing elements:
      Manhattan distance of X:28, Y:5
LUT__30607|in[1]                                                                                                                        lut          0.054             0.538               4       (113,89) 
LUT__30607|out                                                                                                                          lut          0.000             0.538               3       (113,89) 
n18911                                                                                                                                  net          0.275             0.813               3       (113,89) 
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30608|in[1]                                                                                                                        lut          0.054             0.867               3       (116,88) 
LUT__30608|out                                                                                                                          lut          0.000             0.867               3       (116,88) 
n18913                                                                                                                                  net          0.170             1.037               3       (116,88) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30609|in[1]                                                                                                                        lut          0.054             1.091               3       (118,87) 
LUT__30609|out                                                                                                                          lut          0.000             1.091               3       (118,87) 
n18915                                                                                                                                  net          0.096             1.187               3       (118,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30610|in[1]                                                                                                                        lut          0.054             1.241               3       (119,87) 
LUT__30610|out                                                                                                                          lut          0.000             1.241               3       (119,87) 
n18917                                                                                                                                  net          0.196             1.437               3       (119,87) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30611|in[1]                                                                                                                        lut          0.054             1.491               3       (119,90) 
LUT__30611|out                                                                                                                          lut          0.000             1.491               3       (119,90) 
n11117                                                                                                                                  net          0.356             1.847               3       (119,90) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30612|in[1]                                                                                                                        lut          0.054             1.901               3       (118,88) 
LUT__30612|out                                                                                                                          lut          0.000             1.901               2       (118,88) 
n11110                                                                                                                                  net          0.119             2.020               2       (118,88) 
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|I1                           adder        0.048             2.068               2       (120,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|CO                           adder        0.000             2.068               2       (120,88) 
n1430                                                                                                                                   net          0.000             2.068               2       (120,88) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CI                           adder        0.022             2.090               2       (120,89) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CO                           adder        0.000             2.090               2       (120,89) 
n1438                                                                                                                                   net          0.000             2.090               2       (120,89) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CI                           adder        0.022             2.112               2       (120,90) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CO                           adder        0.000             2.112               2       (120,90) 
n9437                                                                                                                                   net          0.000             2.112               2       (120,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CI                           adder        0.022             2.134               2       (120,91) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CO                           adder        0.000             2.134               2       (120,91) 
n9435                                                                                                                                   net          0.000             2.134               2       (120,91) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CI                           adder        0.022             2.156               2       (120,92) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CO                           adder        0.000             2.156               2       (120,92) 
n9433                                                                                                                                   net          0.000             2.156               2       (120,92) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|CI                           adder        0.084             2.240               2       (120,93) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|O                            adder        0.000             2.240               2       (120,93) 
n9430                                                                                                                                   net          0.198             2.438               2       (120,93) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__29702|in[0]                                                                                                                        lut          0.055             2.493               2       (120,86) 
LUT__29702|out                                                                                                                          lut          0.000             2.493               2       (120,86) 
n19532                                                                                                                                  net          0.291             2.784               2       (120,86) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29703|in[3]                                                                                                                        lut          0.054             2.838               2       (121,88) 
LUT__29703|out                                                                                                                          lut          0.000             2.838              20       (121,88) 
n19533                                                                                                                                  net          0.622             3.460              20       (121,88) 
   Routing elements:
      Manhattan distance of X:9, Y:74
LUT__29774|in[1]                                                                                                                        lut          0.054             3.514              20       (130,162)
LUT__29774|out                                                                                                                          lut          0.000             3.514               5       (130,162)
n19589                                                                                                                                  net          0.161             3.675               5       (130,162)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__30112|in[3]                                                                                                                        lut          0.054             3.729               5       (121,162)
LUT__30112|out                                                                                                                          lut          0.000             3.729             190       (121,162)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.666             4.395             190       (121,162)
   Routing elements:
      Manhattan distance of X:32, Y:80
LUT__30244|in[1]                                                                                                                        lut          0.055             4.450             190       (153,82) 
LUT__30244|out                                                                                                                          lut          0.000             4.450              41       (153,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.627             5.077              41       (153,82) 
   Routing elements:
      Manhattan distance of X:64, Y:7
LUT__30250|in[2]                                                                                                                        lut          0.054             5.131              41       (217,75) 
LUT__30250|out                                                                                                                          lut          0.000             5.131               7       (217,75) 
ceg_net823                                                                                                                              net          0.882             6.013               7       (217,75) 
   Routing elements:
      Manhattan distance of X:59, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[3]~FF|CE                                       ff           0.091             6.104               7       (158,69) 

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_sys                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                               inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                               net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:158, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[3]~FF|CLK    ff           0.000             1.837             1485       (158,69)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FF|CE                                     
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.203 (required time - arrival time)                                                                                                  
Delay         : 5.900                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.104
--------------------------------------
End-of-path arrival time       : 7.941

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:141, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1485       (141,94)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (141,94) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]         net          0.371             0.484               4       (141,94) 
   Routing elements:
      Manhattan distance of X:28, Y:5
LUT__30607|in[1]                                                                                                                        lut          0.054             0.538               4       (113,89) 
LUT__30607|out                                                                                                                          lut          0.000             0.538               3       (113,89) 
n18911                                                                                                                                  net          0.275             0.813               3       (113,89) 
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30608|in[1]                                                                                                                        lut          0.054             0.867               3       (116,88) 
LUT__30608|out                                                                                                                          lut          0.000             0.867               3       (116,88) 
n18913                                                                                                                                  net          0.170             1.037               3       (116,88) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30609|in[1]                                                                                                                        lut          0.054             1.091               3       (118,87) 
LUT__30609|out                                                                                                                          lut          0.000             1.091               3       (118,87) 
n18915                                                                                                                                  net          0.096             1.187               3       (118,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30610|in[1]                                                                                                                        lut          0.054             1.241               3       (119,87) 
LUT__30610|out                                                                                                                          lut          0.000             1.241               3       (119,87) 
n18917                                                                                                                                  net          0.196             1.437               3       (119,87) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30611|in[1]                                                                                                                        lut          0.054             1.491               3       (119,90) 
LUT__30611|out                                                                                                                          lut          0.000             1.491               3       (119,90) 
n11117                                                                                                                                  net          0.356             1.847               3       (119,90) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30612|in[1]                                                                                                                        lut          0.054             1.901               3       (118,88) 
LUT__30612|out                                                                                                                          lut          0.000             1.901               2       (118,88) 
n11110                                                                                                                                  net          0.119             2.020               2       (118,88) 
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|I1                           adder        0.048             2.068               2       (120,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|CO                           adder        0.000             2.068               2       (120,88) 
n1430                                                                                                                                   net          0.000             2.068               2       (120,88) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CI                           adder        0.022             2.090               2       (120,89) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CO                           adder        0.000             2.090               2       (120,89) 
n1438                                                                                                                                   net          0.000             2.090               2       (120,89) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CI                           adder        0.022             2.112               2       (120,90) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CO                           adder        0.000             2.112               2       (120,90) 
n9437                                                                                                                                   net          0.000             2.112               2       (120,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CI                           adder        0.022             2.134               2       (120,91) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CO                           adder        0.000             2.134               2       (120,91) 
n9435                                                                                                                                   net          0.000             2.134               2       (120,91) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CI                           adder        0.022             2.156               2       (120,92) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CO                           adder        0.000             2.156               2       (120,92) 
n9433                                                                                                                                   net          0.000             2.156               2       (120,92) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|CI                           adder        0.084             2.240               2       (120,93) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|O                            adder        0.000             2.240               2       (120,93) 
n9430                                                                                                                                   net          0.198             2.438               2       (120,93) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__29702|in[0]                                                                                                                        lut          0.055             2.493               2       (120,86) 
LUT__29702|out                                                                                                                          lut          0.000             2.493               2       (120,86) 
n19532                                                                                                                                  net          0.291             2.784               2       (120,86) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29703|in[3]                                                                                                                        lut          0.054             2.838               2       (121,88) 
LUT__29703|out                                                                                                                          lut          0.000             2.838              20       (121,88) 
n19533                                                                                                                                  net          0.622             3.460              20       (121,88) 
   Routing elements:
      Manhattan distance of X:9, Y:74
LUT__29774|in[1]                                                                                                                        lut          0.054             3.514              20       (130,162)
LUT__29774|out                                                                                                                          lut          0.000             3.514               5       (130,162)
n19589                                                                                                                                  net          0.161             3.675               5       (130,162)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__30112|in[3]                                                                                                                        lut          0.054             3.729               5       (121,162)
LUT__30112|out                                                                                                                          lut          0.000             3.729             190       (121,162)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.666             4.395             190       (121,162)
   Routing elements:
      Manhattan distance of X:32, Y:80
LUT__30244|in[1]                                                                                                                        lut          0.055             4.450             190       (153,82) 
LUT__30244|out                                                                                                                          lut          0.000             4.450              41       (153,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.627             5.077              41       (153,82) 
   Routing elements:
      Manhattan distance of X:64, Y:7
LUT__30250|in[2]                                                                                                                        lut          0.054             5.131              41       (217,75) 
LUT__30250|out                                                                                                                          lut          0.000             5.131               7       (217,75) 
ceg_net823                                                                                                                              net          0.882             6.013               7       (217,75) 
   Routing elements:
      Manhattan distance of X:59, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FF|CE                                       ff           0.091             6.104               7       (158,68) 

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_sys                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                               inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                               net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:158, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FF|CLK    ff           0.000             1.837             1485       (158,68)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[0]~FF|CE                                     
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.203 (required time - arrival time)                                                                                                  
Delay         : 5.900                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.104
--------------------------------------
End-of-path arrival time       : 7.941

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:141, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1485       (141,94)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (141,94) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]         net          0.371             0.484               4       (141,94) 
   Routing elements:
      Manhattan distance of X:28, Y:5
LUT__30607|in[1]                                                                                                                        lut          0.054             0.538               4       (113,89) 
LUT__30607|out                                                                                                                          lut          0.000             0.538               3       (113,89) 
n18911                                                                                                                                  net          0.275             0.813               3       (113,89) 
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30608|in[1]                                                                                                                        lut          0.054             0.867               3       (116,88) 
LUT__30608|out                                                                                                                          lut          0.000             0.867               3       (116,88) 
n18913                                                                                                                                  net          0.170             1.037               3       (116,88) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30609|in[1]                                                                                                                        lut          0.054             1.091               3       (118,87) 
LUT__30609|out                                                                                                                          lut          0.000             1.091               3       (118,87) 
n18915                                                                                                                                  net          0.096             1.187               3       (118,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30610|in[1]                                                                                                                        lut          0.054             1.241               3       (119,87) 
LUT__30610|out                                                                                                                          lut          0.000             1.241               3       (119,87) 
n18917                                                                                                                                  net          0.196             1.437               3       (119,87) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30611|in[1]                                                                                                                        lut          0.054             1.491               3       (119,90) 
LUT__30611|out                                                                                                                          lut          0.000             1.491               3       (119,90) 
n11117                                                                                                                                  net          0.356             1.847               3       (119,90) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30612|in[1]                                                                                                                        lut          0.054             1.901               3       (118,88) 
LUT__30612|out                                                                                                                          lut          0.000             1.901               2       (118,88) 
n11110                                                                                                                                  net          0.119             2.020               2       (118,88) 
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|I1                           adder        0.048             2.068               2       (120,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|CO                           adder        0.000             2.068               2       (120,88) 
n1430                                                                                                                                   net          0.000             2.068               2       (120,88) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CI                           adder        0.022             2.090               2       (120,89) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CO                           adder        0.000             2.090               2       (120,89) 
n1438                                                                                                                                   net          0.000             2.090               2       (120,89) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CI                           adder        0.022             2.112               2       (120,90) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CO                           adder        0.000             2.112               2       (120,90) 
n9437                                                                                                                                   net          0.000             2.112               2       (120,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CI                           adder        0.022             2.134               2       (120,91) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CO                           adder        0.000             2.134               2       (120,91) 
n9435                                                                                                                                   net          0.000             2.134               2       (120,91) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CI                           adder        0.022             2.156               2       (120,92) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CO                           adder        0.000             2.156               2       (120,92) 
n9433                                                                                                                                   net          0.000             2.156               2       (120,92) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|CI                           adder        0.084             2.240               2       (120,93) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|O                            adder        0.000             2.240               2       (120,93) 
n9430                                                                                                                                   net          0.198             2.438               2       (120,93) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__29702|in[0]                                                                                                                        lut          0.055             2.493               2       (120,86) 
LUT__29702|out                                                                                                                          lut          0.000             2.493               2       (120,86) 
n19532                                                                                                                                  net          0.291             2.784               2       (120,86) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29703|in[3]                                                                                                                        lut          0.054             2.838               2       (121,88) 
LUT__29703|out                                                                                                                          lut          0.000             2.838              20       (121,88) 
n19533                                                                                                                                  net          0.622             3.460              20       (121,88) 
   Routing elements:
      Manhattan distance of X:9, Y:74
LUT__29774|in[1]                                                                                                                        lut          0.054             3.514              20       (130,162)
LUT__29774|out                                                                                                                          lut          0.000             3.514               5       (130,162)
n19589                                                                                                                                  net          0.161             3.675               5       (130,162)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__30112|in[3]                                                                                                                        lut          0.054             3.729               5       (121,162)
LUT__30112|out                                                                                                                          lut          0.000             3.729             190       (121,162)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.666             4.395             190       (121,162)
   Routing elements:
      Manhattan distance of X:32, Y:80
LUT__30244|in[1]                                                                                                                        lut          0.055             4.450             190       (153,82) 
LUT__30244|out                                                                                                                          lut          0.000             4.450              41       (153,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.627             5.077              41       (153,82) 
   Routing elements:
      Manhattan distance of X:64, Y:7
LUT__30250|in[2]                                                                                                                        lut          0.054             5.131              41       (217,75) 
LUT__30250|out                                                                                                                          lut          0.000             5.131               7       (217,75) 
ceg_net823                                                                                                                              net          0.882             6.013               7       (217,75) 
   Routing elements:
      Manhattan distance of X:59, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[0]~FF|CE                                       ff           0.091             6.104               7       (158,66) 

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_sys                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                               inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                               net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:158, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[0]~FF|CLK    ff           0.000             1.837             1485       (158,66)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[4]~FF|CE                                     
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.276 (required time - arrival time)                                                                                                  
Delay         : 5.827                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.031
--------------------------------------
End-of-path arrival time       : 7.868

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:141, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1485       (141,94)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (141,94) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]         net          0.371             0.484               4       (141,94) 
   Routing elements:
      Manhattan distance of X:28, Y:5
LUT__30607|in[1]                                                                                                                        lut          0.054             0.538               4       (113,89) 
LUT__30607|out                                                                                                                          lut          0.000             0.538               3       (113,89) 
n18911                                                                                                                                  net          0.275             0.813               3       (113,89) 
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30608|in[1]                                                                                                                        lut          0.054             0.867               3       (116,88) 
LUT__30608|out                                                                                                                          lut          0.000             0.867               3       (116,88) 
n18913                                                                                                                                  net          0.170             1.037               3       (116,88) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30609|in[1]                                                                                                                        lut          0.054             1.091               3       (118,87) 
LUT__30609|out                                                                                                                          lut          0.000             1.091               3       (118,87) 
n18915                                                                                                                                  net          0.096             1.187               3       (118,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30610|in[1]                                                                                                                        lut          0.054             1.241               3       (119,87) 
LUT__30610|out                                                                                                                          lut          0.000             1.241               3       (119,87) 
n18917                                                                                                                                  net          0.196             1.437               3       (119,87) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30611|in[1]                                                                                                                        lut          0.054             1.491               3       (119,90) 
LUT__30611|out                                                                                                                          lut          0.000             1.491               3       (119,90) 
n11117                                                                                                                                  net          0.356             1.847               3       (119,90) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30612|in[1]                                                                                                                        lut          0.054             1.901               3       (118,88) 
LUT__30612|out                                                                                                                          lut          0.000             1.901               2       (118,88) 
n11110                                                                                                                                  net          0.119             2.020               2       (118,88) 
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|I1                           adder        0.048             2.068               2       (120,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|CO                           adder        0.000             2.068               2       (120,88) 
n1430                                                                                                                                   net          0.000             2.068               2       (120,88) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CI                           adder        0.022             2.090               2       (120,89) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CO                           adder        0.000             2.090               2       (120,89) 
n1438                                                                                                                                   net          0.000             2.090               2       (120,89) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CI                           adder        0.022             2.112               2       (120,90) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CO                           adder        0.000             2.112               2       (120,90) 
n9437                                                                                                                                   net          0.000             2.112               2       (120,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CI                           adder        0.022             2.134               2       (120,91) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CO                           adder        0.000             2.134               2       (120,91) 
n9435                                                                                                                                   net          0.000             2.134               2       (120,91) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CI                           adder        0.022             2.156               2       (120,92) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CO                           adder        0.000             2.156               2       (120,92) 
n9433                                                                                                                                   net          0.000             2.156               2       (120,92) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|CI                           adder        0.084             2.240               2       (120,93) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|O                            adder        0.000             2.240               2       (120,93) 
n9430                                                                                                                                   net          0.198             2.438               2       (120,93) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__29702|in[0]                                                                                                                        lut          0.055             2.493               2       (120,86) 
LUT__29702|out                                                                                                                          lut          0.000             2.493               2       (120,86) 
n19532                                                                                                                                  net          0.291             2.784               2       (120,86) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29703|in[3]                                                                                                                        lut          0.054             2.838               2       (121,88) 
LUT__29703|out                                                                                                                          lut          0.000             2.838              20       (121,88) 
n19533                                                                                                                                  net          0.622             3.460              20       (121,88) 
   Routing elements:
      Manhattan distance of X:9, Y:74
LUT__29774|in[1]                                                                                                                        lut          0.054             3.514              20       (130,162)
LUT__29774|out                                                                                                                          lut          0.000             3.514               5       (130,162)
n19589                                                                                                                                  net          0.161             3.675               5       (130,162)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__30112|in[3]                                                                                                                        lut          0.054             3.729               5       (121,162)
LUT__30112|out                                                                                                                          lut          0.000             3.729             190       (121,162)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.666             4.395             190       (121,162)
   Routing elements:
      Manhattan distance of X:32, Y:80
LUT__30244|in[1]                                                                                                                        lut          0.055             4.450             190       (153,82) 
LUT__30244|out                                                                                                                          lut          0.000             4.450              41       (153,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.627             5.077              41       (153,82) 
   Routing elements:
      Manhattan distance of X:64, Y:7
LUT__30250|in[2]                                                                                                                        lut          0.054             5.131              41       (217,75) 
LUT__30250|out                                                                                                                          lut          0.000             5.131               7       (217,75) 
ceg_net823                                                                                                                              net          0.809             5.940               7       (217,75) 
   Routing elements:
      Manhattan distance of X:60, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[4]~FF|CE                                       ff           0.091             6.031               7       (157,70) 

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_sys                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                               inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                               net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:157, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[4]~FF|CLK    ff           0.000             1.837             1485       (157,70)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[1]~FF|CE                                     
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.276 (required time - arrival time)                                                                                                  
Delay         : 5.827                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.031
--------------------------------------
End-of-path arrival time       : 7.868

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:141, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1485       (141,94)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (141,94) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]         net          0.371             0.484               4       (141,94) 
   Routing elements:
      Manhattan distance of X:28, Y:5
LUT__30607|in[1]                                                                                                                        lut          0.054             0.538               4       (113,89) 
LUT__30607|out                                                                                                                          lut          0.000             0.538               3       (113,89) 
n18911                                                                                                                                  net          0.275             0.813               3       (113,89) 
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30608|in[1]                                                                                                                        lut          0.054             0.867               3       (116,88) 
LUT__30608|out                                                                                                                          lut          0.000             0.867               3       (116,88) 
n18913                                                                                                                                  net          0.170             1.037               3       (116,88) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30609|in[1]                                                                                                                        lut          0.054             1.091               3       (118,87) 
LUT__30609|out                                                                                                                          lut          0.000             1.091               3       (118,87) 
n18915                                                                                                                                  net          0.096             1.187               3       (118,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30610|in[1]                                                                                                                        lut          0.054             1.241               3       (119,87) 
LUT__30610|out                                                                                                                          lut          0.000             1.241               3       (119,87) 
n18917                                                                                                                                  net          0.196             1.437               3       (119,87) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30611|in[1]                                                                                                                        lut          0.054             1.491               3       (119,90) 
LUT__30611|out                                                                                                                          lut          0.000             1.491               3       (119,90) 
n11117                                                                                                                                  net          0.356             1.847               3       (119,90) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30612|in[1]                                                                                                                        lut          0.054             1.901               3       (118,88) 
LUT__30612|out                                                                                                                          lut          0.000             1.901               2       (118,88) 
n11110                                                                                                                                  net          0.119             2.020               2       (118,88) 
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|I1                           adder        0.048             2.068               2       (120,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|CO                           adder        0.000             2.068               2       (120,88) 
n1430                                                                                                                                   net          0.000             2.068               2       (120,88) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CI                           adder        0.022             2.090               2       (120,89) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CO                           adder        0.000             2.090               2       (120,89) 
n1438                                                                                                                                   net          0.000             2.090               2       (120,89) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CI                           adder        0.022             2.112               2       (120,90) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CO                           adder        0.000             2.112               2       (120,90) 
n9437                                                                                                                                   net          0.000             2.112               2       (120,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CI                           adder        0.022             2.134               2       (120,91) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CO                           adder        0.000             2.134               2       (120,91) 
n9435                                                                                                                                   net          0.000             2.134               2       (120,91) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CI                           adder        0.022             2.156               2       (120,92) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CO                           adder        0.000             2.156               2       (120,92) 
n9433                                                                                                                                   net          0.000             2.156               2       (120,92) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|CI                           adder        0.084             2.240               2       (120,93) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|O                            adder        0.000             2.240               2       (120,93) 
n9430                                                                                                                                   net          0.198             2.438               2       (120,93) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__29702|in[0]                                                                                                                        lut          0.055             2.493               2       (120,86) 
LUT__29702|out                                                                                                                          lut          0.000             2.493               2       (120,86) 
n19532                                                                                                                                  net          0.291             2.784               2       (120,86) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29703|in[3]                                                                                                                        lut          0.054             2.838               2       (121,88) 
LUT__29703|out                                                                                                                          lut          0.000             2.838              20       (121,88) 
n19533                                                                                                                                  net          0.622             3.460              20       (121,88) 
   Routing elements:
      Manhattan distance of X:9, Y:74
LUT__29774|in[1]                                                                                                                        lut          0.054             3.514              20       (130,162)
LUT__29774|out                                                                                                                          lut          0.000             3.514               5       (130,162)
n19589                                                                                                                                  net          0.161             3.675               5       (130,162)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__30112|in[3]                                                                                                                        lut          0.054             3.729               5       (121,162)
LUT__30112|out                                                                                                                          lut          0.000             3.729             190       (121,162)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.666             4.395             190       (121,162)
   Routing elements:
      Manhattan distance of X:32, Y:80
LUT__30244|in[1]                                                                                                                        lut          0.055             4.450             190       (153,82) 
LUT__30244|out                                                                                                                          lut          0.000             4.450              41       (153,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.627             5.077              41       (153,82) 
   Routing elements:
      Manhattan distance of X:64, Y:7
LUT__30250|in[2]                                                                                                                        lut          0.054             5.131              41       (217,75) 
LUT__30250|out                                                                                                                          lut          0.000             5.131               7       (217,75) 
ceg_net823                                                                                                                              net          0.809             5.940               7       (217,75) 
   Routing elements:
      Manhattan distance of X:60, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[1]~FF|CE                                       ff           0.091             6.031               7       (157,67) 

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_sys                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                               inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                               net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:157, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[1]~FF|CLK    ff           0.000             1.837             1485       (157,67)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[5]~FF|CE                                     
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.276 (required time - arrival time)                                                                                                  
Delay         : 5.827                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.031
--------------------------------------
End-of-path arrival time       : 7.868

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:141, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1485       (141,94)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (141,94) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]         net          0.371             0.484               4       (141,94) 
   Routing elements:
      Manhattan distance of X:28, Y:5
LUT__30607|in[1]                                                                                                                        lut          0.054             0.538               4       (113,89) 
LUT__30607|out                                                                                                                          lut          0.000             0.538               3       (113,89) 
n18911                                                                                                                                  net          0.275             0.813               3       (113,89) 
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30608|in[1]                                                                                                                        lut          0.054             0.867               3       (116,88) 
LUT__30608|out                                                                                                                          lut          0.000             0.867               3       (116,88) 
n18913                                                                                                                                  net          0.170             1.037               3       (116,88) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30609|in[1]                                                                                                                        lut          0.054             1.091               3       (118,87) 
LUT__30609|out                                                                                                                          lut          0.000             1.091               3       (118,87) 
n18915                                                                                                                                  net          0.096             1.187               3       (118,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30610|in[1]                                                                                                                        lut          0.054             1.241               3       (119,87) 
LUT__30610|out                                                                                                                          lut          0.000             1.241               3       (119,87) 
n18917                                                                                                                                  net          0.196             1.437               3       (119,87) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30611|in[1]                                                                                                                        lut          0.054             1.491               3       (119,90) 
LUT__30611|out                                                                                                                          lut          0.000             1.491               3       (119,90) 
n11117                                                                                                                                  net          0.356             1.847               3       (119,90) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30612|in[1]                                                                                                                        lut          0.054             1.901               3       (118,88) 
LUT__30612|out                                                                                                                          lut          0.000             1.901               2       (118,88) 
n11110                                                                                                                                  net          0.119             2.020               2       (118,88) 
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|I1                           adder        0.048             2.068               2       (120,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|CO                           adder        0.000             2.068               2       (120,88) 
n1430                                                                                                                                   net          0.000             2.068               2       (120,88) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CI                           adder        0.022             2.090               2       (120,89) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CO                           adder        0.000             2.090               2       (120,89) 
n1438                                                                                                                                   net          0.000             2.090               2       (120,89) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CI                           adder        0.022             2.112               2       (120,90) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CO                           adder        0.000             2.112               2       (120,90) 
n9437                                                                                                                                   net          0.000             2.112               2       (120,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CI                           adder        0.022             2.134               2       (120,91) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CO                           adder        0.000             2.134               2       (120,91) 
n9435                                                                                                                                   net          0.000             2.134               2       (120,91) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CI                           adder        0.022             2.156               2       (120,92) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CO                           adder        0.000             2.156               2       (120,92) 
n9433                                                                                                                                   net          0.000             2.156               2       (120,92) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|CI                           adder        0.084             2.240               2       (120,93) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|O                            adder        0.000             2.240               2       (120,93) 
n9430                                                                                                                                   net          0.198             2.438               2       (120,93) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__29702|in[0]                                                                                                                        lut          0.055             2.493               2       (120,86) 
LUT__29702|out                                                                                                                          lut          0.000             2.493               2       (120,86) 
n19532                                                                                                                                  net          0.291             2.784               2       (120,86) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29703|in[3]                                                                                                                        lut          0.054             2.838               2       (121,88) 
LUT__29703|out                                                                                                                          lut          0.000             2.838              20       (121,88) 
n19533                                                                                                                                  net          0.622             3.460              20       (121,88) 
   Routing elements:
      Manhattan distance of X:9, Y:74
LUT__29774|in[1]                                                                                                                        lut          0.054             3.514              20       (130,162)
LUT__29774|out                                                                                                                          lut          0.000             3.514               5       (130,162)
n19589                                                                                                                                  net          0.161             3.675               5       (130,162)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__30112|in[3]                                                                                                                        lut          0.054             3.729               5       (121,162)
LUT__30112|out                                                                                                                          lut          0.000             3.729             190       (121,162)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.666             4.395             190       (121,162)
   Routing elements:
      Manhattan distance of X:32, Y:80
LUT__30244|in[1]                                                                                                                        lut          0.055             4.450             190       (153,82) 
LUT__30244|out                                                                                                                          lut          0.000             4.450              41       (153,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.627             5.077              41       (153,82) 
   Routing elements:
      Manhattan distance of X:64, Y:7
LUT__30250|in[2]                                                                                                                        lut          0.054             5.131              41       (217,75) 
LUT__30250|out                                                                                                                          lut          0.000             5.131               7       (217,75) 
ceg_net823                                                                                                                              net          0.809             5.940               7       (217,75) 
   Routing elements:
      Manhattan distance of X:60, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[5]~FF|CE                                       ff           0.091             6.031               7       (157,76) 

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_sys                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                               inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                               net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:157, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[5]~FF|CLK    ff           0.000             1.837             1485       (157,76)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FF|CE                                     
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.286 (required time - arrival time)                                                                                                  
Delay         : 5.817                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.021
--------------------------------------
End-of-path arrival time       : 7.858

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:141, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1485       (141,94)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (141,94) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]         net          0.371             0.484               4       (141,94) 
   Routing elements:
      Manhattan distance of X:28, Y:5
LUT__30607|in[1]                                                                                                                        lut          0.054             0.538               4       (113,89) 
LUT__30607|out                                                                                                                          lut          0.000             0.538               3       (113,89) 
n18911                                                                                                                                  net          0.275             0.813               3       (113,89) 
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30608|in[1]                                                                                                                        lut          0.054             0.867               3       (116,88) 
LUT__30608|out                                                                                                                          lut          0.000             0.867               3       (116,88) 
n18913                                                                                                                                  net          0.170             1.037               3       (116,88) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30609|in[1]                                                                                                                        lut          0.054             1.091               3       (118,87) 
LUT__30609|out                                                                                                                          lut          0.000             1.091               3       (118,87) 
n18915                                                                                                                                  net          0.096             1.187               3       (118,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30610|in[1]                                                                                                                        lut          0.054             1.241               3       (119,87) 
LUT__30610|out                                                                                                                          lut          0.000             1.241               3       (119,87) 
n18917                                                                                                                                  net          0.196             1.437               3       (119,87) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30611|in[1]                                                                                                                        lut          0.054             1.491               3       (119,90) 
LUT__30611|out                                                                                                                          lut          0.000             1.491               3       (119,90) 
n11117                                                                                                                                  net          0.356             1.847               3       (119,90) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30612|in[1]                                                                                                                        lut          0.054             1.901               3       (118,88) 
LUT__30612|out                                                                                                                          lut          0.000             1.901               2       (118,88) 
n11110                                                                                                                                  net          0.119             2.020               2       (118,88) 
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|I1                           adder        0.048             2.068               2       (120,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|CO                           adder        0.000             2.068               2       (120,88) 
n1430                                                                                                                                   net          0.000             2.068               2       (120,88) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CI                           adder        0.022             2.090               2       (120,89) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CO                           adder        0.000             2.090               2       (120,89) 
n1438                                                                                                                                   net          0.000             2.090               2       (120,89) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CI                           adder        0.022             2.112               2       (120,90) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CO                           adder        0.000             2.112               2       (120,90) 
n9437                                                                                                                                   net          0.000             2.112               2       (120,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CI                           adder        0.022             2.134               2       (120,91) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CO                           adder        0.000             2.134               2       (120,91) 
n9435                                                                                                                                   net          0.000             2.134               2       (120,91) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CI                           adder        0.084             2.218               2       (120,92) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|O                            adder        0.000             2.218               2       (120,92) 
n9432                                                                                                                                   net          0.137             2.355               2       (120,92) 
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__29702|in[1]                                                                                                                        lut          0.055             2.410               2       (120,86) 
LUT__29702|out                                                                                                                          lut          0.000             2.410               2       (120,86) 
n19532                                                                                                                                  net          0.291             2.701               2       (120,86) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29703|in[3]                                                                                                                        lut          0.054             2.755               2       (121,88) 
LUT__29703|out                                                                                                                          lut          0.000             2.755              20       (121,88) 
n19533                                                                                                                                  net          0.622             3.377              20       (121,88) 
   Routing elements:
      Manhattan distance of X:9, Y:74
LUT__29774|in[1]                                                                                                                        lut          0.054             3.431              20       (130,162)
LUT__29774|out                                                                                                                          lut          0.000             3.431               5       (130,162)
n19589                                                                                                                                  net          0.161             3.592               5       (130,162)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__30112|in[3]                                                                                                                        lut          0.054             3.646               5       (121,162)
LUT__30112|out                                                                                                                          lut          0.000             3.646             190       (121,162)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.666             4.312             190       (121,162)
   Routing elements:
      Manhattan distance of X:32, Y:80
LUT__30244|in[1]                                                                                                                        lut          0.055             4.367             190       (153,82) 
LUT__30244|out                                                                                                                          lut          0.000             4.367              41       (153,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.627             4.994              41       (153,82) 
   Routing elements:
      Manhattan distance of X:64, Y:7
LUT__30250|in[2]                                                                                                                        lut          0.054             5.048              41       (217,75) 
LUT__30250|out                                                                                                                          lut          0.000             5.048               7       (217,75) 
ceg_net823                                                                                                                              net          0.882             5.930               7       (217,75) 
   Routing elements:
      Manhattan distance of X:59, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FF|CE                                       ff           0.091             6.021               7       (158,68) 

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_sys                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                               inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                               net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:158, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FF|CLK    ff           0.000             1.837             1485       (158,68)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[0]~FF|CE                                     
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.286 (required time - arrival time)                                                                                                  
Delay         : 5.817                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.021
--------------------------------------
End-of-path arrival time       : 7.858

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:141, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1485       (141,94)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (141,94) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]         net          0.371             0.484               4       (141,94) 
   Routing elements:
      Manhattan distance of X:28, Y:5
LUT__30607|in[1]                                                                                                                        lut          0.054             0.538               4       (113,89) 
LUT__30607|out                                                                                                                          lut          0.000             0.538               3       (113,89) 
n18911                                                                                                                                  net          0.275             0.813               3       (113,89) 
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30608|in[1]                                                                                                                        lut          0.054             0.867               3       (116,88) 
LUT__30608|out                                                                                                                          lut          0.000             0.867               3       (116,88) 
n18913                                                                                                                                  net          0.170             1.037               3       (116,88) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30609|in[1]                                                                                                                        lut          0.054             1.091               3       (118,87) 
LUT__30609|out                                                                                                                          lut          0.000             1.091               3       (118,87) 
n18915                                                                                                                                  net          0.096             1.187               3       (118,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30610|in[1]                                                                                                                        lut          0.054             1.241               3       (119,87) 
LUT__30610|out                                                                                                                          lut          0.000             1.241               3       (119,87) 
n18917                                                                                                                                  net          0.196             1.437               3       (119,87) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30611|in[1]                                                                                                                        lut          0.054             1.491               3       (119,90) 
LUT__30611|out                                                                                                                          lut          0.000             1.491               3       (119,90) 
n11117                                                                                                                                  net          0.356             1.847               3       (119,90) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30612|in[1]                                                                                                                        lut          0.054             1.901               3       (118,88) 
LUT__30612|out                                                                                                                          lut          0.000             1.901               2       (118,88) 
n11110                                                                                                                                  net          0.119             2.020               2       (118,88) 
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|I1                           adder        0.048             2.068               2       (120,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|CO                           adder        0.000             2.068               2       (120,88) 
n1430                                                                                                                                   net          0.000             2.068               2       (120,88) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CI                           adder        0.022             2.090               2       (120,89) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CO                           adder        0.000             2.090               2       (120,89) 
n1438                                                                                                                                   net          0.000             2.090               2       (120,89) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CI                           adder        0.022             2.112               2       (120,90) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CO                           adder        0.000             2.112               2       (120,90) 
n9437                                                                                                                                   net          0.000             2.112               2       (120,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CI                           adder        0.022             2.134               2       (120,91) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CO                           adder        0.000             2.134               2       (120,91) 
n9435                                                                                                                                   net          0.000             2.134               2       (120,91) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CI                           adder        0.084             2.218               2       (120,92) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|O                            adder        0.000             2.218               2       (120,92) 
n9432                                                                                                                                   net          0.137             2.355               2       (120,92) 
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__29702|in[1]                                                                                                                        lut          0.055             2.410               2       (120,86) 
LUT__29702|out                                                                                                                          lut          0.000             2.410               2       (120,86) 
n19532                                                                                                                                  net          0.291             2.701               2       (120,86) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29703|in[3]                                                                                                                        lut          0.054             2.755               2       (121,88) 
LUT__29703|out                                                                                                                          lut          0.000             2.755              20       (121,88) 
n19533                                                                                                                                  net          0.622             3.377              20       (121,88) 
   Routing elements:
      Manhattan distance of X:9, Y:74
LUT__29774|in[1]                                                                                                                        lut          0.054             3.431              20       (130,162)
LUT__29774|out                                                                                                                          lut          0.000             3.431               5       (130,162)
n19589                                                                                                                                  net          0.161             3.592               5       (130,162)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__30112|in[3]                                                                                                                        lut          0.054             3.646               5       (121,162)
LUT__30112|out                                                                                                                          lut          0.000             3.646             190       (121,162)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.666             4.312             190       (121,162)
   Routing elements:
      Manhattan distance of X:32, Y:80
LUT__30244|in[1]                                                                                                                        lut          0.055             4.367             190       (153,82) 
LUT__30244|out                                                                                                                          lut          0.000             4.367              41       (153,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.627             4.994              41       (153,82) 
   Routing elements:
      Manhattan distance of X:64, Y:7
LUT__30250|in[2]                                                                                                                        lut          0.054             5.048              41       (217,75) 
LUT__30250|out                                                                                                                          lut          0.000             5.048               7       (217,75) 
ceg_net823                                                                                                                              net          0.882             5.930               7       (217,75) 
   Routing elements:
      Manhattan distance of X:59, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[0]~FF|CE                                       ff           0.091             6.021               7       (158,66) 

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_sys                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                               inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                               net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:158, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[0]~FF|CLK    ff           0.000             1.837             1485       (158,66)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[3]~FF|CE                                     
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.286 (required time - arrival time)                                                                                                  
Delay         : 5.817                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.021
--------------------------------------
End-of-path arrival time       : 7.858

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:141, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1485       (141,94)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (141,94) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]         net          0.371             0.484               4       (141,94) 
   Routing elements:
      Manhattan distance of X:28, Y:5
LUT__30607|in[1]                                                                                                                        lut          0.054             0.538               4       (113,89) 
LUT__30607|out                                                                                                                          lut          0.000             0.538               3       (113,89) 
n18911                                                                                                                                  net          0.275             0.813               3       (113,89) 
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30608|in[1]                                                                                                                        lut          0.054             0.867               3       (116,88) 
LUT__30608|out                                                                                                                          lut          0.000             0.867               3       (116,88) 
n18913                                                                                                                                  net          0.170             1.037               3       (116,88) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30609|in[1]                                                                                                                        lut          0.054             1.091               3       (118,87) 
LUT__30609|out                                                                                                                          lut          0.000             1.091               3       (118,87) 
n18915                                                                                                                                  net          0.096             1.187               3       (118,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30610|in[1]                                                                                                                        lut          0.054             1.241               3       (119,87) 
LUT__30610|out                                                                                                                          lut          0.000             1.241               3       (119,87) 
n18917                                                                                                                                  net          0.196             1.437               3       (119,87) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30611|in[1]                                                                                                                        lut          0.054             1.491               3       (119,90) 
LUT__30611|out                                                                                                                          lut          0.000             1.491               3       (119,90) 
n11117                                                                                                                                  net          0.356             1.847               3       (119,90) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30612|in[1]                                                                                                                        lut          0.054             1.901               3       (118,88) 
LUT__30612|out                                                                                                                          lut          0.000             1.901               2       (118,88) 
n11110                                                                                                                                  net          0.119             2.020               2       (118,88) 
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|I1                           adder        0.048             2.068               2       (120,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|CO                           adder        0.000             2.068               2       (120,88) 
n1430                                                                                                                                   net          0.000             2.068               2       (120,88) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CI                           adder        0.022             2.090               2       (120,89) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CO                           adder        0.000             2.090               2       (120,89) 
n1438                                                                                                                                   net          0.000             2.090               2       (120,89) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CI                           adder        0.022             2.112               2       (120,90) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CO                           adder        0.000             2.112               2       (120,90) 
n9437                                                                                                                                   net          0.000             2.112               2       (120,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CI                           adder        0.022             2.134               2       (120,91) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CO                           adder        0.000             2.134               2       (120,91) 
n9435                                                                                                                                   net          0.000             2.134               2       (120,91) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CI                           adder        0.084             2.218               2       (120,92) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|O                            adder        0.000             2.218               2       (120,92) 
n9432                                                                                                                                   net          0.137             2.355               2       (120,92) 
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__29702|in[1]                                                                                                                        lut          0.055             2.410               2       (120,86) 
LUT__29702|out                                                                                                                          lut          0.000             2.410               2       (120,86) 
n19532                                                                                                                                  net          0.291             2.701               2       (120,86) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29703|in[3]                                                                                                                        lut          0.054             2.755               2       (121,88) 
LUT__29703|out                                                                                                                          lut          0.000             2.755              20       (121,88) 
n19533                                                                                                                                  net          0.622             3.377              20       (121,88) 
   Routing elements:
      Manhattan distance of X:9, Y:74
LUT__29774|in[1]                                                                                                                        lut          0.054             3.431              20       (130,162)
LUT__29774|out                                                                                                                          lut          0.000             3.431               5       (130,162)
n19589                                                                                                                                  net          0.161             3.592               5       (130,162)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__30112|in[3]                                                                                                                        lut          0.054             3.646               5       (121,162)
LUT__30112|out                                                                                                                          lut          0.000             3.646             190       (121,162)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.666             4.312             190       (121,162)
   Routing elements:
      Manhattan distance of X:32, Y:80
LUT__30244|in[1]                                                                                                                        lut          0.055             4.367             190       (153,82) 
LUT__30244|out                                                                                                                          lut          0.000             4.367              41       (153,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.627             4.994              41       (153,82) 
   Routing elements:
      Manhattan distance of X:64, Y:7
LUT__30250|in[2]                                                                                                                        lut          0.054             5.048              41       (217,75) 
LUT__30250|out                                                                                                                          lut          0.000             5.048               7       (217,75) 
ceg_net823                                                                                                                              net          0.882             5.930               7       (217,75) 
   Routing elements:
      Manhattan distance of X:59, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[3]~FF|CE                                       ff           0.091             6.021               7       (158,69) 

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_sys                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                               inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                               net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:158, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[3]~FF|CLK    ff           0.000             1.837             1485       (158,69)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FF|CE                                     
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 4.316 (required time - arrival time)                                                                                                  
Delay         : 5.787                                                                                                                                 

Logic Level             : 18
Non-global nets on path : 19
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 5.991
--------------------------------------
End-of-path arrival time       : 7.828

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:108, Y:83
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.837             1485       (108,79)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[5]~FF|Q    ff           0.113             0.113               3       (108,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[5]         net          0.258             0.371               3       (108,79) 
   Routing elements:
      Manhattan distance of X:5, Y:10
LUT__30607|in[0]                                                                                                                        lut          0.054             0.425               3       (113,89) 
LUT__30607|out                                                                                                                          lut          0.000             0.425               3       (113,89) 
n18911                                                                                                                                  net          0.275             0.700               3       (113,89) 
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__30608|in[1]                                                                                                                        lut          0.054             0.754               3       (116,88) 
LUT__30608|out                                                                                                                          lut          0.000             0.754               3       (116,88) 
n18913                                                                                                                                  net          0.170             0.924               3       (116,88) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30609|in[1]                                                                                                                        lut          0.054             0.978               3       (118,87) 
LUT__30609|out                                                                                                                          lut          0.000             0.978               3       (118,87) 
n18915                                                                                                                                  net          0.096             1.074               3       (118,87) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30610|in[1]                                                                                                                        lut          0.054             1.128               3       (119,87) 
LUT__30610|out                                                                                                                          lut          0.000             1.128               3       (119,87) 
n18917                                                                                                                                  net          0.196             1.324               3       (119,87) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30611|in[1]                                                                                                                        lut          0.054             1.378               3       (119,90) 
LUT__30611|out                                                                                                                          lut          0.000             1.378               3       (119,90) 
n11117                                                                                                                                  net          0.356             1.734               3       (119,90) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30612|in[1]                                                                                                                        lut          0.054             1.788               3       (118,88) 
LUT__30612|out                                                                                                                          lut          0.000             1.788               2       (118,88) 
n11110                                                                                                                                  net          0.119             1.907               2       (118,88) 
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|I1                           adder        0.048             1.955               2       (120,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1|CO                           adder        0.000             1.955               2       (120,88) 
n1430                                                                                                                                   net          0.000             1.955               2       (120,88) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CI                           adder        0.022             1.977               2       (120,89) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2|CO                           adder        0.000             1.977               2       (120,89) 
n1438                                                                                                                                   net          0.000             1.977               2       (120,89) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CI                           adder        0.022             1.999               2       (120,90) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3|CO                           adder        0.000             1.999               2       (120,90) 
n9437                                                                                                                                   net          0.000             1.999               2       (120,90) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CI                           adder        0.022             2.021               2       (120,91) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4|CO                           adder        0.000             2.021               2       (120,91) 
n9435                                                                                                                                   net          0.000             2.021               2       (120,91) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CI                           adder        0.022             2.043               2       (120,92) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5|CO                           adder        0.000             2.043               2       (120,92) 
n9433                                                                                                                                   net          0.000             2.043               2       (120,92) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|CI                           adder        0.084             2.127               2       (120,93) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6|O                            adder        0.000             2.127               2       (120,93) 
n9430                                                                                                                                   net          0.198             2.325               2       (120,93) 
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__29702|in[0]                                                                                                                        lut          0.055             2.380               2       (120,86) 
LUT__29702|out                                                                                                                          lut          0.000             2.380               2       (120,86) 
n19532                                                                                                                                  net          0.291             2.671               2       (120,86) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__29703|in[3]                                                                                                                        lut          0.054             2.725               2       (121,88) 
LUT__29703|out                                                                                                                          lut          0.000             2.725              20       (121,88) 
n19533                                                                                                                                  net          0.622             3.347              20       (121,88) 
   Routing elements:
      Manhattan distance of X:9, Y:74
LUT__29774|in[1]                                                                                                                        lut          0.054             3.401              20       (130,162)
LUT__29774|out                                                                                                                          lut          0.000             3.401               5       (130,162)
n19589                                                                                                                                  net          0.161             3.562               5       (130,162)
   Routing elements:
      Manhattan distance of X:9, Y:0
LUT__30112|in[3]                                                                                                                        lut          0.054             3.616               5       (121,162)
LUT__30112|out                                                                                                                          lut          0.000             3.616             190       (121,162)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.666             4.282             190       (121,162)
   Routing elements:
      Manhattan distance of X:32, Y:80
LUT__30244|in[1]                                                                                                                        lut          0.055             4.337             190       (153,82) 
LUT__30244|out                                                                                                                          lut          0.000             4.337              41       (153,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          0.627             4.964              41       (153,82) 
   Routing elements:
      Manhattan distance of X:64, Y:7
LUT__30250|in[2]                                                                                                                        lut          0.054             5.018              41       (217,75) 
LUT__30250|out                                                                                                                          lut          0.000             5.018               7       (217,75) 
ceg_net823                                                                                                                              net          0.882             5.900               7       (217,75) 
   Routing elements:
      Manhattan distance of X:59, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FF|CE                                       ff           0.091             5.991               7       (158,68) 

Capture Clock Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
clk_sys                                                                                               inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                               inpad        0.110             0.110             1485       (0,162) 
clk_sys                                                                                               net          1.727             1.837             1485       (0,162) 
   Routing elements:
      Manhattan distance of X:158, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FF|CLK    ff           0.000             1.837             1485       (158,68)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.821 (required time - arrival time)
Delay         : 5.394                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.510
--------------------------------------
End-of-path arrival time       : 7.339

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159) 
clk_pixel        inpad        0.110             0.110             1330       (0,159) 
clk_pixel        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:84, Y:43
lcd_de~FF|CLK    ff           0.000             1.829             1330       (84,116)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              85        (84,116)
lcd_de                                net          0.910             1.023              85        (84,116)
   Routing elements:
      Manhattan distance of X:15, Y:52
LUT__33566|in[3]                      lut          0.055             1.078              85        (69,168)
LUT__33566|out                        lut          0.000             1.078               3        (69,168)
n21326                                net          0.159             1.237               3        (69,168)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33573|in[3]                      lut          0.055             1.292               3        (69,164)
LUT__33573|out                        lut          0.000             1.292               3        (69,164)
n21333                                net          0.373             1.665               3        (69,164)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33575|in[1]                      lut          0.054             1.719               3        (67,162)
LUT__33575|out                        lut          0.000             1.719               3        (67,162)
n21335                                net          0.346             2.065               3        (67,162)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33577|in[0]                      lut          0.054             2.119               3        (65,168)
LUT__33577|out                        lut          0.000             2.119              11        (65,168)
n16636                                net          0.513             2.632              11        (65,168)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__33578|in[3]                      lut          0.055             2.687              11        (69,169)
LUT__33578|out                        lut          0.000             2.687               4        (69,169)
n21337                                net          0.228             2.915               4        (69,169)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__33579|in[0]                      lut          0.055             2.970               4        (66,173)
LUT__33579|out                        lut          0.000             2.970               2        (66,173)
n21338                                net          0.053             3.023               2        (66,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33591|in[0]                      lut          0.055             3.078               2        (66,172)
LUT__33591|out                        lut          0.000             3.078               6        (66,172)
n21349                                net          0.305             3.383               6        (66,172)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__33599|in[1]                      lut          0.055             3.438               6        (60,175)
LUT__33599|out                        lut          0.000             3.438               5        (60,175)
n16624                                net          0.328             3.766               5        (60,175)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33600|in[1]                      lut          0.054             3.820               5        (58,173)
LUT__33600|out                        lut          0.000             3.820               3        (58,173)
n16625                                net          0.271             4.091               3        (58,173)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             4.141               3        (61,173)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             4.141               2        (61,173)
n7518                                 net          0.000             4.141               2        (61,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.021             4.162               2        (61,174)
u_rgb2dvi/enc_0/sub_50/add_2/i4|CO    adder        0.000             4.162               2        (61,174)
n7516                                 net          0.000             4.162               2        (61,174)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i5|CI    adder        0.084             4.246               2        (61,175)
u_rgb2dvi/enc_0/sub_50/add_2/i5|O     adder        0.000             4.246               3        (61,175)
n7514                                 net          0.379             4.625               3        (61,175)
   Routing elements:
      Manhattan distance of X:4, Y:3
u_rgb2dvi/enc_0/sub_79/add_2/i5|I0    adder        0.054             4.679               3        (65,178)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             4.679               2        (65,178)
n7502                                 net          0.228             4.907               2        (65,178)
   Routing elements:
      Manhattan distance of X:8, Y:0
LUT__33609|in[1]                      lut          0.055             4.962               2        (57,178)
LUT__33609|out                        lut          0.000             4.962               2        (57,178)
n21361                                net          0.105             5.067               2        (57,178)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__33611|in[0]                      lut          0.055             5.122               2        (57,180)
LUT__33611|out                        lut          0.000             5.122               2        (57,180)
n16630                                net          0.331             5.453               2        (57,180)
   Routing elements:
      Manhattan distance of X:1, Y:8
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             5.507               2        (56,188)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             5.507               2        (56,188)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             5.510               2        (56,188)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1330       (0,159) 
clk_pixel                        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:56, Y:29
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             1330       (56,188)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.851 (required time - arrival time)
Delay         : 5.364                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.480
--------------------------------------
End-of-path arrival time       : 7.309

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159) 
clk_pixel        inpad        0.110             0.110             1330       (0,159) 
clk_pixel        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:84, Y:43
lcd_de~FF|CLK    ff           0.000             1.829             1330       (84,116)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              85        (84,116)
lcd_de                                net          0.910             1.023              85        (84,116)
   Routing elements:
      Manhattan distance of X:15, Y:52
LUT__33566|in[3]                      lut          0.055             1.078              85        (69,168)
LUT__33566|out                        lut          0.000             1.078               3        (69,168)
n21326                                net          0.159             1.237               3        (69,168)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33573|in[3]                      lut          0.055             1.292               3        (69,164)
LUT__33573|out                        lut          0.000             1.292               3        (69,164)
n21333                                net          0.373             1.665               3        (69,164)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33575|in[1]                      lut          0.054             1.719               3        (67,162)
LUT__33575|out                        lut          0.000             1.719               3        (67,162)
n21335                                net          0.346             2.065               3        (67,162)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33577|in[0]                      lut          0.054             2.119               3        (65,168)
LUT__33577|out                        lut          0.000             2.119              11        (65,168)
n16636                                net          0.513             2.632              11        (65,168)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__33578|in[3]                      lut          0.055             2.687              11        (69,169)
LUT__33578|out                        lut          0.000             2.687               4        (69,169)
n21337                                net          0.228             2.915               4        (69,169)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__33579|in[0]                      lut          0.055             2.970               4        (66,173)
LUT__33579|out                        lut          0.000             2.970               2        (66,173)
n21338                                net          0.053             3.023               2        (66,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33591|in[0]                      lut          0.055             3.078               2        (66,172)
LUT__33591|out                        lut          0.000             3.078               6        (66,172)
n21349                                net          0.305             3.383               6        (66,172)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__33599|in[1]                      lut          0.055             3.438               6        (60,175)
LUT__33599|out                        lut          0.000             3.438               5        (60,175)
n16624                                net          0.328             3.766               5        (60,175)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33600|in[1]                      lut          0.054             3.820               5        (58,173)
LUT__33600|out                        lut          0.000             3.820               3        (58,173)
n16625                                net          0.271             4.091               3        (58,173)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             4.141               3        (61,173)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             4.141               2        (61,173)
n7518                                 net          0.000             4.141               2        (61,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             4.225               2        (61,174)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             4.225               3        (61,174)
n7515                                 net          0.268             4.493               3        (61,174)
   Routing elements:
      Manhattan distance of X:4, Y:3
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.054             4.547               3        (65,177)
u_rgb2dvi/enc_0/sub_79/add_2/i4|O     adder        0.000             4.547               2        (65,177)
n7503                                 net          0.189             4.736               2        (65,177)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__33612|in[1]                      lut          0.054             4.790               2        (59,177)
LUT__33612|out                        lut          0.000             4.790               2        (59,177)
n21363                                net          0.174             4.964               2        (59,177)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33614|in[1]                      lut          0.054             5.018               2        (59,178)
LUT__33614|out                        lut          0.000             5.018               2        (59,178)
n16633                                net          0.325             5.343               2        (59,178)
   Routing elements:
      Manhattan distance of X:3, Y:9
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             5.393               2        (56,187)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             5.393               2        (56,187)
n7523                                 net          0.000             5.393               2        (56,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             5.477               2        (56,188)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             5.477               2        (56,188)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             5.480               2        (56,188)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1330       (0,159) 
clk_pixel                        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:56, Y:29
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             1330       (56,188)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.856 (required time - arrival time)
Delay         : 5.359                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.475
--------------------------------------
End-of-path arrival time       : 7.304

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159) 
clk_pixel        inpad        0.110             0.110             1330       (0,159) 
clk_pixel        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:84, Y:43
lcd_de~FF|CLK    ff           0.000             1.829             1330       (84,116)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              85        (84,116)
lcd_de                                net          0.910             1.023              85        (84,116)
   Routing elements:
      Manhattan distance of X:15, Y:52
LUT__33566|in[3]                      lut          0.055             1.078              85        (69,168)
LUT__33566|out                        lut          0.000             1.078               3        (69,168)
n21326                                net          0.159             1.237               3        (69,168)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33573|in[3]                      lut          0.055             1.292               3        (69,164)
LUT__33573|out                        lut          0.000             1.292               3        (69,164)
n21333                                net          0.373             1.665               3        (69,164)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33575|in[1]                      lut          0.054             1.719               3        (67,162)
LUT__33575|out                        lut          0.000             1.719               3        (67,162)
n21335                                net          0.346             2.065               3        (67,162)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33577|in[0]                      lut          0.054             2.119               3        (65,168)
LUT__33577|out                        lut          0.000             2.119              11        (65,168)
n16636                                net          0.513             2.632              11        (65,168)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__33578|in[3]                      lut          0.055             2.687              11        (69,169)
LUT__33578|out                        lut          0.000             2.687               4        (69,169)
n21337                                net          0.228             2.915               4        (69,169)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__33579|in[0]                      lut          0.055             2.970               4        (66,173)
LUT__33579|out                        lut          0.000             2.970               2        (66,173)
n21338                                net          0.053             3.023               2        (66,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33591|in[0]                      lut          0.055             3.078               2        (66,172)
LUT__33591|out                        lut          0.000             3.078               6        (66,172)
n21349                                net          0.305             3.383               6        (66,172)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__33599|in[1]                      lut          0.055             3.438               6        (60,175)
LUT__33599|out                        lut          0.000             3.438               5        (60,175)
n16624                                net          0.328             3.766               5        (60,175)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33600|in[1]                      lut          0.054             3.820               5        (58,173)
LUT__33600|out                        lut          0.000             3.820               3        (58,173)
n16625                                net          0.271             4.091               3        (58,173)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.054             4.145               3        (61,173)
u_rgb2dvi/enc_0/sub_50/add_2/i3|O     adder        0.000             4.145               3        (61,173)
n7517                                 net          0.268             4.413               3        (61,173)
   Routing elements:
      Manhattan distance of X:4, Y:3
u_rgb2dvi/enc_0/sub_79/add_2/i3|I0    adder        0.045             4.458               3        (65,176)
u_rgb2dvi/enc_0/sub_79/add_2/i3|CO    adder        0.000             4.458               2        (65,176)
n7506                                 net          0.000             4.458               2        (65,176)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i4|CI    adder        0.084             4.542               2        (65,177)
u_rgb2dvi/enc_0/sub_79/add_2/i4|O     adder        0.000             4.542               2        (65,177)
n7503                                 net          0.189             4.731               2        (65,177)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__33612|in[1]                      lut          0.054             4.785               2        (59,177)
LUT__33612|out                        lut          0.000             4.785               2        (59,177)
n21363                                net          0.174             4.959               2        (59,177)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33614|in[1]                      lut          0.054             5.013               2        (59,178)
LUT__33614|out                        lut          0.000             5.013               2        (59,178)
n16633                                net          0.325             5.338               2        (59,178)
   Routing elements:
      Manhattan distance of X:3, Y:9
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             5.388               2        (56,187)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             5.388               2        (56,187)
n7523                                 net          0.000             5.388               2        (56,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             5.472               2        (56,188)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             5.472               2        (56,188)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             5.475               2        (56,188)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1330       (0,159) 
clk_pixel                        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:56, Y:29
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             1330       (56,188)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.878 (required time - arrival time)
Delay         : 5.337                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.453
--------------------------------------
End-of-path arrival time       : 7.282

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159) 
clk_pixel        inpad        0.110             0.110             1330       (0,159) 
clk_pixel        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:84, Y:43
lcd_de~FF|CLK    ff           0.000             1.829             1330       (84,116)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              85        (84,116)
lcd_de                                net          0.910             1.023              85        (84,116)
   Routing elements:
      Manhattan distance of X:15, Y:52
LUT__33566|in[3]                      lut          0.055             1.078              85        (69,168)
LUT__33566|out                        lut          0.000             1.078               3        (69,168)
n21326                                net          0.159             1.237               3        (69,168)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33573|in[3]                      lut          0.055             1.292               3        (69,164)
LUT__33573|out                        lut          0.000             1.292               3        (69,164)
n21333                                net          0.373             1.665               3        (69,164)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33575|in[1]                      lut          0.054             1.719               3        (67,162)
LUT__33575|out                        lut          0.000             1.719               3        (67,162)
n21335                                net          0.346             2.065               3        (67,162)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33577|in[0]                      lut          0.054             2.119               3        (65,168)
LUT__33577|out                        lut          0.000             2.119              11        (65,168)
n16636                                net          0.513             2.632              11        (65,168)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__33578|in[3]                      lut          0.055             2.687              11        (69,169)
LUT__33578|out                        lut          0.000             2.687               4        (69,169)
n21337                                net          0.228             2.915               4        (69,169)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__33579|in[0]                      lut          0.055             2.970               4        (66,173)
LUT__33579|out                        lut          0.000             2.970               2        (66,173)
n21338                                net          0.053             3.023               2        (66,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33591|in[0]                      lut          0.055             3.078               2        (66,172)
LUT__33591|out                        lut          0.000             3.078               6        (66,172)
n21349                                net          0.305             3.383               6        (66,172)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__33599|in[1]                      lut          0.055             3.438               6        (60,175)
LUT__33599|out                        lut          0.000             3.438               5        (60,175)
n16624                                net          0.328             3.766               5        (60,175)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33600|in[1]                      lut          0.054             3.820               5        (58,173)
LUT__33600|out                        lut          0.000             3.820               3        (58,173)
n16625                                net          0.271             4.091               3        (58,173)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             4.141               3        (61,173)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             4.141               2        (61,173)
n7518                                 net          0.000             4.141               2        (61,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             4.225               2        (61,174)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             4.225               3        (61,174)
n7515                                 net          0.268             4.493               3        (61,174)
   Routing elements:
      Manhattan distance of X:4, Y:3
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.045             4.538               3        (65,177)
u_rgb2dvi/enc_0/sub_79/add_2/i4|CO    adder        0.000             4.538               2        (65,177)
n7504                                 net          0.000             4.538               2        (65,177)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i5|CI    adder        0.084             4.622               2        (65,178)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             4.622               2        (65,178)
n7502                                 net          0.228             4.850               2        (65,178)
   Routing elements:
      Manhattan distance of X:8, Y:0
LUT__33609|in[1]                      lut          0.055             4.905               2        (57,178)
LUT__33609|out                        lut          0.000             4.905               2        (57,178)
n21361                                net          0.105             5.010               2        (57,178)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__33611|in[0]                      lut          0.055             5.065               2        (57,180)
LUT__33611|out                        lut          0.000             5.065               2        (57,180)
n16630                                net          0.331             5.396               2        (57,180)
   Routing elements:
      Manhattan distance of X:1, Y:8
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             5.450               2        (56,188)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             5.450               2        (56,188)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             5.453               2        (56,188)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1330       (0,159) 
clk_pixel                        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:56, Y:29
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             1330       (56,188)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.885 (required time - arrival time)
Delay         : 5.330                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.446
--------------------------------------
End-of-path arrival time       : 7.275

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159) 
clk_pixel        inpad        0.110             0.110             1330       (0,159) 
clk_pixel        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:84, Y:43
lcd_de~FF|CLK    ff           0.000             1.829             1330       (84,116)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              85        (84,116)
lcd_de                                net          0.910             1.023              85        (84,116)
   Routing elements:
      Manhattan distance of X:15, Y:52
LUT__33566|in[3]                      lut          0.055             1.078              85        (69,168)
LUT__33566|out                        lut          0.000             1.078               3        (69,168)
n21326                                net          0.220             1.298               3        (69,168)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__33567|in[3]                      lut          0.055             1.353               3        (69,165)
LUT__33567|out                        lut          0.000             1.353               4        (69,165)
n21327                                net          0.248             1.601               4        (69,165)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__33575|in[2]                      lut          0.054             1.655               4        (67,162)
LUT__33575|out                        lut          0.000             1.655               3        (67,162)
n21335                                net          0.346             2.001               3        (67,162)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33577|in[0]                      lut          0.054             2.055               3        (65,168)
LUT__33577|out                        lut          0.000             2.055              11        (65,168)
n16636                                net          0.513             2.568              11        (65,168)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__33578|in[3]                      lut          0.055             2.623              11        (69,169)
LUT__33578|out                        lut          0.000             2.623               4        (69,169)
n21337                                net          0.228             2.851               4        (69,169)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__33579|in[0]                      lut          0.055             2.906               4        (66,173)
LUT__33579|out                        lut          0.000             2.906               2        (66,173)
n21338                                net          0.053             2.959               2        (66,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33591|in[0]                      lut          0.055             3.014               2        (66,172)
LUT__33591|out                        lut          0.000             3.014               6        (66,172)
n21349                                net          0.305             3.319               6        (66,172)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__33599|in[1]                      lut          0.055             3.374               6        (60,175)
LUT__33599|out                        lut          0.000             3.374               5        (60,175)
n16624                                net          0.328             3.702               5        (60,175)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33600|in[1]                      lut          0.054             3.756               5        (58,173)
LUT__33600|out                        lut          0.000             3.756               3        (58,173)
n16625                                net          0.271             4.027               3        (58,173)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             4.077               3        (61,173)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             4.077               2        (61,173)
n7518                                 net          0.000             4.077               2        (61,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.021             4.098               2        (61,174)
u_rgb2dvi/enc_0/sub_50/add_2/i4|CO    adder        0.000             4.098               2        (61,174)
n7516                                 net          0.000             4.098               2        (61,174)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i5|CI    adder        0.084             4.182               2        (61,175)
u_rgb2dvi/enc_0/sub_50/add_2/i5|O     adder        0.000             4.182               3        (61,175)
n7514                                 net          0.379             4.561               3        (61,175)
   Routing elements:
      Manhattan distance of X:4, Y:3
u_rgb2dvi/enc_0/sub_79/add_2/i5|I0    adder        0.054             4.615               3        (65,178)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             4.615               2        (65,178)
n7502                                 net          0.228             4.843               2        (65,178)
   Routing elements:
      Manhattan distance of X:8, Y:0
LUT__33609|in[1]                      lut          0.055             4.898               2        (57,178)
LUT__33609|out                        lut          0.000             4.898               2        (57,178)
n21361                                net          0.105             5.003               2        (57,178)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__33611|in[0]                      lut          0.055             5.058               2        (57,180)
LUT__33611|out                        lut          0.000             5.058               2        (57,180)
n16630                                net          0.331             5.389               2        (57,180)
   Routing elements:
      Manhattan distance of X:1, Y:8
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             5.443               2        (56,188)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             5.443               2        (56,188)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             5.446               2        (56,188)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1330       (0,159) 
clk_pixel                        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:56, Y:29
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             1330       (56,188)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.897 (required time - arrival time)
Delay         : 5.318                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.434
--------------------------------------
End-of-path arrival time       : 7.263

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159) 
clk_pixel        inpad        0.110             0.110             1330       (0,159) 
clk_pixel        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:84, Y:43
lcd_de~FF|CLK    ff           0.000             1.829             1330       (84,116)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              85        (84,116)
lcd_de                                net          0.910             1.023              85        (84,116)
   Routing elements:
      Manhattan distance of X:15, Y:52
LUT__33566|in[3]                      lut          0.055             1.078              85        (69,168)
LUT__33566|out                        lut          0.000             1.078               3        (69,168)
n21326                                net          0.159             1.237               3        (69,168)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33573|in[3]                      lut          0.055             1.292               3        (69,164)
LUT__33573|out                        lut          0.000             1.292               3        (69,164)
n21333                                net          0.373             1.665               3        (69,164)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33575|in[1]                      lut          0.054             1.719               3        (67,162)
LUT__33575|out                        lut          0.000             1.719               3        (67,162)
n21335                                net          0.346             2.065               3        (67,162)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33577|in[0]                      lut          0.054             2.119               3        (65,168)
LUT__33577|out                        lut          0.000             2.119              11        (65,168)
n16636                                net          0.513             2.632              11        (65,168)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__33578|in[3]                      lut          0.055             2.687              11        (69,169)
LUT__33578|out                        lut          0.000             2.687               4        (69,169)
n21337                                net          0.228             2.915               4        (69,169)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__33579|in[0]                      lut          0.055             2.970               4        (66,173)
LUT__33579|out                        lut          0.000             2.970               2        (66,173)
n21338                                net          0.053             3.023               2        (66,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33591|in[0]                      lut          0.055             3.078               2        (66,172)
LUT__33591|out                        lut          0.000             3.078               6        (66,172)
n21349                                net          0.305             3.383               6        (66,172)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__33599|in[1]                      lut          0.055             3.438               6        (60,175)
LUT__33599|out                        lut          0.000             3.438               5        (60,175)
n16624                                net          0.328             3.766               5        (60,175)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33600|in[1]                      lut          0.054             3.820               5        (58,173)
LUT__33600|out                        lut          0.000             3.820               3        (58,173)
n16625                                net          0.270             4.090               3        (58,173)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_0/sub_52/add_2/i3|I0    adder        0.054             4.144               3        (59,173)
u_rgb2dvi/enc_0/sub_52/add_2/i3|O     adder        0.000             4.144               3        (59,173)
n7510                                 net          0.253             4.397               3        (59,173)
   Routing elements:
      Manhattan distance of X:5, Y:3
u_rgb2dvi/enc_0/add_75/i3|I0          adder        0.045             4.442               3        (64,176)
u_rgb2dvi/enc_0/add_75/i3|CO          adder        0.000             4.442               2        (64,176)
n7534                                 net          0.000             4.442               2        (64,176)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_75/i4|CI          adder        0.084             4.526               2        (64,177)
u_rgb2dvi/enc_0/add_75/i4|O           adder        0.000             4.526               2        (64,177)
n7531                                 net          0.164             4.690               2        (64,177)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33612|in[0]                      lut          0.054             4.744               2        (59,177)
LUT__33612|out                        lut          0.000             4.744               2        (59,177)
n21363                                net          0.174             4.918               2        (59,177)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33614|in[1]                      lut          0.054             4.972               2        (59,178)
LUT__33614|out                        lut          0.000             4.972               2        (59,178)
n16633                                net          0.325             5.297               2        (59,178)
   Routing elements:
      Manhattan distance of X:3, Y:9
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             5.347               2        (56,187)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             5.347               2        (56,187)
n7523                                 net          0.000             5.347               2        (56,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             5.431               2        (56,188)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             5.431               2        (56,188)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             5.434               2        (56,188)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1330       (0,159) 
clk_pixel                        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:56, Y:29
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             1330       (56,188)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.900 (required time - arrival time)
Delay         : 5.315                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.431
--------------------------------------
End-of-path arrival time       : 7.260

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159) 
clk_pixel        inpad        0.110             0.110             1330       (0,159) 
clk_pixel        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:84, Y:43
lcd_de~FF|CLK    ff           0.000             1.829             1330       (84,116)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              85        (84,116)
lcd_de                                net          0.910             1.023              85        (84,116)
   Routing elements:
      Manhattan distance of X:15, Y:52
LUT__33566|in[3]                      lut          0.055             1.078              85        (69,168)
LUT__33566|out                        lut          0.000             1.078               3        (69,168)
n21326                                net          0.159             1.237               3        (69,168)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33573|in[3]                      lut          0.055             1.292               3        (69,164)
LUT__33573|out                        lut          0.000             1.292               3        (69,164)
n21333                                net          0.373             1.665               3        (69,164)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33575|in[1]                      lut          0.054             1.719               3        (67,162)
LUT__33575|out                        lut          0.000             1.719               3        (67,162)
n21335                                net          0.453             2.172               3        (67,162)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__33584|in[0]                      lut          0.054             2.226               3        (65,166)
LUT__33584|out                        lut          0.000             2.226               2        (65,166)
n21342                                net          0.119             2.345               2        (65,166)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__33585|in[3]                      lut          0.054             2.399               2        (67,166)
LUT__33585|out                        lut          0.000             2.399               4        (67,166)
n21343                                net          0.545             2.944               4        (67,166)
   Routing elements:
      Manhattan distance of X:1, Y:6
LUT__33591|in[3]                      lut          0.055             2.999               4        (66,172)
LUT__33591|out                        lut          0.000             2.999               6        (66,172)
n21349                                net          0.305             3.304               6        (66,172)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__33599|in[1]                      lut          0.055             3.359               6        (60,175)
LUT__33599|out                        lut          0.000             3.359               5        (60,175)
n16624                                net          0.328             3.687               5        (60,175)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33600|in[1]                      lut          0.054             3.741               5        (58,173)
LUT__33600|out                        lut          0.000             3.741               3        (58,173)
n16625                                net          0.271             4.012               3        (58,173)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             4.062               3        (61,173)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             4.062               2        (61,173)
n7518                                 net          0.000             4.062               2        (61,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.021             4.083               2        (61,174)
u_rgb2dvi/enc_0/sub_50/add_2/i4|CO    adder        0.000             4.083               2        (61,174)
n7516                                 net          0.000             4.083               2        (61,174)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i5|CI    adder        0.084             4.167               2        (61,175)
u_rgb2dvi/enc_0/sub_50/add_2/i5|O     adder        0.000             4.167               3        (61,175)
n7514                                 net          0.379             4.546               3        (61,175)
   Routing elements:
      Manhattan distance of X:4, Y:3
u_rgb2dvi/enc_0/sub_79/add_2/i5|I0    adder        0.054             4.600               3        (65,178)
u_rgb2dvi/enc_0/sub_79/add_2/i5|O     adder        0.000             4.600               2        (65,178)
n7502                                 net          0.228             4.828               2        (65,178)
   Routing elements:
      Manhattan distance of X:8, Y:0
LUT__33609|in[1]                      lut          0.055             4.883               2        (57,178)
LUT__33609|out                        lut          0.000             4.883               2        (57,178)
n21361                                net          0.105             4.988               2        (57,178)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__33611|in[0]                      lut          0.055             5.043               2        (57,180)
LUT__33611|out                        lut          0.000             5.043               2        (57,180)
n16630                                net          0.331             5.374               2        (57,180)
   Routing elements:
      Manhattan distance of X:1, Y:8
u_rgb2dvi/enc_0/add_105/i5|I1         adder        0.054             5.428               2        (56,188)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             5.428               2        (56,188)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             5.431               2        (56,188)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1330       (0,159) 
clk_pixel                        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:56, Y:29
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             1330       (56,188)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.915 (required time - arrival time)
Delay         : 5.300                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.416
--------------------------------------
End-of-path arrival time       : 7.245

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159) 
clk_pixel        inpad        0.110             0.110             1330       (0,159) 
clk_pixel        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:84, Y:43
lcd_de~FF|CLK    ff           0.000             1.829             1330       (84,116)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              85        (84,116)
lcd_de                                net          0.910             1.023              85        (84,116)
   Routing elements:
      Manhattan distance of X:15, Y:52
LUT__33566|in[3]                      lut          0.055             1.078              85        (69,168)
LUT__33566|out                        lut          0.000             1.078               3        (69,168)
n21326                                net          0.220             1.298               3        (69,168)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__33567|in[3]                      lut          0.055             1.353               3        (69,165)
LUT__33567|out                        lut          0.000             1.353               4        (69,165)
n21327                                net          0.248             1.601               4        (69,165)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__33575|in[2]                      lut          0.054             1.655               4        (67,162)
LUT__33575|out                        lut          0.000             1.655               3        (67,162)
n21335                                net          0.346             2.001               3        (67,162)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33577|in[0]                      lut          0.054             2.055               3        (65,168)
LUT__33577|out                        lut          0.000             2.055              11        (65,168)
n16636                                net          0.513             2.568              11        (65,168)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__33578|in[3]                      lut          0.055             2.623              11        (69,169)
LUT__33578|out                        lut          0.000             2.623               4        (69,169)
n21337                                net          0.228             2.851               4        (69,169)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__33579|in[0]                      lut          0.055             2.906               4        (66,173)
LUT__33579|out                        lut          0.000             2.906               2        (66,173)
n21338                                net          0.053             2.959               2        (66,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33591|in[0]                      lut          0.055             3.014               2        (66,172)
LUT__33591|out                        lut          0.000             3.014               6        (66,172)
n21349                                net          0.305             3.319               6        (66,172)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__33599|in[1]                      lut          0.055             3.374               6        (60,175)
LUT__33599|out                        lut          0.000             3.374               5        (60,175)
n16624                                net          0.328             3.702               5        (60,175)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33600|in[1]                      lut          0.054             3.756               5        (58,173)
LUT__33600|out                        lut          0.000             3.756               3        (58,173)
n16625                                net          0.271             4.027               3        (58,173)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             4.077               3        (61,173)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             4.077               2        (61,173)
n7518                                 net          0.000             4.077               2        (61,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             4.161               2        (61,174)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             4.161               3        (61,174)
n7515                                 net          0.268             4.429               3        (61,174)
   Routing elements:
      Manhattan distance of X:4, Y:3
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.054             4.483               3        (65,177)
u_rgb2dvi/enc_0/sub_79/add_2/i4|O     adder        0.000             4.483               2        (65,177)
n7503                                 net          0.189             4.672               2        (65,177)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__33612|in[1]                      lut          0.054             4.726               2        (59,177)
LUT__33612|out                        lut          0.000             4.726               2        (59,177)
n21363                                net          0.174             4.900               2        (59,177)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33614|in[1]                      lut          0.054             4.954               2        (59,178)
LUT__33614|out                        lut          0.000             4.954               2        (59,178)
n16633                                net          0.325             5.279               2        (59,178)
   Routing elements:
      Manhattan distance of X:3, Y:9
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             5.329               2        (56,187)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             5.329               2        (56,187)
n7523                                 net          0.000             5.329               2        (56,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             5.413               2        (56,188)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             5.413               2        (56,188)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             5.416               2        (56,188)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1330       (0,159) 
clk_pixel                        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:56, Y:29
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             1330       (56,188)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.920 (required time - arrival time)
Delay         : 5.295                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.411
--------------------------------------
End-of-path arrival time       : 7.240

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159) 
clk_pixel        inpad        0.110             0.110             1330       (0,159) 
clk_pixel        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:84, Y:43
lcd_de~FF|CLK    ff           0.000             1.829             1330       (84,116)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              85        (84,116)
lcd_de                                net          0.910             1.023              85        (84,116)
   Routing elements:
      Manhattan distance of X:15, Y:52
LUT__33566|in[3]                      lut          0.055             1.078              85        (69,168)
LUT__33566|out                        lut          0.000             1.078               3        (69,168)
n21326                                net          0.220             1.298               3        (69,168)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__33567|in[3]                      lut          0.055             1.353               3        (69,165)
LUT__33567|out                        lut          0.000             1.353               4        (69,165)
n21327                                net          0.248             1.601               4        (69,165)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__33575|in[2]                      lut          0.054             1.655               4        (67,162)
LUT__33575|out                        lut          0.000             1.655               3        (67,162)
n21335                                net          0.346             2.001               3        (67,162)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33577|in[0]                      lut          0.054             2.055               3        (65,168)
LUT__33577|out                        lut          0.000             2.055              11        (65,168)
n16636                                net          0.513             2.568              11        (65,168)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__33578|in[3]                      lut          0.055             2.623              11        (69,169)
LUT__33578|out                        lut          0.000             2.623               4        (69,169)
n21337                                net          0.228             2.851               4        (69,169)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__33579|in[0]                      lut          0.055             2.906               4        (66,173)
LUT__33579|out                        lut          0.000             2.906               2        (66,173)
n21338                                net          0.053             2.959               2        (66,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33591|in[0]                      lut          0.055             3.014               2        (66,172)
LUT__33591|out                        lut          0.000             3.014               6        (66,172)
n21349                                net          0.305             3.319               6        (66,172)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__33599|in[1]                      lut          0.055             3.374               6        (60,175)
LUT__33599|out                        lut          0.000             3.374               5        (60,175)
n16624                                net          0.328             3.702               5        (60,175)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33600|in[1]                      lut          0.054             3.756               5        (58,173)
LUT__33600|out                        lut          0.000             3.756               3        (58,173)
n16625                                net          0.271             4.027               3        (58,173)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.054             4.081               3        (61,173)
u_rgb2dvi/enc_0/sub_50/add_2/i3|O     adder        0.000             4.081               3        (61,173)
n7517                                 net          0.268             4.349               3        (61,173)
   Routing elements:
      Manhattan distance of X:4, Y:3
u_rgb2dvi/enc_0/sub_79/add_2/i3|I0    adder        0.045             4.394               3        (65,176)
u_rgb2dvi/enc_0/sub_79/add_2/i3|CO    adder        0.000             4.394               2        (65,176)
n7506                                 net          0.000             4.394               2        (65,176)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_79/add_2/i4|CI    adder        0.084             4.478               2        (65,177)
u_rgb2dvi/enc_0/sub_79/add_2/i4|O     adder        0.000             4.478               2        (65,177)
n7503                                 net          0.189             4.667               2        (65,177)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__33612|in[1]                      lut          0.054             4.721               2        (59,177)
LUT__33612|out                        lut          0.000             4.721               2        (59,177)
n21363                                net          0.174             4.895               2        (59,177)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33614|in[1]                      lut          0.054             4.949               2        (59,178)
LUT__33614|out                        lut          0.000             4.949               2        (59,178)
n16633                                net          0.325             5.274               2        (59,178)
   Routing elements:
      Manhattan distance of X:3, Y:9
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             5.324               2        (56,187)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             5.324               2        (56,187)
n7523                                 net          0.000             5.324               2        (56,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             5.408               2        (56,188)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             5.408               2        (56,188)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             5.411               2        (56,188)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1330       (0,159) 
clk_pixel                        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:56, Y:29
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             1330       (56,188)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.923 (required time - arrival time)
Delay         : 5.292                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.408
--------------------------------------
End-of-path arrival time       : 7.237

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.829
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.160

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159) 
clk_pixel        inpad        0.110             0.110             1330       (0,159) 
clk_pixel        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:84, Y:43
lcd_de~FF|CLK    ff           0.000             1.829             1330       (84,116)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              85        (84,116)
lcd_de                                net          0.910             1.023              85        (84,116)
   Routing elements:
      Manhattan distance of X:15, Y:52
LUT__33566|in[3]                      lut          0.055             1.078              85        (69,168)
LUT__33566|out                        lut          0.000             1.078               3        (69,168)
n21326                                net          0.159             1.237               3        (69,168)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33573|in[3]                      lut          0.055             1.292               3        (69,164)
LUT__33573|out                        lut          0.000             1.292               3        (69,164)
n21333                                net          0.373             1.665               3        (69,164)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33575|in[1]                      lut          0.054             1.719               3        (67,162)
LUT__33575|out                        lut          0.000             1.719               3        (67,162)
n21335                                net          0.346             2.065               3        (67,162)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__33577|in[0]                      lut          0.054             2.119               3        (65,168)
LUT__33577|out                        lut          0.000             2.119              11        (65,168)
n16636                                net          0.513             2.632              11        (65,168)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__33578|in[3]                      lut          0.055             2.687              11        (69,169)
LUT__33578|out                        lut          0.000             2.687               4        (69,169)
n21337                                net          0.228             2.915               4        (69,169)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__33579|in[0]                      lut          0.055             2.970               4        (66,173)
LUT__33579|out                        lut          0.000             2.970               2        (66,173)
n21338                                net          0.053             3.023               2        (66,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33591|in[0]                      lut          0.055             3.078               2        (66,172)
LUT__33591|out                        lut          0.000             3.078               6        (66,172)
n21349                                net          0.305             3.383               6        (66,172)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__33599|in[1]                      lut          0.055             3.438               6        (60,175)
LUT__33599|out                        lut          0.000             3.438               5        (60,175)
n16624                                net          0.328             3.766               5        (60,175)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__33600|in[1]                      lut          0.054             3.820               5        (58,173)
LUT__33600|out                        lut          0.000             3.820               3        (58,173)
n16625                                net          0.270             4.090               3        (58,173)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_0/sub_52/add_2/i3|I0    adder        0.045             4.135               3        (59,173)
u_rgb2dvi/enc_0/sub_52/add_2/i3|CO    adder        0.000             4.135               2        (59,173)
n7511                                 net          0.000             4.135               2        (59,173)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_52/add_2/i4|CI    adder        0.084             4.219               2        (59,174)
u_rgb2dvi/enc_0/sub_52/add_2/i4|O     adder        0.000             4.219               3        (59,174)
n7508                                 net          0.227             4.446               3        (59,174)
   Routing elements:
      Manhattan distance of X:5, Y:3
u_rgb2dvi/enc_0/add_75/i4|I0          adder        0.054             4.500               3        (64,177)
u_rgb2dvi/enc_0/add_75/i4|O           adder        0.000             4.500               2        (64,177)
n7531                                 net          0.164             4.664               2        (64,177)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33612|in[0]                      lut          0.054             4.718               2        (59,177)
LUT__33612|out                        lut          0.000             4.718               2        (59,177)
n21363                                net          0.174             4.892               2        (59,177)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33614|in[1]                      lut          0.054             4.946               2        (59,178)
LUT__33614|out                        lut          0.000             4.946               2        (59,178)
n16633                                net          0.325             5.271               2        (59,178)
   Routing elements:
      Manhattan distance of X:3, Y:9
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             5.321               2        (56,187)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             5.321               2        (56,187)
n7523                                 net          0.000             5.321               2        (56,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             5.405               2        (56,188)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             5.405               2        (56,188)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             5.408               2        (56,188)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1330       (0,159) 
clk_pixel                        net          1.719             1.829             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:56, Y:29
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.829             1330       (56,188)

################################################################################
Path Detail Report (cmos_pclk vs cmos_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[1]~FF|CLK       
Path End      : r_cmos_fv_o[2]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 7.985 (required time - arrival time)
Delay         : 1.789                               

Logic Level             : 3
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.905
--------------------------------------
End-of-path arrival time       : 3.716

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:191
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             1.811              17       (27,132) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[1]~FF|Q     ff          0.113             0.113              2         (27,132)
r_cmos_rx_vsync0_in[1]          net         0.279             0.392              2         (27,132)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__32747|in[0]                lut         0.054             0.446              2         (31,132)
LUT__32747|out                  lut         0.000             0.446              4         (31,132)
n21020                          net         0.624             1.070              4         (31,132)
   Routing elements:
      Manhattan distance of X:0, Y:83
LUT__32750|in[2]                lut         0.054             1.124              4         (31,49) 
LUT__32750|out                  lut         0.000             1.124              3         (31,49) 
n21021                          net         0.724             1.848              3         (31,49) 
   Routing elements:
      Manhattan distance of X:111, Y:5
LUT__32751|in[1]                lut         0.054             1.902              3         (142,44)
LUT__32751|out                  lut         0.000             1.902              2         (142,44)
r_cmos_fv_o[2]~FF|D             ff          0.003             1.905              2         (142,44)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:279
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.811              17       (142,44) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[1]~FF|CLK       
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 7.986 (required time - arrival time)
Delay         : 1.788                               

Logic Level             : 3
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.904
--------------------------------------
End-of-path arrival time       : 3.715

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:191
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             1.811              17       (27,132) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[1]~FF|Q     ff          0.113             0.113              2         (27,132)
r_cmos_rx_vsync0_in[1]          net         0.279             0.392              2         (27,132)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__32747|in[0]                lut         0.054             0.446              2         (31,132)
LUT__32747|out                  lut         0.000             0.446              4         (31,132)
n21020                          net         0.624             1.070              4         (31,132)
   Routing elements:
      Manhattan distance of X:0, Y:83
LUT__32750|in[2]                lut         0.054             1.124              4         (31,49) 
LUT__32750|out                  lut         0.000             1.124              3         (31,49) 
n21021                          net         0.723             1.847              3         (31,49) 
   Routing elements:
      Manhattan distance of X:111, Y:6
LUT__32752|in[1]                lut         0.054             1.901              3         (142,43)
LUT__32752|out                  lut         0.000             1.901              2         (142,43)
led_o[5]~FF|D                   ff          0.003             1.904              2         (142,43)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.110             0.110              17       (111,323)
cmos_pclk          net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:280
led_o[5]~FF|CLK    ff           0.000             1.811              17       (142,43) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[0]~FF|CLK       
Path End      : r_cmos_fv_o[2]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.015 (required time - arrival time)
Delay         : 1.759                               

Logic Level             : 3
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.875
--------------------------------------
End-of-path arrival time       : 3.686

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:176
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             1.811              17       (27,147) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[0]~FF|Q     ff          0.113             0.113              3         (27,147)
r_cmos_rx_vsync0_in[0]          net         0.249             0.362              3         (27,147)
   Routing elements:
      Manhattan distance of X:4, Y:15
LUT__32747|in[1]                lut         0.054             0.416              3         (31,132)
LUT__32747|out                  lut         0.000             0.416              4         (31,132)
n21020                          net         0.624             1.040              4         (31,132)
   Routing elements:
      Manhattan distance of X:0, Y:83
LUT__32750|in[2]                lut         0.054             1.094              4         (31,49) 
LUT__32750|out                  lut         0.000             1.094              3         (31,49) 
n21021                          net         0.724             1.818              3         (31,49) 
   Routing elements:
      Manhattan distance of X:111, Y:5
LUT__32751|in[1]                lut         0.054             1.872              3         (142,44)
LUT__32751|out                  lut         0.000             1.872              2         (142,44)
r_cmos_fv_o[2]~FF|D             ff          0.003             1.875              2         (142,44)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:279
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.811              17       (142,44) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[0]~FF|CLK       
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.016 (required time - arrival time)
Delay         : 1.758                               

Logic Level             : 3
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.874
--------------------------------------
End-of-path arrival time       : 3.685

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:176
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             1.811              17       (27,147) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[0]~FF|Q     ff          0.113             0.113              3         (27,147)
r_cmos_rx_vsync0_in[0]          net         0.249             0.362              3         (27,147)
   Routing elements:
      Manhattan distance of X:4, Y:15
LUT__32747|in[1]                lut         0.054             0.416              3         (31,132)
LUT__32747|out                  lut         0.000             0.416              4         (31,132)
n21020                          net         0.624             1.040              4         (31,132)
   Routing elements:
      Manhattan distance of X:0, Y:83
LUT__32750|in[2]                lut         0.054             1.094              4         (31,49) 
LUT__32750|out                  lut         0.000             1.094              3         (31,49) 
n21021                          net         0.723             1.817              3         (31,49) 
   Routing elements:
      Manhattan distance of X:111, Y:6
LUT__32752|in[1]                lut         0.054             1.871              3         (142,43)
LUT__32752|out                  lut         0.000             1.871              2         (142,43)
led_o[5]~FF|D                   ff          0.003             1.874              2         (142,43)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.110             0.110              17       (111,323)
cmos_pclk          net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:280
led_o[5]~FF|CLK    ff           0.000             1.811              17       (142,43) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[1]~FF|CLK       
Path End      : r_cmos_fv_o[1]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.787 (required time - arrival time)
Delay         : 0.987                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.103
--------------------------------------
End-of-path arrival time       : 2.914

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:191
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             1.811              17       (27,132) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[1]~FF|Q     ff          0.113             0.113              2         (27,132)
r_cmos_rx_vsync0_in[1]          net         0.279             0.392              2         (27,132)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__32747|in[0]                lut         0.054             0.446              2         (31,132)
LUT__32747|out                  lut         0.000             0.446              4         (31,132)
n21020                          net         0.600             1.046              4         (31,132)
   Routing elements:
      Manhattan distance of X:0, Y:82
LUT__32749|in[1]                lut         0.054             1.100              4         (31,50) 
LUT__32749|out                  lut         0.000             1.100              2         (31,50) 
r_cmos_fv_o[1]~FF|D             ff          0.003             1.103              2         (31,50) 

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:273
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.811              17       (31,50)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[1]~FF|CLK               
Path End      : r_cmos_fv_o[2]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.808 (required time - arrival time)
Delay         : 0.966                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.082
--------------------------------------
End-of-path arrival time       : 2.893

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:273
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.811              17       (31,50)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[1]~FF|Q     ff          0.113             0.113              3         (31,50) 
r_cmos_fv_o[1]          net         0.134             0.247              3         (31,50) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32750|in[1]        lut         0.054             0.301              3         (31,49) 
LUT__32750|out          lut         0.000             0.301              3         (31,49) 
n21021                  net         0.724             1.025              3         (31,49) 
   Routing elements:
      Manhattan distance of X:111, Y:5
LUT__32751|in[1]        lut         0.054             1.079              3         (142,44)
LUT__32751|out          lut         0.000             1.079              2         (142,44)
r_cmos_fv_o[2]~FF|D     ff          0.003             1.082              2         (142,44)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:279
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.811              17       (142,44) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[1]~FF|CLK               
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.809 (required time - arrival time)
Delay         : 0.965                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.081
--------------------------------------
End-of-path arrival time       : 2.892

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:273
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.811              17       (31,50)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[1]~FF|Q     ff          0.113             0.113              3         (31,50) 
r_cmos_fv_o[1]          net         0.134             0.247              3         (31,50) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32750|in[1]        lut         0.054             0.301              3         (31,49) 
LUT__32750|out          lut         0.000             0.301              3         (31,49) 
n21021                  net         0.723             1.024              3         (31,49) 
   Routing elements:
      Manhattan distance of X:111, Y:6
LUT__32752|in[1]        lut         0.054             1.078              3         (142,43)
LUT__32752|out          lut         0.000             1.078              2         (142,43)
led_o[5]~FF|D           ff          0.003             1.081              2         (142,43)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.110             0.110              17       (111,323)
cmos_pclk          net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:280
led_o[5]~FF|CLK    ff           0.000             1.811              17       (142,43) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[0]~FF|CLK       
Path End      : r_cmos_fv_o[1]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.817 (required time - arrival time)
Delay         : 0.957                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.073
--------------------------------------
End-of-path arrival time       : 2.884

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:176
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             1.811              17       (27,147) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[0]~FF|Q     ff          0.113             0.113              3         (27,147)
r_cmos_rx_vsync0_in[0]          net         0.249             0.362              3         (27,147)
   Routing elements:
      Manhattan distance of X:4, Y:15
LUT__32747|in[1]                lut         0.054             0.416              3         (31,132)
LUT__32747|out                  lut         0.000             0.416              4         (31,132)
n21020                          net         0.600             1.016              4         (31,132)
   Routing elements:
      Manhattan distance of X:0, Y:82
LUT__32749|in[1]                lut         0.054             1.070              4         (31,50) 
LUT__32749|out                  lut         0.000             1.070              2         (31,50) 
r_cmos_fv_o[1]~FF|D             ff          0.003             1.073              2         (31,50) 

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:273
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.811              17       (31,50)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : r_cmos_fv_o[2]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.848 (required time - arrival time)
Delay         : 0.926                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.042
--------------------------------------
End-of-path arrival time       : 2.853

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:272
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.811              17       (31,51)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.113             0.113              4         (31,51) 
r_cmos_fv_o[0]          net         0.094             0.207              4         (31,51) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32750|in[0]        lut         0.054             0.261              4         (31,49) 
LUT__32750|out          lut         0.000             0.261              3         (31,49) 
n21021                  net         0.724             0.985              3         (31,49) 
   Routing elements:
      Manhattan distance of X:111, Y:5
LUT__32751|in[1]        lut         0.054             1.039              3         (142,44)
LUT__32751|out          lut         0.000             1.039              2         (142,44)
r_cmos_fv_o[2]~FF|D     ff          0.003             1.042              2         (142,44)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:279
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.811              17       (142,44) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.849 (required time - arrival time)
Delay         : 0.925                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.041
--------------------------------------
End-of-path arrival time       : 2.852

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:272
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.811              17       (31,51)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.113             0.113              4         (31,51) 
r_cmos_fv_o[0]          net         0.094             0.207              4         (31,51) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32750|in[0]        lut         0.054             0.261              4         (31,49) 
LUT__32750|out          lut         0.000             0.261              3         (31,49) 
n21021                  net         0.723             0.984              3         (31,49) 
   Routing elements:
      Manhattan distance of X:111, Y:6
LUT__32752|in[1]        lut         0.054             1.038              3         (142,43)
LUT__32752|out          lut         0.000             1.038              2         (142,43)
led_o[5]~FF|D           ff          0.003             1.041              2         (142,43)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.110             0.110              17       (111,323)
cmos_pclk          net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:280
led_o[5]~FF|CLK    ff           0.000             1.811              17       (142,43) 

################################################################################
Path Detail Report (cmos_pclk vs cmos_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : cmos_vsync                          
Path End      : r_cmos_rx_vsync0_in[0]~FF|D         
Launch Clock  : cmos_pclk (FALL)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 2.599 (required time - arrival time)
Delay         : 1.106                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.802
+ Clock To Q + Data Path Delay : 1.109
+ Input Delay                  : 1.191
--------------------------------------
End-of-path arrival time       : 4.102

Constraint                     : 5.000
+ Capture Clock Path Delay     : 1.811
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.701

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
cmos_pclk                  inpad        0.000             0.000               0       (111,323)
cmos_pclk                  inpad        0.110             0.110              17       (111,323)
cmos_pclk                  net          1.648             1.758              17       (111,323)
   Routing elements:
      Manhattan distance of X:93, Y:0
cmos_pclk~CLKOUT~18~322    outpad       0.044             1.802              17       (18,323) 
cmos_pclk~CLKOUT~18~322    outpad       0.000             1.802               0       (18,323) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
cmos_vsync                     inpad        0.110             0.110              0         (0,321) 
cmos_vsync                     inpad        0.996             1.106              2         (0,321) 
r_cmos_rx_vsync0_in[0]~FF|D    ff           0.003             1.109              2         (27,147)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:176
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             1.811              17       (27,147) 

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[93]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WDATA[15]
Launch Clock  : tac_clk (RISE)                                                                                                               
Capture Clock : tac_clk (RISE)                                                                                                               
Slack         : 0.028 (arrival time - required time)                                                                                         
Delay         : 0.137                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.098
--------------------------------------
End-of-path arrival time       : 1.301

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:62, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[93]~FF|CLK    ff           0.000             1.203             283        (49,17)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[93]~FF|Q                 ff               0.072            0.072              3         (49,17)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[93]                      net              0.137            0.209              3         (49,17)
   Routing elements:
      Manhattan distance of X:1, Y:15
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WDATA[15] ram_8192x20     -0.111            0.098              3         (48,2) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:63, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WCLK ram_8192x20     0.000             1.203             283        (48,2) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|D 
Launch Clock  : tac_clk (RISE)                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                        
Slack         : 0.035 (arrival time - required time)                                                                                  
Delay         : 0.033                                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.308

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                   inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                   net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|CLK    srl8         0.000             1.203             283        (90,43)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|Q7       srl8        0.072             0.072              2         (90,43)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[7]     net         0.033             0.105              2         (90,43)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|D       srl8        0.000             0.105              2         (90,44)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                    net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|CLK    srl8         0.000             1.203             283        (90,44)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[52]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[20]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.038 (arrival time - required time)                                                                           
Delay         : 0.093                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.158
--------------------------------------
End-of-path arrival time       : 1.361

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:47, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[52]~FF|CLK    ff           0.000             1.203             283        (64,29)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[52]~FF|Q      ff          0.165            0.165              3         (64,29)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[20]~FF|D      ff         -0.007            0.158              3         (66,29)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[20]~FF|CLK    ff           0.000             1.253             283        (66,29)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[41]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FF|D   
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.039 (arrival time - required time)                                                                           
Delay         : 0.094                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.159
--------------------------------------
End-of-path arrival time       : 1.362

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:47, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[41]~FF|CLK    ff           0.000             1.203             283        (64,3) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[41]~FF|Q      ff          0.166            0.166              3          (64,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FF|D       ff         -0.007            0.159              3          (66,3)

Capture Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
tac_clk                                                                                                           inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                           inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                           net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FF|CLK    ff           0.000             1.253             283        (66,3) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[44]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[12]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.039 (arrival time - required time)                                                                           
Delay         : 0.094                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.159
--------------------------------------
End-of-path arrival time       : 1.362

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:47, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[44]~FF|CLK    ff           0.000             1.203             283        (64,7) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[44]~FF|Q      ff          0.166            0.166              3          (64,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[12]~FF|D      ff         -0.007            0.159              3          (66,7)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[12]~FF|CLK    ff           0.000             1.253             283        (66,7) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[65]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[33]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.043 (arrival time - required time)                                                                           
Delay         : 0.098                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.163
--------------------------------------
End-of-path arrival time       : 1.366

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:49, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[65]~FF|CLK    ff           0.000             1.203             283        (62,13)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[65]~FF|Q      ff          0.170            0.170              3         (62,13)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[33]~FF|D      ff         -0.007            0.163              3         (66,13)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:45, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[33]~FF|CLK    ff           0.000             1.253             283        (66,13)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[18]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.046 (arrival time - required time)                                                                           
Delay         : 0.101                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.369

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:47, Y:26
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF|CLK    ff           0.000             1.203             283        (64,26)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF|Q      ff          0.173            0.173              3         (64,26)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[18]~FF|D      ff         -0.007            0.166              3         (67,26)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:44, Y:26
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[18]~FF|CLK    ff           0.000             1.253             283        (67,26)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[16]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.046 (arrival time - required time)                                                                           
Delay         : 0.101                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.369

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:47, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF|CLK    ff           0.000             1.203             283        (64,24)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF|Q      ff          0.173            0.173              3         (64,24)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[16]~FF|D      ff         -0.007            0.166              3         (67,24)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:44, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[16]~FF|CLK    ff           0.000             1.253             283        (67,24)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[53]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[21]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.046 (arrival time - required time)                                                                           
Delay         : 0.101                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.369

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:47, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[53]~FF|CLK    ff           0.000             1.203             283        (64,32)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[53]~FF|Q      ff          0.173            0.173              3         (64,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[21]~FF|D      ff         -0.007            0.166              3         (67,32)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:44, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[21]~FF|CLK    ff           0.000             1.253             283        (67,32)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[55]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[23]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.046 (arrival time - required time)                                                                           
Delay         : 0.101                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.369

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:47, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[55]~FF|CLK    ff           0.000             1.203             283        (64,25)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[55]~FF|Q      ff          0.173            0.173              3         (64,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[23]~FF|D      ff         -0.007            0.166              3         (67,25)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:44, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[23]~FF|CLK    ff           0.000             1.253             283        (67,25)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                 
Slack         : 0.098 (arrival time - required time)                                                                             
Delay         : 0.096                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.362

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|CLK    ff           0.000             1.194             124        (162,87)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|Q     ff          0.072             0.072              8         (162,87)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]          net         0.061             0.133              8         (162,87)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__30972|in[1]                                                                                                    lut         0.035             0.168              8         (162,85)
LUT__30972|out                                                                                                      lut         0.000             0.168              3         (162,85)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF|D     ff          0.000             0.168              3         (162,85)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF|CLK    ff           0.000             1.194             124        (162,85)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                   
Capture Clock : tdqss_clk (RISE)                                                                                                   
Slack         : 0.103 (arrival time - required time)                                                                               
Delay         : 0.101                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|CLK    ff           0.000             1.194             124        (162,89)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|Q         ff          0.072             0.072              7         (162,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]              net         0.066             0.138              7         (162,89)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__30991|in[0]                                                                                                        lut         0.035             0.173              7         (162,93)
LUT__30991|out                                                                                                          lut         0.000             0.173              2         (162,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|D     ff          0.000             0.173              2         (162,93)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.194             124        (162,93)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FF|CLK
Path End      : odt~FF|D                                                                                         
Launch Clock  : tdqss_clk (RISE)                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                 
Slack         : 0.104 (arrival time - required time)                                                             
Delay         : 0.102                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.368

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
tdqss_clk                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FF|CLK    ff           0.000             1.194             124        (166,66)

Data Path
                                             name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FF|Q     ff          0.072             0.072              28        (166,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re          net         0.068             0.140              28        (166,66)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30526|in[2]                                                                                    lut         0.034             0.174              28        (166,63)
LUT__30526|out                                                                                      lut         0.000             0.174               2        (166,63)
odt~FF|D                                                                                            ff          0.000             0.174               2        (166,63)

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.070             0.070             124        (110,0) 
 tdqss_clk      net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:63
 odt~FF|CLK     ff           0.000             1.194             124        (166,63)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                               
Capture Clock : tdqss_clk (RISE)                                                                                                               
Slack         : 0.104 (arrival time - required time)                                                                                           
Delay         : 0.102                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.368

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:63, Y:70
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|CLK    ff           0.000             1.194             124        (173,70)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|Q      ff         0.174             0.174              3         (173,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF|D      ff         0.000             0.174              3         (173,67)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:63, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF|CLK    ff           0.000             1.194             124        (173,67)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                   
Capture Clock : tdqss_clk (RISE)                                                                                                   
Slack         : 0.105 (arrival time - required time)                                                                               
Delay         : 0.103                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.175
--------------------------------------
End-of-path arrival time       : 1.369

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF|CLK    ff           0.000             1.194             124        (162,84)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FF|Q         ff          0.072             0.072              6         (162,84)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]              net         0.068             0.140              6         (162,84)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__30970|in[3]                                                                                                        lut         0.035             0.175              6         (162,86)
LUT__30970|out                                                                                                          lut         0.000             0.175              2         (162,86)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|D     ff          0.000             0.175              2         (162,86)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.194             124        (162,86)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                 
Slack         : 0.105 (arrival time - required time)                                                                             
Delay         : 0.103                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.175
--------------------------------------
End-of-path arrival time       : 1.369

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:83
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK    ff           0.000             1.194             124        (162,83)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|Q     ff          0.072             0.072              9         (162,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]          net         0.068             0.140              9         (162,83)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__30971|in[0]                                                                                                    lut         0.035             0.175              9         (162,87)
LUT__30971|out                                                                                                      lut         0.000             0.175              3         (162,87)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|D     ff          0.000             0.175              3         (162,87)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|CLK    ff           0.000             1.194             124        (162,87)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK
Path End      : o_dqs_oe[1]~FF|D                                                                                                      
Launch Clock  : tdqss_clk (RISE)                                                                                                      
Capture Clock : tdqss_clk (RISE)                                                                                                      
Slack         : 0.105 (arrival time - required time)                                                                                  
Delay         : 0.103                                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.175
--------------------------------------
End-of-path arrival time       : 1.369

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tdqss_clk                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK    ff           0.000             1.194             124        (166,45)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|Q     ff          0.072             0.072              5         (166,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]          net         0.069             0.141              5         (166,45)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__31278|in[0]                                                                                                         lut         0.034             0.175              5         (166,42)
LUT__31278|out                                                                                                           lut         0.000             0.175              2         (166,42)
o_dqs_oe[1]~FF|D                                                                                                         ff          0.000             0.175              2         (166,42)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
tdqss_clk             inpad        0.000             0.000               0        (110,0) 
tdqss_clk             inpad        0.070             0.070             124        (110,0) 
tdqss_clk             net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:42
o_dqs_oe[1]~FF|CLK    ff           0.000             1.194             124        (166,42)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                 
Slack         : 0.106 (arrival time - required time)                                                                             
Delay         : 0.104                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.176
--------------------------------------
End-of-path arrival time       : 1.370

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:83
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK    ff           0.000             1.194             124        (162,83)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|Q     ff          0.072             0.072              9         (162,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]          net         0.069             0.141              9         (162,83)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__30972|in[0]                                                                                                    lut         0.035             0.176              9         (162,85)
LUT__30972|out                                                                                                      lut         0.000             0.176              3         (162,85)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF|D     ff          0.000             0.176              3         (162,85)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FF|CLK    ff           0.000             1.194             124        (162,85)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.109 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|CLK    ff           0.000             1.194             124        (166,75)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|Q      ff         0.179             0.179              2         (166,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|D      ff         0.000             0.179              2         (166,76)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|CLK    ff           0.000             1.194             124        (166,76)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.109 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|CLK    ff           0.000             1.194             124        (166,76)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|Q      ff         0.179             0.179              2         (166,76)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|D      ff         0.000             0.179              2         (166,77)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|CLK    ff           0.000             1.194             124        (166,77)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.070 (arrival time - required time)                                                                                               
Delay         : 0.088                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.153
--------------------------------------
End-of-path arrival time       : 1.347

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.194             124        (162,86)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                      ff          0.160            0.160              3         (162,86)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         -0.007            0.153              3         (160,86)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.207             743       (160,86) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.133 (arrival time - required time)                                                                                               
Delay         : 0.094                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.360

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.194             124        (162,88)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                      ff         0.166             0.166              3         (162,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.166              3         (158,88)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (158,88) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.178 (arrival time - required time)                                                                                               
Delay         : 0.196                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.261
--------------------------------------
End-of-path arrival time       : 1.455

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.194             124        (167,89)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                      ff          0.268            0.268              3         (167,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         -0.007            0.261              3         (169,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.207             743       (169,90) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.185 (arrival time - required time)                                                                                               
Delay         : 0.203                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.268
--------------------------------------
End-of-path arrival time       : 1.462

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.194             124        (167,88)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                      ff          0.275            0.275              3         (167,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         -0.007            0.268              3         (169,92)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.207             743       (169,92) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.206 (arrival time - required time)                                                                                               
Delay         : 0.224                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.289
--------------------------------------
End-of-path arrival time       : 1.483

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.194             124        (162,93)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                      ff          0.296            0.296              3         (162,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         -0.007            0.289              3         (160,96)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.207             743       (160,96) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.236 (arrival time - required time)                                                                                               
Delay         : 0.254                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.319
--------------------------------------
End-of-path arrival time       : 1.513

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.194             124        (162,94)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                          ff          0.326            0.326              4         (162,94)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         -0.007            0.319              4         (160,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.207             743       (160,90) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.271 (arrival time - required time)                                                                                               
Delay         : 0.232                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.304
--------------------------------------
End-of-path arrival time       : 1.498

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.194             124        (162,95)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                      ff         0.304             0.304              3        (162,95) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.304              3        (158,101)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:63
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (158,101)

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.056 (arrival time - required time)                                                                                               
Delay         : 0.091                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.163
--------------------------------------
End-of-path arrival time       : 1.320

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (158,97) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|Q                    ff         0.163             0.163              3         (158,97)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.163              3         (162,97)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:97
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.194             124        (162,97)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.109 (arrival time - required time)                                                                                               
Delay         : 0.094                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.207             743       (160,99) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|Q                    ff         0.166             0.166              3         (160,99)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.166              3         (162,99)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.194             124        (162,99)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.166 (arrival time - required time)                                                                                               
Delay         : 0.201                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.273
--------------------------------------
End-of-path arrival time       : 1.430

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (158,91) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                    ff         0.273             0.273              3         (158,91)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.273              3         (162,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.194             124        (162,90)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.179 (arrival time - required time)                                                                                               
Delay         : 0.164                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.236
--------------------------------------
End-of-path arrival time       : 1.443

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:49, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.207             743       (170,91) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                    ff         0.236             0.236              3         (170,91)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.236              3         (167,96)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.194             124        (167,96)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.264 (arrival time - required time)                                                                                               
Delay         : 0.249                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.321
--------------------------------------
End-of-path arrival time       : 1.528

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.207             743       (160,95) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                    ff         0.321             0.321              3         (160,95)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.321              3         (167,91)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:57, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.194             124        (167,91)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 0.294 (arrival time - required time)                                                                                         
Delay         : 0.279                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.351
--------------------------------------
End-of-path arrival time       : 1.558

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.207             743       (169,83) 

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q               ff         0.351             0.351              2         (169,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D      ff         0.000             0.351              2         (173,69)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:63, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.194             124        (173,69)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.308 (arrival time - required time)                                                                                               
Delay         : 0.293                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.365
--------------------------------------
End-of-path arrival time       : 1.572

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.207             743       (160,93) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                    ff         0.365             0.365              3         (160,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.365              3         (166,80)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.194             124        (166,80)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.332 (arrival time - required time)                                                                                               
Delay         : 0.317                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.389
--------------------------------------
End-of-path arrival time       : 1.596

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.207             743       (160,98) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                        ff         0.389             0.389              4        (160,98) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.389              4        (162,104)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0       (110,0)  
tdqss_clk                                                                                                                                inpad        0.070             0.070             124       (110,0)  
tdqss_clk                                                                                                                                net          1.124             1.194             124       (110,0)  
   Routing elements:
      Manhattan distance of X:52, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.194             124       (162,104)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.392 (arrival time - required time)                                                                                                                       
Delay         : 0.427                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.499
--------------------------------------
End-of-path arrival time       : 1.656

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.157             743       (139,56) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.072             0.072             730        (139,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.427             0.499             730        (139,56)
   Routing elements:
      Manhattan distance of X:27, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.000             0.499             730        (166,78)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.194             124        (166,78)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.392 (arrival time - required time)                                                                                                                       
Delay         : 0.427                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.499
--------------------------------------
End-of-path arrival time       : 1.656

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.157             743       (139,56) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.072             0.072             730        (139,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.427             0.499             730        (139,56)
   Routing elements:
      Manhattan distance of X:27, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.000             0.499             730        (166,68)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:56, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.194             124        (166,68)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                    
Slack         : 0.037 (arrival time - required time)                                                                               
Delay         : 0.092                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.157
--------------------------------------
End-of-path arrival time       : 1.314

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:61, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]~FF|CLK    ff           0.000             1.157             743       (158,98) 

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]~FF|Q     ff           0.072            0.072              9         (158,98)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]          net          0.058            0.130              9         (158,98)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__30981|in[0]                                                                                                      lut          0.034            0.164              9         (160,98)
LUT__30981|out                                                                                                        lut          0.000            0.164              3         (160,98)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|D     ff          -0.007            0.157              3         (160,98)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.207             743       (160,98) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[4]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                    
Slack         : 0.039 (arrival time - required time)                                                                               
Delay         : 0.094                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.159
--------------------------------------
End-of-path arrival time       : 1.316

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                             net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:115, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[4]~FF|CLK    ff           0.000             1.157             743       (104,88) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[4]~FF|Q         ff           0.072            0.072              7         (104,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[4]              net          0.060            0.132              7         (104,88)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__30686|in[0]                                                                                                        lut          0.034            0.166              7         (106,88)
LUT__30686|out                                                                                                          lut          0.000            0.166              2         (106,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|D     ff          -0.007            0.159              2         (106,88)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:113, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.207             743       (106,88) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][14]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][14]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                
Slack         : 0.040 (arrival time - required time)                                                                                           
Delay         : 0.095                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.160
--------------------------------------
End-of-path arrival time       : 1.317

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                          net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:91, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][14]~FF|CLK    ff           0.000             1.157             743       (128,116)

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][14]~FF|Q         ff          0.167            0.167              2        (128,116)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][14]~FF|D      ff         -0.007            0.160              2        (124,116)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
core_clk                                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                             net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:95, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][14]~FF|CLK    ff           0.000             1.207             743       (124,116)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][9]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][9]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                               
Capture Clock : core_clk (RISE)                                                                                                               
Slack         : 0.047 (arrival time - required time)                                                                                          
Delay         : 0.102                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.324

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                         net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:92, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][9]~FF|CLK    ff           0.000             1.157             743       (127,109)

Data Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][9]~FF|Q         ff          0.174            0.174              2        (127,109)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][9]~FF|D      ff         -0.007            0.167              2        (124,109)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
core_clk                                                                                                                            inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                            inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                            net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:95, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][9]~FF|CLK    ff           0.000             1.207             743       (124,109)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[2]~FF|D   
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                        
Slack         : 0.076 (arrival time - required time)                                                                                   
Delay         : 0.131                                                                                                                  

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.353

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:91, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[2]~FF|CLK    ff           0.000             1.157             743       (128,96) 

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[2]~FF|Q     ff           0.072            0.072              2         (128,96)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[2]          net          0.096            0.168              2         (128,96)
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__31862|in[1]                                                                                                          lut          0.035            0.203              2         (135,96)
LUT__31862|out                                                                                                            lut          0.000            0.203              2         (135,96)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[2]~FF|D      ff          -0.007            0.196              2         (135,96)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:84, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[2]~FF|CLK    ff           0.000             1.207             743       (135,96) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[0]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[3]
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.077 (arrival time - required time)                                                                         
Delay         : 0.136                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.097
--------------------------------------
End-of-path arrival time       : 1.304

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
core_clk                                                                                                      inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                      inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                      net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[0]~FF|CLK    ff           0.000             1.207             743       (169,85) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[0]~FF|Q      ff               0.072            0.072              2         (169,85)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[0]           net              0.136            0.208              2         (169,85)
   Routing elements:
      Manhattan distance of X:2, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[3] ram_8192x20     -0.111            0.097              2         (171,82)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
core_clk                                                                                                  inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                  inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                  net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WCLK ram_8192x20     0.000             1.157             743       (171,82) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[6]
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.077 (arrival time - required time)                                                                         
Delay         : 0.136                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.097
--------------------------------------
End-of-path arrival time       : 1.304

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
core_clk                                                                                                      inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                      inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                      net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]~FF|CLK    ff           0.000             1.207             743       (169,88) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]~FF|Q      ff               0.072            0.072              2         (169,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]           net              0.136            0.208              2         (169,88)
   Routing elements:
      Manhattan distance of X:2, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[6] ram_8192x20     -0.111            0.097              2         (171,82)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
core_clk                                                                                                  inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                  inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                  net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WCLK ram_8192x20     0.000             1.157             743       (171,82) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs~FF|CLK      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[0]
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.077 (arrival time - required time)                                                                         
Delay         : 0.136                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.097
--------------------------------------
End-of-path arrival time       : 1.304

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs~FF|CLK    ff           0.000             1.207             743       (169,82) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs~FF|Q         ff               0.072            0.072              2         (169,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs              net              0.136            0.208              2         (169,82)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WDATA[0] ram_8192x20     -0.111            0.097              2         (171,82)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
core_clk                                                                                                  inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                  inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                  net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:48, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|WCLK ram_8192x20     0.000             1.157             743       (171,82) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][1]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                               
Capture Clock : core_clk (RISE)                                                                                                               
Slack         : 0.081 (arrival time - required time)                                                                                          
Delay         : 0.098                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.284
+ Clock To Q + Data Path Delay : 0.151
--------------------------------------
End-of-path arrival time       : 1.435

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.284
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.354

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                         net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:104, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][1]~FF|CLK    ff           0.000             1.284             743       (115,116)

Data Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][1]~FF|Q         ff          0.170            0.170              2        (115,116)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][1]~FF|D      ff         -0.019            0.151              2        (115,120)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
core_clk                                                                                                                            inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                            inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                            net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:104, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][1]~FF|CLK    ff           0.000             1.284             743       (115,120)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[15]~FF|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][15]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                             
Slack         : 0.082 (arrival time - required time)                                                                                        
Delay         : 0.321                                                                                                                       

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.355
--------------------------------------
End-of-path arrival time       : 1.562

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.410
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.480

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:86, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[15]~FF|CLK    ff           0.000             1.207             743       (133,105)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[15]~FF|Q            ff           0.072            0.072              3        (133,105)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[15]                 net          0.100            0.172              3        (133,105)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31735|in[1]                                                                                                                 lut          0.034            0.206              3        (139,105)
LUT__31735|out                                                                                                                   lut          0.187            0.393              9        (139,105)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][15]~FF|D     ff          -0.038            0.355              9        (136,109)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                          net          1.340             1.410             743       (219,164)
   Routing elements:
      Manhattan distance of X:83, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][15]~FF|CLK    ff           0.000             1.410             743       (136,109)

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.092 (arrival time - required time)                                                                                                   
Delay         : 0.136                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.208
--------------------------------------
End-of-path arrival time       : 1.365

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:130, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (89,74)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                      ff         0.208             0.208              3         (89,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.208              3         (89,64)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.203             283        (89,64)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.131 (arrival time - required time)                                                                                                   
Delay         : 0.175                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.247
--------------------------------------
End-of-path arrival time       : 1.404

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.157             743       (91,70)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                      ff         0.247             0.247              3         (91,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.247              3         (90,60)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.203             283        (90,60)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.158 (arrival time - required time)                                                                                                   
Delay         : 0.202                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.274
--------------------------------------
End-of-path arrival time       : 1.431

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.157             743       (91,72)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                      ff         0.274             0.274              3         (91,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.274              3         (89,66)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.203             283        (89,66)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.160 (arrival time - required time)                                                                                                   
Delay         : 0.204                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.276
--------------------------------------
End-of-path arrival time       : 1.433

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.157             743       (91,71)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                      ff         0.276             0.276              3         (91,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.276              3         (90,67)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.203             283        (90,67)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.169 (arrival time - required time)                                                                                                   
Delay         : 0.213                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.285
--------------------------------------
End-of-path arrival time       : 1.442

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:130, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.157             743       (89,73)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                          ff         0.285             0.285              5         (89,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.285              5         (90,65)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.203             283        (90,65)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.194 (arrival time - required time)                                                                                                   
Delay         : 0.238                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.310
--------------------------------------
End-of-path arrival time       : 1.467

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (91,75)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                      ff         0.310             0.310              3         (91,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.310              3         (90,62)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.203             283        (90,62)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.267 (arrival time - required time)                                                                                                   
Delay         : 0.311                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.383
--------------------------------------
End-of-path arrival time       : 1.540

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (91,73)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                      ff         0.383             0.383              3         (91,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.383              3         (89,60)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.203             283        (89,60)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.288 (arrival time - required time)                                                                                     
Delay         : 0.332                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.404
--------------------------------------
End-of-path arrival time       : 1.561

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.157             743       (91,50)  

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q       ff         0.404             0.404              2         (91,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D      ff         0.000             0.404              2         (78,37)

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                       inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                       net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:33, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.203             283        (78,37)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 1.994 (arrival time - required time)                                                                                   
Delay         : 0.146                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.211
--------------------------------------
End-of-path arrival time       : 1.368

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.257
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.626

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.157             743       (139,49) 

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q      ff          0.218            0.218              2         (139,49)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D      ff         -0.007            0.211              2         (139,40)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:80, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.257             554       (139,40) 

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.271 (arrival time - required time)                                                                                                   
Delay         : 0.223                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.295
--------------------------------------
End-of-path arrival time       : 1.498

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.203             283        (89,50)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                    ff         0.295             0.295              3         (89,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.295              3         (91,58)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.157             743       (91,58)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.275 (arrival time - required time)                                                                                                   
Delay         : 0.227                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.299
--------------------------------------
End-of-path arrival time       : 1.502

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.203             283        (89,47)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                    ff         0.299             0.299              3         (89,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.299              3         (91,53)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (91,53)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.296 (arrival time - required time)                                                                                                   
Delay         : 0.248                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.320
--------------------------------------
End-of-path arrival time       : 1.523

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.203             283        (90,48)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                    ff         0.320             0.320              3         (90,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.320              3         (91,61)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.157             743       (91,61)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.296 (arrival time - required time)                                                                                                   
Delay         : 0.248                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.320
--------------------------------------
End-of-path arrival time       : 1.523

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.203             283        (90,49)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                    ff         0.320             0.320              3         (90,49)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.320              3         (89,62)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:130, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (89,62)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.321 (arrival time - required time)                                                                                                   
Delay         : 0.273                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.345
--------------------------------------
End-of-path arrival time       : 1.548

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                    net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.203             283        (90,46)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                        ff         0.345             0.345              4         (90,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.345              4         (91,63)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (91,63)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.380 (arrival time - required time)                                                                                                   
Delay         : 0.332                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.404
--------------------------------------
End-of-path arrival time       : 1.607

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:22, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.203             283        (89,43)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                    ff         0.404             0.404              3         (89,43)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.404              3         (91,65)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (91,65)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.471 (arrival time - required time)                                                                                                   
Delay         : 0.423                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.495
--------------------------------------
End-of-path arrival time       : 1.698

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.203             283        (90,50)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                    ff         0.495             0.495              3         (90,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.495              3         (91,68)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:128, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (91,68)  

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][116]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][116]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                 
Capture Clock : twd_clk (RISE)                                                                                                                 
Slack         : 0.038 (arrival time - required time)                                                                                           
Delay         : 0.093                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.158
--------------------------------------
End-of-path arrival time       : 1.365

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:84, Y:136
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][116]~FF|CLK    ff           0.000             1.207             554       (135,23) 

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][116]~FF|Q      ff          0.165            0.165              2         (135,23)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][116]~FF|D      ff         -0.007            0.158              2         (139,23)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
twd_clk                                                                                                                            inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                            inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                            net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:80, Y:136
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][116]~FF|CLK    ff           0.000             1.257             554       (139,23) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][85]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.052 (arrival time - required time)                                                                                        
Delay         : 0.069                                                                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.334
+ Clock To Q + Data Path Delay : 0.122
--------------------------------------
End-of-path arrival time       : 1.456

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.334
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.404

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:66, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_2|CLK    srl8         0.000             1.334             554       (153,33) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_2|Q            srl8         0.072            0.072              2         (153,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_pre            net          0.034            0.106              2         (153,33)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31246|in[0]                                                                                                                 lut          0.035            0.141              2         (153,32)
LUT__31246|out                                                                                                                   lut          0.000            0.141              2         (153,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][85]~FF|D     ff          -0.019            0.122              2         (153,32)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:66, Y:127
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][85]~FF|CLK    ff           0.000             1.334             554       (153,32) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][82]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][82]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.057 (arrival time - required time)                                                                                          
Delay         : 0.112                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.177
--------------------------------------
End-of-path arrival time       : 1.384

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:79, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][82]~FF|CLK    ff           0.000             1.207             554       (140,10) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][82]~FF|Q      ff          0.184            0.184              2         (140,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][82]~FF|D      ff         -0.007            0.177              2         (139,10)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:80, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][82]~FF|CLK    ff           0.000             1.257             554       (139,10) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][50]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][50]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.069 (arrival time - required time)                                                                                          
Delay         : 0.124                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.189
--------------------------------------
End-of-path arrival time       : 1.396

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][50]~FF|CLK    ff           0.000             1.207             554       (124,25) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][50]~FF|Q      ff          0.196            0.196              2         (124,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][50]~FF|D      ff         -0.007            0.189              2         (131,25)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:88, Y:134
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][50]~FF|CLK    ff           0.000             1.257             554       (131,25) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][88]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][88]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.081 (arrival time - required time)                                                                                          
Delay         : 0.136                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.201
--------------------------------------
End-of-path arrival time       : 1.408

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:79, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][88]~FF|CLK    ff           0.000             1.207             554       (140,24) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][88]~FF|Q      ff          0.208            0.208              2         (140,24)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][88]~FF|D      ff         -0.007            0.201              2         (131,24)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:88, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][88]~FF|CLK    ff           0.000             1.257             554       (131,24) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_shift_cnt[1]~FF|CLK
Path End      : o_dm_lo[0]~FF|D                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                           
Capture Clock : twd_clk (RISE)                                                                                                           
Slack         : 0.085 (arrival time - required time)                                                                                     
Delay         : 0.140                                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.205
--------------------------------------
End-of-path arrival time       : 1.412

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
twd_clk                                                                                                                      inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                      inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                      net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:83, Y:156
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_shift_cnt[1]~FF|CLK    ff           0.000             1.207             554       (136,3)  

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_shift_cnt[1]~FF|Q     ff           0.072            0.072              38        (136,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_shift_cnt[1]          net          0.106            0.178              38        (136,3)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__31268|in[2]                                                                                                            lut          0.034            0.212              38        (131,5)
LUT__31268|out                                                                                                              lut          0.000            0.212               2        (131,5)
o_dm_lo[0]~FF|D                                                                                                             ff          -0.007            0.205               2        (131,5)

Capture Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
twd_clk              inpad        0.000             0.000               0       (219,159)
twd_clk              inpad        0.070             0.070             554       (219,159)
twd_clk              net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:88, Y:154
o_dm_lo[0]~FF|CLK    ff           0.000             1.257             554       (131,5)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][94]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][94]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.094 (arrival time - required time)                                                                                          
Delay         : 0.149                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.214
--------------------------------------
End-of-path arrival time       : 1.421

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:83, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][94]~FF|CLK    ff           0.000             1.207             554       (136,15) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][94]~FF|Q      ff          0.221            0.221              2         (136,15)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][94]~FF|D      ff         -0.007            0.214              2         (131,15)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:88, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][94]~FF|CLK    ff           0.000             1.257             554       (131,15) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][2]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.095 (arrival time - required time)                                                                                         
Delay         : 0.093                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                          inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                          net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:99, Y:146
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][2]~FF|CLK    ff           0.000             1.207             554       (120,13) 

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][2]~FF|Q      ff         0.165             0.165              2         (120,13)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][2]~FF|D      ff         0.000             0.165              2         (124,13)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                          inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                          net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:146
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][2]~FF|CLK    ff           0.000             1.207             554       (124,13) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[3]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                     
Slack         : 0.097 (arrival time - required time)                                                                               
Delay         : 0.095                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.374

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
twd_clk                                                                                                                inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[2]~FF|CLK    ff           0.000             1.207             554       (121,15) 

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[2]~FF|Q     ff          0.072             0.072              4         (121,15)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[2]          net         0.061             0.133              4         (121,15)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__31067|in[0]                                                                                                      lut         0.034             0.167              4         (121,13)
LUT__31067|out                                                                                                        lut         0.000             0.167              2         (121,13)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[3]~FF|D     ff          0.000             0.167              2         (121,13)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
twd_clk                                                                                                                inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:98, Y:146
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[3]~FF|CLK    ff           0.000             1.207             554       (121,13) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][41]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][41]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.097 (arrival time - required time)                                                                                          
Delay         : 0.095                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.374

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:152
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][41]~FF|CLK    ff           0.000             1.207             554       (124,7)  

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][41]~FF|Q      ff         0.167             0.167              2         (124,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][41]~FF|D      ff         0.000             0.167              2         (124,5)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:154
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][41]~FF|CLK    ff           0.000             1.207             554       (124,5)  

################################################################################
Path Detail Report (clk_sys vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:105, Y:26
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.189             1485      (105,188)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|Q7     srl8        0.072             0.072              2        (105,188)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][5]                       net         0.033             0.105              2        (105,188)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|D      srl8        0.000             0.105              2        (105,189)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:105, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.189             1485      (105,189)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:105, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1485      (105,192)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|Q7     srl8        0.072             0.072              2        (105,192)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][7]                       net         0.033             0.105              2        (105,192)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|D      srl8        0.000             0.105              2        (105,193)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:105, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1485      (105,193)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:19
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.189             1485      (111,181)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|Q7     srl8        0.072             0.072              2        (111,181)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][4]                       net         0.033             0.105              2        (111,181)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|D      srl8        0.000             0.105              2        (111,182)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.189             1485      (111,182)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:105, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             1485      (105,184)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2        (105,184)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][1]                       net         0.033             0.105              2        (105,184)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2        (105,185)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:105, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             1485      (105,185)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:114, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|CLK    srl8         0.000             1.189             1485      (114,187)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|Q7     srl8        0.072             0.072              2        (114,187)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][3]                       net         0.033             0.105              2        (114,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst|D      srl8        0.000             0.105              2        (114,188)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:114, Y:26
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst|CLK    srl8         0.000             1.189             1485      (114,188)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             1485      (111,186)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2        (111,186)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][0]                       net         0.033             0.105              2        (111,186)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2        (111,187)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             1485      (111,187)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:105, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1485      (105,193)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|Q7     srl8        0.072             0.072              2        (105,193)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[2][7]                       net         0.033             0.105              2        (105,193)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst|D      srl8        0.000             0.105              2        (105,194)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:105, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1485      (105,194)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:114, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.189             1485      (114,182)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|Q7     srl8        0.072             0.072              2        (114,182)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][2]                       net         0.033             0.105              2        (114,182)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|D      srl8        0.000             0.105              2        (114,183)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:114, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.189             1485      (114,183)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CLK    srl8         0.000             1.189             1485      (111,190)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|Q7     srl8        0.072             0.072              2        (111,190)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][6]                       net         0.033             0.105              2        (111,190)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|D      srl8        0.000             0.105              2        (111,191)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1485      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|CLK    srl8         0.000             1.189             1485      (111,191)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/dff_138/i10_2|CLK       
Path End      : u_axi4_ctrl/dff_138/i15_2|D         
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_sys                          inpad        0.000             0.000                0      (0,162)  
clk_sys                          inpad        0.070             0.070             1485      (0,162)  
clk_sys                          net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:135, Y:7
u_axi4_ctrl/dff_138/i10_2|CLK    srl8         0.000             1.189             1485      (135,155)

Data Path
                name                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================
u_axi4_ctrl/dff_138/i10_2|Q7             srl8        0.072             0.072              2        (135,155)
u_axi4_ctrl/rfifo_wr_rst_busy_dly[9]     net         0.033             0.105              2        (135,155)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_axi4_ctrl/dff_138/i15_2|D              srl8        0.000             0.105              2        (135,156)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_sys                          inpad        0.000             0.000                0      (0,162)  
clk_sys                          inpad        0.070             0.070             1485      (0,162)  
clk_sys                          net          1.119             1.189             1485      (0,162)  
   Routing elements:
      Manhattan distance of X:135, Y:6
u_axi4_ctrl/dff_138/i15_2|CLK    srl8         0.000             1.189             1485      (135,156)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i28_2|CLK     
Path End      : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.071 (arrival time - required time)                                                                            
Delay         : 0.069                                                                                                           

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.325

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                   name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================
clk_pixel                                                                                                      inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                      inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                                                                                      net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:114, Y:103
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i28_2|CLK    srl8         0.000             1.184             1330       (114,56)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i28_2|Q            srl8        0.072             0.072              2         (114,56)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i28_pre            net         0.034             0.106              2         (114,56)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33317|in[0]                                                                                                     lut         0.035             0.141              2         (114,55)
LUT__33317|out                                                                                                       lut         0.000             0.141              3         (114,55)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF|D     ff          0.000             0.141              3         (114,55)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                             inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                                                                                             net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:114, Y:104
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF|CLK    ff           0.000             1.184             1330       (114,55)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_2|CLK      
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.071 (arrival time - required time)                                                                            
Delay         : 0.069                                                                                                           

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.325

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
clk_pixel                                                                                                     inpad        0.000             0.000                0       (0,159)
clk_pixel                                                                                                     inpad        0.070             0.070             1330       (0,159)
clk_pixel                                                                                                     net          1.114             1.184             1330       (0,159)
   Routing elements:
      Manhattan distance of X:57, Y:113
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_2|CLK    srl8         0.000             1.184             1330       (57,46)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_2|Q             srl8        0.072             0.072              2         (57,46)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_pre             net         0.034             0.106              2         (57,46)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33367|in[1]                                                                                                     lut         0.035             0.141              2         (57,45)
LUT__33367|out                                                                                                       lut         0.000             0.141              3         (57,45)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF|D     ff          0.000             0.141              3         (57,45)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159)
clk_pixel                                                                                                             inpad        0.070             0.070             1330       (0,159)
clk_pixel                                                                                                             net          1.114             1.184             1330       (0,159)
   Routing elements:
      Manhattan distance of X:57, Y:114
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF|CLK    ff           0.000             1.184             1330       (57,45)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2|CLK     
Path End      : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.071 (arrival time - required time)                                                                            
Delay         : 0.069                                                                                                           

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.325

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                   name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================
clk_pixel                                                                                                      inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                      inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                                                                                      net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:114, Y:107
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2|CLK    srl8         0.000             1.184             1330       (114,52)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2|Q            srl8        0.072             0.072              2         (114,52)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_pre            net         0.034             0.106              2         (114,52)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33322|in[0]                                                                                                     lut         0.035             0.141              2         (114,51)
LUT__33322|out                                                                                                       lut         0.000             0.141              3         (114,51)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF|D     ff          0.000             0.141              3         (114,51)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                             inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                                                                                             net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:114, Y:108
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF|CLK    ff           0.000             1.184             1330       (114,51)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_bilinear_interpolation/y_int_c1[8]~FF|CLK              
Path End      : u_bilinear_interpolation/bottom_pixel_extand_flag_c2~FF|D
Launch Clock  : clk_pixel (RISE)                                         
Capture Clock : clk_pixel (RISE)                                         
Slack         : 0.089 (arrival time - required time)                     
Delay         : 0.087                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.159
--------------------------------------
End-of-path arrival time       : 1.343

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                   name                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================
clk_pixel                                      inpad        0.000             0.000                0       (0,159) 
clk_pixel                                      inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                      net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:69, Y:46
u_bilinear_interpolation/y_int_c1[8]~FF|CLK    ff           0.000             1.184             1330       (69,113)

Data Path
                          name                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================
u_bilinear_interpolation/y_int_c1[8]~FF|Q                     ff          0.072             0.072              2         (69,113)
u_bilinear_interpolation/y_int_c1[8]                          net         0.053             0.125              2         (69,113)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__32858|in[1]                                              lut         0.034             0.159              2         (67,113)
LUT__32858|out                                                lut         0.000             0.159              2         (67,113)
u_bilinear_interpolation/bottom_pixel_extand_flag_c2~FF|D     ff          0.000             0.159              2         (67,113)

Capture Clock Path
                           name                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================
clk_pixel                                                      inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                      inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                                      net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:67, Y:46
u_bilinear_interpolation/bottom_pixel_extand_flag_c2~FF|CLK    ff           0.000             1.184             1330       (67,113)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[9]~FF|CLK                               
Path End      : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                   
Capture Clock : clk_pixel (RISE)                                                                                   
Slack         : 0.090 (arrival time - required time)                                                               
Delay         : 0.088                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.160
--------------------------------------
End-of-path arrival time       : 1.344

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                name                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================
clk_pixel                                                               inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                               inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                                               net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:116, Y:96
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[9]~FF|CLK    ff           0.000             1.184             1330       (116,63)

Data Path
                                               name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[9]~FF|Q                                      ff          0.072             0.072              13        (116,63)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[9]                                           net         0.053             0.125              13        (116,63)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__33361|in[1]                                                                                        lut         0.035             0.160              13        (114,63)
LUT__33361|out                                                                                          lut         0.000             0.160               2        (114,63)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|D     ff          0.000             0.160               2        (114,63)

Capture Clock Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
clk_pixel                                                                                                inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                                                                                net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:114, Y:96
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF|CLK    ff           0.000             1.184             1330       (114,63)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_bilinear_interpolation/frac_01_c4[26]~FF|CLK
Path End      : u_bilinear_interpolation/frac_01_c5[26]~FF|D  
Launch Clock  : clk_pixel (RISE)                              
Capture Clock : clk_pixel (RISE)                              
Slack         : 0.090 (arrival time - required time)          
Delay         : 0.088                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.160
--------------------------------------
End-of-path arrival time       : 1.344

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                     name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================
clk_pixel                                         inpad        0.000             0.000                0       (0,159)
clk_pixel                                         inpad        0.070             0.070             1330       (0,159)
clk_pixel                                         net          1.114             1.184             1330       (0,159)
   Routing elements:
      Manhattan distance of X:60, Y:85
u_bilinear_interpolation/frac_01_c4[26]~FF|CLK    ff           0.000             1.184             1330       (60,74)

Data Path
                    name                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================
u_bilinear_interpolation/frac_01_c4[26]~FF|Q      ff         0.160             0.160              2         (60,74)
u_bilinear_interpolation/frac_01_c5[26]~FF|D      ff         0.000             0.160              2         (58,74)

Capture Clock Path
                     name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================
clk_pixel                                         inpad        0.000             0.000                0       (0,159)
clk_pixel                                         inpad        0.070             0.070             1330       (0,159)
clk_pixel                                         net          1.114             1.184             1330       (0,159)
   Routing elements:
      Manhattan distance of X:58, Y:85
u_bilinear_interpolation/frac_01_c5[26]~FF|CLK    ff           0.000             1.184             1330       (58,74)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_bilinear_interpolation/img_vs_c10~FF|CLK
Path End      : post_img_vsync~FF|D                       
Launch Clock  : clk_pixel (RISE)                          
Capture Clock : clk_pixel (RISE)                          
Slack         : 0.091 (arrival time - required time)      
Delay         : 0.089                                     

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.161
--------------------------------------
End-of-path arrival time       : 1.345

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                   name                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================
clk_pixel                                     inpad        0.000             0.000                0       (0,159) 
clk_pixel                                     inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                     net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:73, Y:41
u_bilinear_interpolation/img_vs_c10~FF|CLK    ff           0.000             1.184             1330       (73,118)

Data Path
                  name                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================
u_bilinear_interpolation/img_vs_c10~FF|Q      ff         0.161             0.161              2         (73,118)
post_img_vsync~FF|D                           ff         0.000             0.161              2         (77,118)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
clk_pixel                inpad        0.000             0.000                0       (0,159) 
clk_pixel                inpad        0.070             0.070             1330       (0,159) 
clk_pixel                net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:77, Y:41
post_img_vsync~FF|CLK    ff           0.000             1.184             1330       (77,118)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|CLK       
Path End      : u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.092 (arrival time - required time)                                                                            
Delay         : 0.090                                                                                                           

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.162
--------------------------------------
End-of-path arrival time       : 1.346

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
clk_pixel                                                                                                    inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                    inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                                                                                    net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:60, Y:5
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|CLK    srl8         0.000             1.184             1330       (60,154)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|Q              srl8        0.072             0.072              3         (60,154)
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_pre              net         0.055             0.127              3         (60,154)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__32946|in[0]                                                                                                     lut         0.035             0.162              3         (60,157)
LUT__32946|out                                                                                                       lut         0.000             0.162              3         (60,157)
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF|D     ff          0.000             0.162              3         (60,157)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                             inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                                                                                             net          1.114             1.184             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:60, Y:2
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[12]~FF|CLK    ff           0.000             1.184             1330       (60,157)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_bilinear_interpolation/frac_00_c4[12]~FF|CLK
Path End      : u_bilinear_interpolation/frac_00_c5[12]~FF|D  
Launch Clock  : clk_pixel (RISE)                              
Capture Clock : clk_pixel (RISE)                              
Slack         : 0.092 (arrival time - required time)          
Delay         : 0.097                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.234
+ Clock To Q + Data Path Delay : 0.162
--------------------------------------
End-of-path arrival time       : 1.396

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.234
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.304

Launch Clock Path
                     name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================
clk_pixel                                         inpad        0.000             0.000                0       (0,159) 
clk_pixel                                         inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                         net          1.164             1.234             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:103, Y:109
u_bilinear_interpolation/frac_00_c4[12]~FF|CLK    ff           0.000             1.234             1330       (103,50)

Data Path
                    name                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================
u_bilinear_interpolation/frac_00_c4[12]~FF|Q      ff          0.169            0.169              2         (103,50)
u_bilinear_interpolation/frac_00_c5[12]~FF|D      ff         -0.007            0.162              2         (103,54)

Capture Clock Path
                     name                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================
clk_pixel                                         inpad        0.000             0.000                0       (0,159) 
clk_pixel                                         inpad        0.070             0.070             1330       (0,159) 
clk_pixel                                         net          1.164             1.234             1330       (0,159) 
   Routing elements:
      Manhattan distance of X:103, Y:105
u_bilinear_interpolation/frac_00_c5[12]~FF|CLK    ff           0.000             1.234             1330       (103,54)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|CLK      
Path End      : u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.093 (arrival time - required time)                                                                            
Delay         : 0.091                                                                                                           

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.163
--------------------------------------
End-of-path arrival time       : 1.347

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                   name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================
clk_pixel                                                                                                     inpad        0.000             0.000                0       (0,159)
clk_pixel                                                                                                     inpad        0.070             0.070             1330       (0,159)
clk_pixel                                                                                                     net          1.114             1.184             1330       (0,159)
   Routing elements:
      Manhattan distance of X:57, Y:112
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|CLK    srl8         0.000             1.184             1330       (57,47)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|Q             srl8        0.072             0.072              2         (57,47)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_pre             net         0.056             0.128              2         (57,47)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__33368|in[0]                                                                                                     lut         0.035             0.163              2         (57,44)
LUT__33368|out                                                                                                       lut         0.000             0.163              3         (57,44)
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF|D     ff          0.000             0.163              3         (57,44)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159)
clk_pixel                                                                                                             inpad        0.070             0.070             1330       (0,159)
clk_pixel                                                                                                             net          1.114             1.184             1330       (0,159)
   Routing elements:
      Manhattan distance of X:57, Y:115
u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF|CLK    ff           0.000             1.184             1330       (57,44)

################################################################################
Path Detail Report (cmos_pclk vs cmos_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[1]~FF|CLK               
Path End      : r_cmos_fv_o[1]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.109 (arrival time - required time)
Delay         : 0.107                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.351

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:273
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.172              17       (31,50)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[1]~FF|Q     ff          0.072             0.072              3         (31,50)
r_cmos_fv_o[1]          net         0.073             0.145              3         (31,50)
LUT__32749|in[2]        lut         0.034             0.179              3         (31,50)
LUT__32749|out          lut         0.000             0.179              2         (31,50)
r_cmos_fv_o[1]~FF|D     ff          0.000             0.179              2         (31,50)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:273
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.172              17       (31,50)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : r_cmos_fv_o[0]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.109 (arrival time - required time)
Delay         : 0.107                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.351

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:272
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.172              17       (31,51)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.072             0.072              4         (31,51)
r_cmos_fv_o[0]          net         0.073             0.145              4         (31,51)
LUT__32748|in[0]        lut         0.034             0.179              4         (31,51)
LUT__32748|out          lut         0.000             0.179              2         (31,51)
r_cmos_fv_o[0]~FF|D     ff          0.000             0.179              2         (31,51)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:272
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.172              17       (31,51)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : led_o[5]~FF|CLK                     
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.109 (arrival time - required time)
Delay         : 0.107                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.351

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.070             0.070              17       (111,323)
cmos_pclk          net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:280
led_o[5]~FF|CLK    ff           0.000             1.172              17       (142,43) 

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
led_o[5]~FF|Q        ff          0.072             0.072              3         (142,43)
led_o[5]             net         0.073             0.145              3         (142,43)
LUT__32752|in[2]     lut         0.034             0.179              3         (142,43)
LUT__32752|out       lut         0.000             0.179              2         (142,43)
led_o[5]~FF|D        ff          0.000             0.179              2         (142,43)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.070             0.070              17       (111,323)
cmos_pclk          net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:280
led_o[5]~FF|CLK    ff           0.000             1.172              17       (142,43) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[2]~FF|CLK               
Path End      : r_cmos_fv_o[2]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.109 (arrival time - required time)
Delay         : 0.107                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.351

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:279
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.172              17       (142,44) 

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[2]~FF|Q     ff          0.072             0.072              3         (142,44)
r_cmos_fv_o[2]          net         0.073             0.145              3         (142,44)
LUT__32751|in[0]        lut         0.034             0.179              3         (142,44)
LUT__32751|out          lut         0.000             0.179              2         (142,44)
r_cmos_fv_o[2]~FF|D     ff          0.000             0.179              2         (142,44)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:279
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.172              17       (142,44) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : r_cmos_fv_o[1]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.124 (arrival time - required time)
Delay         : 0.122                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.194
--------------------------------------
End-of-path arrival time       : 1.366

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:272
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.172              17       (31,51)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.072             0.072              4         (31,51)
r_cmos_fv_o[0]          net         0.088             0.160              4         (31,51)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32749|in[0]        lut         0.034             0.194              4         (31,50)
LUT__32749|out          lut         0.000             0.194              2         (31,50)
r_cmos_fv_o[1]~FF|D     ff          0.000             0.194              2         (31,50)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:273
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.172              17       (31,50)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[2]~FF|CLK               
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.129 (arrival time - required time)
Delay         : 0.127                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.199
--------------------------------------
End-of-path arrival time       : 1.371

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:279
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.172              17       (142,44) 

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[2]~FF|Q     ff          0.072             0.072              3         (142,44)
r_cmos_fv_o[2]          net         0.093             0.165              3         (142,44)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32752|in[0]        lut         0.034             0.199              3         (142,43)
LUT__32752|out          lut         0.000             0.199              2         (142,43)
led_o[5]~FF|D           ff          0.000             0.199              2         (142,43)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.070             0.070              17       (111,323)
cmos_pclk          net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:280
led_o[5]~FF|CLK    ff           0.000             1.172              17       (142,43) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[0]~FF|CLK       
Path End      : r_cmos_rx_vsync0_in[1]~FF|D         
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.175 (arrival time - required time)
Delay         : 0.173                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.245
--------------------------------------
End-of-path arrival time       : 1.417

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.070             0.070              17       (111,323)
cmos_pclk                        net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:176
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             1.172              17       (27,147) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[0]~FF|Q      ff         0.245             0.245              3         (27,147)
r_cmos_rx_vsync0_in[1]~FF|D      ff         0.000             0.245              3         (27,132)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.070             0.070              17       (111,323)
cmos_pclk                        net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:191
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             1.172              17       (27,132) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[0]~FF|CLK       
Path End      : r_cmos_fv_o[0]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.543 (arrival time - required time)
Delay         : 0.541                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.613
--------------------------------------
End-of-path arrival time       : 1.785

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.070             0.070              17       (111,323)
cmos_pclk                        net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:176
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             1.172              17       (27,147) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[0]~FF|Q     ff          0.072             0.072              3         (27,147)
r_cmos_rx_vsync0_in[0]          net         0.162             0.234              3         (27,147)
   Routing elements:
      Manhattan distance of X:4, Y:15
LUT__32747|in[1]                lut         0.034             0.268              3         (31,132)
LUT__32747|out                  lut         0.000             0.268              4         (31,132)
n21020                          net         0.311             0.579              4         (31,132)
   Routing elements:
      Manhattan distance of X:0, Y:81
LUT__32748|in[1]                lut         0.034             0.613              4         (31,51) 
LUT__32748|out                  lut         0.000             0.613              2         (31,51) 
r_cmos_fv_o[0]~FF|D             ff          0.000             0.613              2         (31,51) 

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:272
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.172              17       (31,51)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[1]~FF|CLK       
Path End      : r_cmos_fv_o[0]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.562 (arrival time - required time)
Delay         : 0.560                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.632
--------------------------------------
End-of-path arrival time       : 1.804

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.070             0.070              17       (111,323)
cmos_pclk                        net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:191
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             1.172              17       (27,132) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[1]~FF|Q     ff          0.072             0.072              2         (27,132)
r_cmos_rx_vsync0_in[1]          net         0.181             0.253              2         (27,132)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__32747|in[0]                lut         0.034             0.287              2         (31,132)
LUT__32747|out                  lut         0.000             0.287              4         (31,132)
n21020                          net         0.311             0.598              4         (31,132)
   Routing elements:
      Manhattan distance of X:0, Y:81
LUT__32748|in[1]                lut         0.034             0.632              4         (31,51) 
LUT__32748|out                  lut         0.000             0.632              2         (31,51) 
r_cmos_fv_o[0]~FF|D             ff          0.000             0.632              2         (31,51) 

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:272
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.172              17       (31,51)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.603 (arrival time - required time)
Delay         : 0.601                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.673
--------------------------------------
End-of-path arrival time       : 1.845

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:80, Y:272
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.172              17       (31,51)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.072             0.072              4         (31,51) 
r_cmos_fv_o[0]          net         0.061             0.133              4         (31,51) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32750|in[0]        lut         0.034             0.167              4         (31,49) 
LUT__32750|out          lut         0.000             0.167              3         (31,49) 
n21021                  net         0.472             0.639              3         (31,49) 
   Routing elements:
      Manhattan distance of X:111, Y:6
LUT__32752|in[1]        lut         0.034             0.673              3         (142,43)
LUT__32752|out          lut         0.000             0.673              2         (142,43)
led_o[5]~FF|D           ff          0.000             0.673              2         (142,43)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.070             0.070              17       (111,323)
cmos_pclk          net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:31, Y:280
led_o[5]~FF|CLK    ff           0.000             1.172              17       (142,43) 

################################################################################
Path Detail Report (cmos_pclk vs cmos_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : cmos_vsync                          
Path End      : r_cmos_rx_vsync0_in[0]~FF|D         
Launch Clock  : cmos_pclk (FALL)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 6.603 (arrival time - required time)
Delay         : 0.718                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.166
+ Clock To Q + Data Path Delay : 0.718
+ Input Delay                  : 0.961
--------------------------------------
End-of-path arrival time       : 2.845

Constraint                     : -5.000
+ Capture Clock Path Delay     :  1.172
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -3.758

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
cmos_pclk                  inpad        0.000             0.000               0       (111,323)
cmos_pclk                  inpad        0.070             0.070              17       (111,323)
cmos_pclk                  net          1.068             1.138              17       (111,323)
   Routing elements:
      Manhattan distance of X:93, Y:0
cmos_pclk~CLKOUT~18~322    outpad       0.028             1.166              17       (18,323) 
cmos_pclk~CLKOUT~18~322    outpad       0.000             1.166               0       (18,323) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
cmos_vsync                     inpad        0.070             0.070              0         (0,321) 
cmos_vsync                     inpad        0.648             0.718              2         (0,321) 
r_cmos_rx_vsync0_in[0]~FF|D    ff           0.000             0.718              2         (27,147)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.070             0.070              17       (111,323)
cmos_pclk                        net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:84, Y:176
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             1.172              17       (27,147) 

---------- Path Details for Min Critical Paths (end) ---------------

