

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_adc.h</div>  </div>
</div>
<div class="contents">
<a href="at91__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00040"></a>00040 <span class="preprocessor">#ifndef AT91_ADC_H</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define AT91_ADC_H</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 
<a name="l00047"></a><a class="code" href="at91__adc_8h.html#a26a8d1b0d0ea90982bee6acf95546233">00047</a> <span class="preprocessor">#define ADC_CR_OFF              0x00000000     ///&lt; Control register offeset.</span>
<a name="l00048"></a><a class="code" href="at91__adc_8h.html#a3d82abd19ec83649cdda24829d114cbe">00048</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CR          (*((reg32_t *)(ADC_BASE + ADC_CR_OFF))) ///&lt; Control register address.</span>
<a name="l00049"></a><a class="code" href="at91__adc_8h.html#a84afd9846a0c6153a1989ff70dd7fe1e">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SWRST                        0      ///&lt; Software reset.</span>
<a name="l00050"></a><a class="code" href="at91__adc_8h.html#acc93f5a70b7081637be3d30cc04cb4dd">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_START                        1      ///&lt; Start conversion.</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a>00052 
<a name="l00056"></a><a class="code" href="at91__adc_8h.html#a0f85ff8bf307f1e2a6cdf926336a6b7e">00056</a> <span class="preprocessor">#define ADC_MR_OFF              0x00000004     ///&lt; Mode register offeset.</span>
<a name="l00057"></a><a class="code" href="at91__adc_8h.html#a875c9590c133ab1ad39e229e84a65329">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_MR          (*((reg32_t *)(ADC_BASE + ADC_MR_OFF))) ///&lt; Mode register address.</span>
<a name="l00058"></a><a class="code" href="at91__adc_8h.html#af20d1a7c4d07522f4524dd6fa2b54ecf">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGEN                        0     ///&lt; Trigger enable.</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a><a class="code" href="at91__adc_8h.html#ae48df92e065e2fd7330ac3bf93e99a1f">00060</a> <span class="preprocessor">#define ADC_TRGSEL_TIOA0         0x00000000    ///&lt; TIOA output of the timer counter channel 0.</span>
<a name="l00061"></a><a class="code" href="at91__adc_8h.html#a801d50fd2a1f9df89979e3d5a639ff65">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGSEL_TIOA1         0x00000002    ///&lt; TIOA output of the timer counter channel 1.</span>
<a name="l00062"></a><a class="code" href="at91__adc_8h.html#a944e0053a2faef99808eb2739dae43d4">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGSEL_TIOA2         0x00000004    ///&lt; TIOA output of the timer counter channel 2.</span>
<a name="l00063"></a><a class="code" href="at91__adc_8h.html#ac43a174ffb7d968c34d8df81ac8ef3b7">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_TRGSEL_EXT           0x0000000C    ///&lt; External trigger.</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a><a class="code" href="at91__adc_8h.html#acf3c5c9a41616801566d07e1a3050bae">00065</a> <span class="preprocessor">#define ADC_LOWRES                        4   ///&lt; Resolution 0: 10-bit, 1: 8-bit.</span>
<a name="l00066"></a><a class="code" href="at91__adc_8h.html#add70a71e10c21f0a06ddc8f221c99fae">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SLEEP                         5   ///&lt; Sleep mode.</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span>
<a name="l00072"></a><a class="code" href="at91__adc_8h.html#abf476b63e70a7381a2e4d0f39631dfe6">00072</a> <span class="preprocessor">#define ADC_PRESCALER_MASK       0x00003F00   ///&lt; Prescaler rate selection mask.</span>
<a name="l00073"></a><a class="code" href="at91__adc_8h.html#aaf864241f4686794dc907bc044cc3c40">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PRESCALER_SHIFT               8   ///&lt; Prescale  rate selection shift.</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00079"></a><a class="code" href="at91__adc_8h.html#aede4691772ec711eeb97dd0f705b31b8">00079</a> <span class="preprocessor">#define ADC_STARTUP_MASK         0x001F0000   ///&lt; Start up timer mask.</span>
<a name="l00080"></a><a class="code" href="at91__adc_8h.html#adf56a5c685c1131b630ca6d5575124af">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_STARTUP_SHIFT                16   ///&lt; Start up timer shift.</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 
<a name="l00087"></a><a class="code" href="at91__adc_8h.html#a86d7bcabfe1e263f3828c4317ad471e7">00087</a> <span class="preprocessor">#define ADC_SHTIME_MASK          0x0F000000   ///&lt; Sample &amp; hold time mask.</span>
<a name="l00088"></a><a class="code" href="at91__adc_8h.html#adb6e198c796e2dd9d885ddc12ea4e6ec">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SHTIME_SHIFT                 24   ///&lt; Sample &amp; hold time shift.</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>
<a name="l00090"></a>00090 
<a name="l00094"></a><a class="code" href="at91__adc_8h.html#a98483d5201ef3fed34e76ce7cb3a7b45">00094</a> <span class="preprocessor">#define ADC_CHER_OFF             0x00000010     ///&lt; Channel enable register offeset.</span>
<a name="l00095"></a><a class="code" href="at91__adc_8h.html#a1579c941b9446dc5a91756e21f46c9df">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHER          (*((reg32_t *)(ADC_BASE + ADC_CHER_OFF))) ///&lt;  Channel enable register address.</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>
<a name="l00100"></a><a class="code" href="at91__adc_8h.html#abfdb1c4448338171749672400e209fa6">00100</a> <span class="preprocessor">#define ADC_CHDR_OFF             0x00000014     ///&lt; Channel disable register offeset.</span>
<a name="l00101"></a><a class="code" href="at91__adc_8h.html#a024ae4e98b19b687a02572c529686386">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHDR          (*((reg32_t *)(ADC_BASE + ADC_CHDR_OFF))) ///&lt;  Channel disable register address.</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00106"></a><a class="code" href="at91__adc_8h.html#affec55e0c458fd7582a764f615227074">00106</a> <span class="preprocessor">#define ADC_CHSR_OFF             0x00000018     ///&lt; Channel status register offeset.</span>
<a name="l00107"></a><a class="code" href="at91__adc_8h.html#a6b35412af5fff64f33854c88d45a3b4e">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CHSR          (*((reg32_t *)(ADC_BASE + ADC_CHSR_OFF))) ///&lt;  Channel status register address.</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a><a class="code" href="at91__adc_8h.html#a36013d93679dd9d296ff34dd197df763">00109</a> <span class="preprocessor">#define ADC_CH_MASK              0x000000FF    ///&lt; Channel mask.</span>
<a name="l00110"></a><a class="code" href="at91__adc_8h.html#a1e33b83bfcf4433eb2e8c6e818b5dff8">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH0                           0    ///&lt; Channel 0</span>
<a name="l00111"></a><a class="code" href="at91__adc_8h.html#a7d351ed34ca3ff55d1681ee84a243090">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH1                           1    ///&lt; Channel 1</span>
<a name="l00112"></a><a class="code" href="at91__adc_8h.html#a2bb0c1b2de3aa355244417d9a42a8966">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH2                           2    ///&lt; Channel 2</span>
<a name="l00113"></a><a class="code" href="at91__adc_8h.html#a6ae98bab335f9d073a58d70e7ba4f844">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH3                           3    ///&lt; Channel 3</span>
<a name="l00114"></a><a class="code" href="at91__adc_8h.html#a3648bb19b5c3735452fee16c835afc43">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH4                           4    ///&lt; Channel 4</span>
<a name="l00115"></a><a class="code" href="at91__adc_8h.html#a479d965dae60f80b698f0dd6a348e30a">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH5                           5    ///&lt; Channel 5</span>
<a name="l00116"></a><a class="code" href="at91__adc_8h.html#aec122320eeb7216887651ef5f1c73442">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH6                           6    ///&lt; Channel 6</span>
<a name="l00117"></a><a class="code" href="at91__adc_8h.html#aea897f597c4ee7b003920953fb213638">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CH7                           7    ///&lt; Channel 7</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00122"></a><a class="code" href="at91__adc_8h.html#a162c4be305f4a86f5d83821d83d43760">00122</a> <span class="preprocessor">#define ADC_SR_OFF               0x0000001C     ///&lt; Status register offeset.</span>
<a name="l00123"></a><a class="code" href="at91__adc_8h.html#a28f1f34c95f45ed67427b9fb3caf176f">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SR          (*((reg32_t *)(ADC_BASE + ADC_SR_OFF))) ///&lt; Status register address.</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00128"></a><a class="code" href="at91__adc_8h.html#a0f8eae735d695084bbeb26d007298bec">00128</a> <span class="preprocessor">#define ADC_IER_OFF              0x00000024     ///&lt; Interrupt enable register offeset.</span>
<a name="l00129"></a><a class="code" href="at91__adc_8h.html#ae2cc5361f3fdff3bf869b9961325ec8f">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IER          (*((reg32_t *)(ADC_BASE + ADC_IER_OFF))) ///&lt;  Interrupt enable register.</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00134"></a><a class="code" href="at91__adc_8h.html#a2ba60643cb58232e7110710a1e0a2feb">00134</a> <span class="preprocessor">#define ADC_IDR_OFF              0x00000028     ///&lt; Interrupt disable register offeset.</span>
<a name="l00135"></a><a class="code" href="at91__adc_8h.html#a68ec2d3d6b3c51270590bd0f13ccaa90">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IDR          (*((reg32_t *)(ADC_BASE + ADC_IDR_OFF))) ///&lt;  Interrupt disable register.</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00140"></a><a class="code" href="at91__adc_8h.html#ac48af3303468b3cbe2f4fd757c5d34db">00140</a> <span class="preprocessor">#define ADC_IMR_OFF              0x0000002C     ///&lt; Interrupt mask register offeset.</span>
<a name="l00141"></a><a class="code" href="at91__adc_8h.html#ab206a9ad40f5599a630d7dfac9589df8">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IMR          (*((reg32_t *)(ADC_BASE + ADC_IMR_OFF))) ///&lt;  Interrupt mask register.</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a><a class="code" href="at91__adc_8h.html#a543a76d06a4371c474e50e27dafbefa5">00143</a> <span class="preprocessor">#define ADC_EOC_MASK             0x000000FF    ///&lt; End of converison mask.</span>
<a name="l00144"></a><a class="code" href="at91__adc_8h.html#a2d26f09dcaf24e8ea0795bb17f3ac014">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC0                          0    ///&lt; End of conversion channel 0.</span>
<a name="l00145"></a><a class="code" href="at91__adc_8h.html#aa5b3b834f03d73741e631a4efe863eab">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC1                          1    ///&lt; End of conversion channel 1.</span>
<a name="l00146"></a><a class="code" href="at91__adc_8h.html#a4ec2e40dfb7c80501a3dd5d3f2687945">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC2                          2    ///&lt; End of conversion channel 2.</span>
<a name="l00147"></a><a class="code" href="at91__adc_8h.html#ad905707aef827b04f60b8962ae7a5779">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC3                          3    ///&lt; End of conversion channel 3.</span>
<a name="l00148"></a><a class="code" href="at91__adc_8h.html#a2cec6bc4904ac7bd7c89c1ff9a473b4f">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC4                          4    ///&lt; End of conversion channel 4.</span>
<a name="l00149"></a><a class="code" href="at91__adc_8h.html#a311f3d1a9ef2db89157b7a6aeedc9b76">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC5                          5    ///&lt; End of conversion channel 5.</span>
<a name="l00150"></a><a class="code" href="at91__adc_8h.html#a3c7445a99ab833d06257e3ab7130b819">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC6                          6    ///&lt; End of conversion channel 6.</span>
<a name="l00151"></a><a class="code" href="at91__adc_8h.html#a47e33433737f2a329a2e22e4ceddd3e2">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EOC7                          7    ///&lt; End of conversion channel 7.</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00153"></a><a class="code" href="at91__adc_8h.html#aff4ccb5bb3f174085f0f7c2350d9f115">00153</a> <span class="preprocessor">#define ADC_OVRE0                         8    ///&lt; Overrun error channel 0.</span>
<a name="l00154"></a><a class="code" href="at91__adc_8h.html#ab4550fa86bcb5b09515554bb6ef795cd">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE1                         9    ///&lt; Overrun error channel 1.</span>
<a name="l00155"></a><a class="code" href="at91__adc_8h.html#a766db3a850d9b2ca7ecda4654f422e61">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE2                        10    ///&lt; Overrun error channel 2.</span>
<a name="l00156"></a><a class="code" href="at91__adc_8h.html#a351e7758ddb0f76a0942e628b9ef642a">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE3                        11    ///&lt; Overrun error channel 3.</span>
<a name="l00157"></a><a class="code" href="at91__adc_8h.html#acc85d77024aa22699eb4ebb21313b5b6">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE4                        12    ///&lt; Overrun error channel 4.</span>
<a name="l00158"></a><a class="code" href="at91__adc_8h.html#a61dc12b7cd34e45795e40144daec050f">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE5                        13    ///&lt; Overrun error channel 5.</span>
<a name="l00159"></a><a class="code" href="at91__adc_8h.html#ab90b1a4be5769cafeac522d2794117d5">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE6                        14    ///&lt; Overrun error channel 6.</span>
<a name="l00160"></a><a class="code" href="at91__adc_8h.html#a8093f6a5bd5a020ba0bdc285dd04d376">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OVRE7                        15    ///&lt; Overrun error channel 7.</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a><a class="code" href="at91__adc_8h.html#a2b8d7a80685954c0ee1c8820074f7b77">00162</a> <span class="preprocessor">#define ADC_DRDY                         16    ///&lt; Data ready.</span>
<a name="l00163"></a><a class="code" href="at91__adc_8h.html#af3670704bc0678489de241149417f109">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_GOVRE                        17    ///&lt; General overrun error.</span>
<a name="l00164"></a><a class="code" href="at91__adc_8h.html#adb01ae4abff14ab245837095b3e56ce9">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ENDRX                        18    ///&lt; End of RX buffer.</span>
<a name="l00165"></a><a class="code" href="at91__adc_8h.html#a99209f9ca46269c19a60717e45ecaacb">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RXBUFF                       19    ///&lt; Rx buffer full.</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00170"></a><a class="code" href="at91__adc_8h.html#a2623cb5864c6c1cff2d4d28e1d6e89e3">00170</a> <span class="preprocessor">#define ADC_LCDR_OFF             0x00000020     ///&lt; Last converted data register offeset.</span>
<a name="l00171"></a><a class="code" href="at91__adc_8h.html#a539df5650ff76a507d0ac14dcddf2509">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_LCDR          (*((reg32_t *)(ADC_BASE + ADC_LCDR_OFF))) ///&lt; Last converted data register.</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>
<a name="l00178"></a><a class="code" href="at91__adc_8h.html#a13b2e8c6840109aaa9e0a41f56707bee">00178</a> <span class="preprocessor">#define ADC_CDR0_OFF              0x00000030    ///&lt; Channel data register 0 offeset.</span>
<a name="l00179"></a><a class="code" href="at91__adc_8h.html#aa5ded19b88a5eb37d67e242d42cdf00c">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR1_OFF              0x00000034    ///&lt; Channel data register 1 offeset.</span>
<a name="l00180"></a><a class="code" href="at91__adc_8h.html#ad70d6af1f734a66f80eab10845a8d9e9">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR2_OFF              0x00000038    ///&lt; Channel data register 2 offeset.</span>
<a name="l00181"></a><a class="code" href="at91__adc_8h.html#a436405b770df3a3dcb4903dcea4d20af">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR3_OFF              0x0000003C    ///&lt; Channel data register 3 offeset.</span>
<a name="l00182"></a><a class="code" href="at91__adc_8h.html#af4760ebebc6c5081b7105016fe99259a">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR4_OFF              0x00000040    ///&lt; Channel data register 4 offeset.</span>
<a name="l00183"></a><a class="code" href="at91__adc_8h.html#abc6142641bb5dc17483a3164e9157e6a">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR5_OFF              0x00000044    ///&lt; Channel data register 5 offeset.</span>
<a name="l00184"></a><a class="code" href="at91__adc_8h.html#aca5a8e54cbed6e9269c911d14e15affc">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR6_OFF              0x00000048    ///&lt; Channel data register 6 offeset.</span>
<a name="l00185"></a><a class="code" href="at91__adc_8h.html#a88c47e7b9c7d3b07be5e106e7ec091ea">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR7_OFF              0x0000004C    ///&lt; Channel data register 7 offeset.</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a><a class="code" href="at91__adc_8h.html#a9c8203eff9594fbbd303c5e9a1e6160f">00187</a> <span class="preprocessor">#define ADC_CDR0    (*((reg32_t *)(ADC_BASE + ADC_CDR0_OFF)))  ///&lt; Channel data register 0.</span>
<a name="l00188"></a><a class="code" href="at91__adc_8h.html#af6e10eeeffc7188843652d4ca62dc17b">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR1    (*((reg32_t *)(ADC_BASE + ADC_CDR1_OFF)))  ///&lt; Channel data register 1.</span>
<a name="l00189"></a><a class="code" href="at91__adc_8h.html#a6974d951c95a5610bfc9448bcc5811fa">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR2    (*((reg32_t *)(ADC_BASE + ADC_CDR2_OFF)))  ///&lt; Channel data register 2.</span>
<a name="l00190"></a><a class="code" href="at91__adc_8h.html#af000a4ca0d9ec72d839225f9827ff4a0">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR3    (*((reg32_t *)(ADC_BASE + ADC_CDR3_OFF)))  ///&lt; Channel data register 3.</span>
<a name="l00191"></a><a class="code" href="at91__adc_8h.html#ae08fdf6ccf2b7155a04c01bf09236b93">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR4    (*((reg32_t *)(ADC_BASE + ADC_CDR4_OFF)))  ///&lt; Channel data register 4.</span>
<a name="l00192"></a><a class="code" href="at91__adc_8h.html#a8a6e39176bc0ae64b3a05bd5087e0d6e">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR5    (*((reg32_t *)(ADC_BASE + ADC_CDR5_OFF)))  ///&lt; Channel data register 5.</span>
<a name="l00193"></a><a class="code" href="at91__adc_8h.html#af761589a8bcd7ca12ccc3de312fa2c95">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR6    (*((reg32_t *)(ADC_BASE + ADC_CDR6_OFF)))  ///&lt; Channel data register 6.</span>
<a name="l00194"></a><a class="code" href="at91__adc_8h.html#a0ff860dc31adc203e664795e11716e6d">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CDR7    (*((reg32_t *)(ADC_BASE + ADC_CDR7_OFF)))  ///&lt; Channel data register 7.</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="comment">/* \} */</span>
<a name="l00196"></a>00196 
<a name="l00197"></a>00197 <span class="preprocessor">#endif </span><span class="comment">/* AT91_ADC_H */</span>
</pre></div></div>
</div>


