Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1289
design__instance__area,13458
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,12
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,11
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0005495678051374853
power__switching__total,0.0004246503522153944
power__leakage__total,1.4260315595038264E-8
power__total,0.000974232389125973
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4015267953999906
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.32716849599969977
timing__hold__ws__corner:nom_tt_025C_1v80,0.21532554126982206
timing__setup__ws__corner:nom_tt_025C_1v80,3.3073020813684697
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.335448
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,4.766230
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,101
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,11
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.4926299507760404
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.39324264402285325
timing__hold__ws__corner:nom_ss_100C_1v60,0.6270775187713739
timing__setup__ws__corner:nom_ss_100C_1v60,-0.21633540016158187
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.21633540016158187
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.21633540016158187
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.904076
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.216335
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,1
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,11
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.36348700078681506
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.30706368872276496
timing__hold__ws__corner:nom_ff_n40C_1v95,0.05052297612165558
timing__setup__ws__corner:nom_ff_n40C_1v95,4.270774077490683
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.128692
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.569951
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,124
design__max_fanout_violation__count,11
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.3498046118443703
clock__skew__worst_setup,0.3009281520259517
timing__hold__ws,0.046145477634056936
timing__setup__ws,-0.3331717218638114
timing__hold__tns,0.0
timing__setup__tns,-0.3331717218638114
timing__hold__wns,0
timing__setup__wns,-0.3331717218638114
timing__hold_vio__count,0
timing__hold_r2r__ws,0.125546
timing__hold_r2r_vio__count,0
timing__setup_vio__count,3
timing__setup_r2r__ws,-0.333172
timing__setup_r2r_vio__count,3
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1288
design__instance__area__stdcell,11227
design__instance__count__macros,1
design__instance__area__macros,2230.97
design__instance__utilization,0.815966
design__instance__utilization__stdcell,0.787179
design__instance__count__class:macro,1
design__instance__count__class:buffer,4
design__instance__count__class:inverter,36
design__instance__count__class:sequential_cell,157
design__instance__count__class:multi_input_combinational_cell,620
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,409
design__instance__count__class:tap_cell,172
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,35588.9
design__violations,0
design__instance__count__class:timing_repair_buffer,101
design__instance__count__class:clock_buffer,66
design__instance__count__class:clock_inverter,101
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,57
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,31
design__instance__count__class:antenna_cell,31
route__net,1075
route__net__special,2
route__drc_errors__iter:1,1882
route__wirelength__iter:1,47138
route__drc_errors__iter:2,1222
route__wirelength__iter:2,46918
route__drc_errors__iter:3,1078
route__wirelength__iter:3,46573
route__drc_errors__iter:4,556
route__wirelength__iter:4,46505
route__drc_errors__iter:5,332
route__wirelength__iter:5,46548
route__drc_errors__iter:6,294
route__wirelength__iter:6,46493
route__drc_errors__iter:7,213
route__wirelength__iter:7,46459
route__drc_errors__iter:8,207
route__wirelength__iter:8,46471
route__drc_errors__iter:9,149
route__wirelength__iter:9,46488
route__drc_errors__iter:10,94
route__wirelength__iter:10,46282
route__drc_errors__iter:11,76
route__wirelength__iter:11,46312
route__drc_errors__iter:12,76
route__wirelength__iter:12,46312
route__drc_errors__iter:13,73
route__wirelength__iter:13,46332
route__drc_errors__iter:14,70
route__wirelength__iter:14,46343
route__drc_errors__iter:15,65
route__wirelength__iter:15,46343
route__drc_errors__iter:16,56
route__wirelength__iter:16,46376
route__drc_errors__iter:17,56
route__wirelength__iter:17,46399
route__drc_errors__iter:18,183
route__wirelength__iter:18,46391
route__drc_errors__iter:19,37
route__wirelength__iter:19,46454
route__drc_errors__iter:20,28
route__wirelength__iter:20,46469
route__drc_errors__iter:21,25
route__wirelength__iter:21,46507
route__drc_errors__iter:22,12
route__wirelength__iter:22,46499
route__drc_errors__iter:23,0
route__wirelength__iter:23,46483
route__drc_errors,0
route__wirelength,46483
route__vias,9383
route__vias__singlecut,9383
route__vias__multicut,0
design__disconnected_pin__count,18
design__critical_disconnected_pin__count,0
route__wirelength__max,393.34
timing__unannotated_net__count__corner:nom_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,10
design__max_fanout_violation__count__corner:min_tt_025C_1v80,11
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.38489121312852087
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.32047518323953983
timing__hold__ws__corner:min_tt_025C_1v80,0.2086729736958182
timing__setup__ws__corner:min_tt_025C_1v80,3.349915994972466
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.332511
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,4.835810
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,91
design__max_fanout_violation__count__corner:min_ss_100C_1v60,11
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.4639515292156863
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.38055412676016154
timing__hold__ws__corner:min_ss_100C_1v60,0.6161602513722635
timing__setup__ws__corner:min_ss_100C_1v60,-0.10810019851898464
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.10810019851898464
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.10810019851898464
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.897641
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.108100
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,1
timing__unannotated_net__count__corner:min_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,11
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3498046118443703
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3009281520259517
timing__hold__ws__corner:min_ff_n40C_1v95,0.046145477634056936
timing__setup__ws__corner:min_ff_n40C_1v95,4.299397404231882
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.125546
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,6.620424
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,12
design__max_fanout_violation__count__corner:max_tt_025C_1v80,11
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4158317974322539
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.33845546767646634
timing__hold__ws__corner:max_tt_025C_1v80,0.22229962944085058
timing__setup__ws__corner:max_tt_025C_1v80,3.267467278118314
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.338524
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,4.697144
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,124
design__max_fanout_violation__count__corner:max_ss_100C_1v60,11
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5148459582163112
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3992388477261355
timing__hold__ws__corner:max_ss_100C_1v60,0.6387018872348662
timing__setup__ws__corner:max_ss_100C_1v60,-0.3331717218638114
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.3331717218638114
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.3331717218638114
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.911133
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.333172
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1
timing__unannotated_net__count__corner:max_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,11
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3747091354371098
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3166116070045749
timing__hold__ws__corner:max_ff_n40C_1v95,0.05560208006950885
timing__setup__ws__corner:max_ff_n40C_1v95,4.241664028961723
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.131017
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.515683
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,47
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000962638
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000922492
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000205186
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000922492
design_powergrid__voltage__worst,0.0000922492
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.0000962638
design_powergrid__drop__worst__net:VPWR,0.0000962638
design_powergrid__voltage__worst__net:VGND,0.0000922492
design_powergrid__drop__worst__net:VGND,0.0000922492
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002050000000000000023700659490533126927402918227016925811767578125
ir__drop__worst,0.000096299999999999996171638760866784423342323862016201019287109375
magic__illegal_overlap__count,0
