#*****************************************************************************************
# Vivado (TM) v2023.2 (64-bit)
#
# websdr18_3.tcl: Tcl script for re-creating project 'websdr183'
#
# Generated by Vivado on Mon Jan 26 14:54:35 +0300 2026
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (websdr18_3.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/new/spi_receiver.v"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/new/adc_ovr_detect.v"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_comb.v"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_integrator.v"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_wf1.vh"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/misc.vh"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_prune_var.v"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/new/wf_proc.v"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/new/sound_rx_ch.v"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/new/sound_rx_common.v"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/imports/design_1_wrapper.v"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/new/adc_sim_conv.v"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/imports/Src_Vivado/archive_project_summary.txt"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/ip/rx_cic2/rx_cic2.xci"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/ip/dds_sound/dds_sound.xci"
#    "E:/websdr/websdr183/websdr183.srcs/sources_1/ip/rx_cic_1/rx_cic_1.xci"
#    "E:/websdr/websdr183/websdr183.srcs/constrs_1/new/constr1.xdc"
#    "E:/websdr/websdr183/websdr183.srcs/sim_1/new/adc_ovr_test.v"
#    "E:/websdr/websdr183/websdr183.srcs/sim_1/new/sound_rx_common_test1.v"
#    "E:/websdr/websdr183/websdr183.srcs/sim_1/new/wf_test1.v"
#    "E:/websdr/websdr183/websdr183.srcs/sim_1/new/rx_ch_test1.v"
#    "E:/websdr/websdr183/websdr183.srcs/sim_1/new/sound_sender_sim.v"
#    "E:/websdr/websdr183/websdr183.srcs/sim_1/new/spi_test1.v"
#    "E:/websdr/websdr183/websdr183.srcs/sim_1/imports/SDRProject.sim/spi_test1_behav.wcfg"
#    "E:/websdr/websdr183/websdr183.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/new/spi_receiver.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/new/adc_ovr_detect.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/wf_cic/cic_comb.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/wf_cic/cic_integrator.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/wf_cic/cic_wf1.vh"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/wf_cic/misc.vh"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/wf_cic/cic_prune_var.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/new/wf_proc.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/new/sound_rx_ch.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/new/sound_rx_common.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/imports/design_1_wrapper.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/new/adc_sim_conv.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/imports/Src_Vivado/archive_project_summary.txt"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/ip/rx_cic2/rx_cic2.xci"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/ip/dds_sound/dds_sound.xci"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sources_1/ip/rx_cic_1/rx_cic_1.xci"]"\
 "[file normalize "$origin_dir/websdr183.srcs/constrs_1/new/constr1.xdc"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sim_1/new/adc_ovr_test.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sim_1/new/sound_rx_common_test1.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sim_1/new/wf_test1.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sim_1/new/rx_ch_test1.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sim_1/new/sound_sender_sim.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sim_1/new/spi_test1.v"]"\
 "[file normalize "$origin_dir/websdr183.srcs/sim_1/imports/SDRProject.sim/spi_test1_behav.wcfg"]"\
 "[file normalize "$origin_dir/websdr183.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set paths [list \
   [file normalize "$origin_dir/websdr183.ipdefs"] \
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "websdr183"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "websdr18_3.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z010clg400-1

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Reconstruct message rules
set_msg_config  -id {Board 49-4}  -suppress  -ruleid {1}  -source 16
set_msg_config  -id {Synth 8-7071}  -suppress  -ruleid {2}  -source 16
set_msg_config  -id {Synth 8-7023}  -suppress  -ruleid {3}  -source 16
set_msg_config  -id {Common 17-576}  -suppress  -ruleid {4}  -source 16
set_msg_config  -id {Power 33-232}  -suppress  -ruleid {5}  -source 16
set_msg_config  -id {Timing 38-313}  -suppress  -ruleid {6}  -source 16


# Set project properties
set obj [current_project]
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "feature_set" -value "FeatureSet_Classic" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "part" -value "xc7z010clg400-1" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "52" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "52" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "52" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "52" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "52" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "52" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "443" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/websdr183.ipdefs"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/new/spi_receiver.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/new/adc_ovr_detect.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/wf_cic/cic_comb.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/wf_cic/cic_integrator.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/wf_cic/cic_wf1.vh"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/wf_cic/misc.vh"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/wf_cic/cic_prune_var.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/new/wf_proc.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/new/sound_rx_ch.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/new/sound_rx_common.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/imports/design_1_wrapper.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/new/adc_sim_conv.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/imports/Src_Vivado/archive_project_summary.txt"]\
]
set imported_files ""
foreach f $files {
  lappend imported_files [import_files -fileset sources_1 $f]
}

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "wf_cic/cic_wf1.vh"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "wf_cic/misc.vh"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "top" -value "design_1_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/ip/rx_cic2/rx_cic2.xci"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "rx_cic2/rx_cic2.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/ip/dds_sound/dds_sound.xci"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "dds_sound/dds_sound.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/websdr183.srcs/sources_1/ip/rx_cic_1/rx_cic_1.xci"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "rx_cic_1/rx_cic_1.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/websdr183.srcs/constrs_1/new/constr1.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/constr1.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "target_constrs_file" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/new/constr1.xdc" -objects $obj
set_property -name "target_part" -value "xc7z010clg400-1" -objects $obj
set_property -name "target_ucf" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/new/constr1.xdc" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/websdr183.srcs/sim_1/new/adc_ovr_test.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sim_1/new/sound_rx_common_test1.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sim_1/new/wf_test1.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sim_1/new/rx_ch_test1.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sim_1/new/sound_sender_sim.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sim_1/new/spi_test1.v"]\
 [file normalize "${origin_dir}/websdr183.srcs/sim_1/imports/SDRProject.sim/spi_test1_behav.wcfg"]\
]
set imported_files ""
foreach f $files {
  lappend imported_files [import_files -fileset sim_1 $f]
}

# Set 'sim_1' fileset file properties for remote files
# None

# Set 'sim_1' fileset file properties for local files
# None

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "design_1_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/websdr183.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp"]\
]
set imported_files ""
foreach f $files {
  lappend imported_files [import_files -fileset utils_1 $f]
}

# Set 'utils_1' fileset file properties for remote files
# None

# Set 'utils_1' fileset file properties for local files
set file "synth_1/design_1_wrapper.dcp"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "netlist_only" -value "0" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added
if { [get_files [list spi_receiver.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/new/spi_receiver.v
}
if { [get_files [list adc_ovr_detect.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/new/adc_ovr_detect.v
}
if { [get_files [list dds_sound.xci]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/ip/dds_sound/dds_sound.xci
}
if { [get_files [list cic_comb.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_comb.v
}
if { [get_files [list cic_integrator.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_integrator.v
}
if { [get_files [list cic_wf1.vh]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_wf1.vh
}
if { [get_files [list misc.vh]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/misc.vh
}
if { [get_files [list cic_prune_var.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_prune_var.v
}
if { [get_files [list wf_proc.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/new/wf_proc.v
}
if { [get_files [list dds_sound.xci]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/ip/dds_sound/dds_sound.xci
}
if { [get_files [list cic_comb.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_comb.v
}
if { [get_files [list cic_integrator.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_integrator.v
}
if { [get_files [list cic_wf1.vh]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_wf1.vh
}
if { [get_files [list misc.vh]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/misc.vh
}
if { [get_files [list cic_prune_var.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/wf_cic/cic_prune_var.v
}
if { [get_files [list wf_proc.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/new/wf_proc.v
}
if { [get_files [list rx_cic_1.xci]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/ip/rx_cic_1/rx_cic_1.xci
}
if { [get_files [list dds_sound.xci]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/ip/dds_sound/dds_sound.xci
}
if { [get_files [list rx_cic2.xci]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/ip/rx_cic2/rx_cic2.xci
}
if { [get_files [list sound_rx_ch.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/new/sound_rx_ch.v
}
if { [get_files [list sound_rx_common.v]] == "" } {
  import_files -quiet -fileset sources_1 E:/websdr/websdr183/websdr183.srcs/sources_1/new/sound_rx_common.v
}


# Proc to create BD design_1
proc cr_bd_design_1 { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# spi_receiver, adc_ovr_detect, wf_proc, wf_proc, sound_rx_common



  # CHANGE DESIGN NAME HERE
  set design_name design_1

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:processing_system7:5.5\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:hls:sound_sender:1.0\
  xilinx.com:hls:waterfall_sender:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  spi_receiver\
  adc_ovr_detect\
  wf_proc\
  wf_proc\
  sound_rx_common\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]

  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  set IIC_1_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_1_0 ]


  # Create ports
  set test_out2 [ create_bd_port -dir O test_out2 ]
  set adc_clk [ create_bd_port -dir O adc_clk ]
  set adc_in [ create_bd_port -dir I -from 11 -to 0 adc_in ]
  set adc_ovr_led_n [ create_bd_port -dir O adc_ovr_led_n ]

  # Create instance: processing_system7_0, and set properties
  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
  set_property -dict [list \
    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {40.000000} \
    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {10.000000} \
    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {166.666672} \
    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
    CONFIG.PCW_CLK0_FREQ {40000000} \
    CONFIG.PCW_CLK1_FREQ {10000000} \
    CONFIG.PCW_CLK2_FREQ {10000000} \
    CONFIG.PCW_CLK3_FREQ {10000000} \
    CONFIG.PCW_CORE0_FIQ_INTR {0} \
    CONFIG.PCW_CORE0_IRQ_INTR {0} \
    CONFIG.PCW_CORE1_FIQ_INTR {0} \
    CONFIG.PCW_CORE1_IRQ_INTR {0} \
    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
    CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
    CONFIG.PCW_DM_WIDTH {4} \
    CONFIG.PCW_DQS_WIDTH {4} \
    CONFIG.PCW_DQ_WIDTH {32} \
    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
    CONFIG.PCW_ENET0_RESET_ENABLE {0} \
    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_ENET_RESET_ENABLE {1} \
    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
    CONFIG.PCW_EN_4K_TIMER {0} \
    CONFIG.PCW_EN_CAN0 {0} \
    CONFIG.PCW_EN_CAN1 {0} \
    CONFIG.PCW_EN_CLK0_PORT {1} \
    CONFIG.PCW_EN_CLK1_PORT {0} \
    CONFIG.PCW_EN_CLK2_PORT {0} \
    CONFIG.PCW_EN_CLK3_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
    CONFIG.PCW_EN_DDR {1} \
    CONFIG.PCW_EN_EMIO_CAN0 {0} \
    CONFIG.PCW_EN_EMIO_CAN1 {0} \
    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
    CONFIG.PCW_EN_EMIO_ENET0 {0} \
    CONFIG.PCW_EN_EMIO_ENET1 {0} \
    CONFIG.PCW_EN_EMIO_GPIO {1} \
    CONFIG.PCW_EN_EMIO_I2C0 {1} \
    CONFIG.PCW_EN_EMIO_I2C1 {1} \
    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
    CONFIG.PCW_EN_EMIO_PJTAG {0} \
    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
    CONFIG.PCW_EN_EMIO_SPI0 {1} \
    CONFIG.PCW_EN_EMIO_SPI1 {0} \
    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
    CONFIG.PCW_EN_EMIO_TRACE {0} \
    CONFIG.PCW_EN_EMIO_TTC0 {0} \
    CONFIG.PCW_EN_EMIO_TTC1 {0} \
    CONFIG.PCW_EN_EMIO_UART0 {0} \
    CONFIG.PCW_EN_EMIO_UART1 {0} \
    CONFIG.PCW_EN_EMIO_WDT {0} \
    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
    CONFIG.PCW_EN_ENET0 {1} \
    CONFIG.PCW_EN_ENET1 {0} \
    CONFIG.PCW_EN_GPIO {1} \
    CONFIG.PCW_EN_I2C0 {1} \
    CONFIG.PCW_EN_I2C1 {1} \
    CONFIG.PCW_EN_MODEM_UART0 {0} \
    CONFIG.PCW_EN_MODEM_UART1 {0} \
    CONFIG.PCW_EN_PJTAG {0} \
    CONFIG.PCW_EN_PTP_ENET0 {0} \
    CONFIG.PCW_EN_PTP_ENET1 {0} \
    CONFIG.PCW_EN_QSPI {0} \
    CONFIG.PCW_EN_RST0_PORT {1} \
    CONFIG.PCW_EN_RST1_PORT {0} \
    CONFIG.PCW_EN_RST2_PORT {0} \
    CONFIG.PCW_EN_RST3_PORT {0} \
    CONFIG.PCW_EN_SDIO0 {1} \
    CONFIG.PCW_EN_SDIO1 {0} \
    CONFIG.PCW_EN_SMC {1} \
    CONFIG.PCW_EN_SPI0 {1} \
    CONFIG.PCW_EN_SPI1 {0} \
    CONFIG.PCW_EN_TRACE {0} \
    CONFIG.PCW_EN_TTC0 {0} \
    CONFIG.PCW_EN_TTC1 {0} \
    CONFIG.PCW_EN_UART0 {0} \
    CONFIG.PCW_EN_UART1 {1} \
    CONFIG.PCW_EN_USB0 {0} \
    CONFIG.PCW_EN_USB1 {0} \
    CONFIG.PCW_EN_WDT {0} \
    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_FCLK_CLK0_BUF {FALSE} \
    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {40} \
    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
    CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
    CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
    CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
    CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
    CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
    CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
    CONFIG.PCW_GPIO_EMIO_GPIO_IO {64} \
    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
    CONFIG.PCW_I2C0_I2C0_IO {EMIO} \
    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
    CONFIG.PCW_I2C1_I2C1_IO {EMIO} \
    CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
    CONFIG.PCW_I2C_RESET_ENABLE {1} \
    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
    CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
    CONFIG.PCW_IRQ_F2P_INTR {1} \
    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_0_PULLUP {enabled} \
    CONFIG.PCW_MIO_0_SLEW {slow} \
    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_10_PULLUP {enabled} \
    CONFIG.PCW_MIO_10_SLEW {slow} \
    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_11_PULLUP {enabled} \
    CONFIG.PCW_MIO_11_SLEW {slow} \
    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_12_PULLUP {enabled} \
    CONFIG.PCW_MIO_12_SLEW {slow} \
    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_13_PULLUP {enabled} \
    CONFIG.PCW_MIO_13_SLEW {slow} \
    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_14_PULLUP {enabled} \
    CONFIG.PCW_MIO_14_SLEW {slow} \
    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_15_PULLUP {enabled} \
    CONFIG.PCW_MIO_15_SLEW {slow} \
    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_16_PULLUP {enabled} \
    CONFIG.PCW_MIO_16_SLEW {slow} \
    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_17_PULLUP {enabled} \
    CONFIG.PCW_MIO_17_SLEW {slow} \
    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_18_PULLUP {enabled} \
    CONFIG.PCW_MIO_18_SLEW {slow} \
    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_19_PULLUP {enabled} \
    CONFIG.PCW_MIO_19_SLEW {slow} \
    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_1_PULLUP {enabled} \
    CONFIG.PCW_MIO_1_SLEW {slow} \
    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_20_PULLUP {enabled} \
    CONFIG.PCW_MIO_20_SLEW {slow} \
    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_21_PULLUP {enabled} \
    CONFIG.PCW_MIO_21_SLEW {slow} \
    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_22_PULLUP {enabled} \
    CONFIG.PCW_MIO_22_SLEW {slow} \
    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_23_PULLUP {enabled} \
    CONFIG.PCW_MIO_23_SLEW {slow} \
    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_24_PULLUP {enabled} \
    CONFIG.PCW_MIO_24_SLEW {slow} \
    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_25_PULLUP {enabled} \
    CONFIG.PCW_MIO_25_SLEW {slow} \
    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_26_PULLUP {enabled} \
    CONFIG.PCW_MIO_26_SLEW {slow} \
    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_27_PULLUP {enabled} \
    CONFIG.PCW_MIO_27_SLEW {slow} \
    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_28_PULLUP {enabled} \
    CONFIG.PCW_MIO_28_SLEW {slow} \
    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_29_PULLUP {enabled} \
    CONFIG.PCW_MIO_29_SLEW {slow} \
    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_2_SLEW {slow} \
    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_30_PULLUP {enabled} \
    CONFIG.PCW_MIO_30_SLEW {slow} \
    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_31_PULLUP {enabled} \
    CONFIG.PCW_MIO_31_SLEW {slow} \
    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_32_PULLUP {enabled} \
    CONFIG.PCW_MIO_32_SLEW {slow} \
    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_33_PULLUP {enabled} \
    CONFIG.PCW_MIO_33_SLEW {slow} \
    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_34_PULLUP {enabled} \
    CONFIG.PCW_MIO_34_SLEW {slow} \
    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_35_PULLUP {enabled} \
    CONFIG.PCW_MIO_35_SLEW {slow} \
    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_36_PULLUP {enabled} \
    CONFIG.PCW_MIO_36_SLEW {slow} \
    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_37_PULLUP {enabled} \
    CONFIG.PCW_MIO_37_SLEW {slow} \
    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_38_PULLUP {enabled} \
    CONFIG.PCW_MIO_38_SLEW {slow} \
    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_39_PULLUP {enabled} \
    CONFIG.PCW_MIO_39_SLEW {slow} \
    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_3_SLEW {slow} \
    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_40_PULLUP {enabled} \
    CONFIG.PCW_MIO_40_SLEW {slow} \
    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_41_PULLUP {enabled} \
    CONFIG.PCW_MIO_41_SLEW {slow} \
    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_42_PULLUP {enabled} \
    CONFIG.PCW_MIO_42_SLEW {slow} \
    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_43_PULLUP {enabled} \
    CONFIG.PCW_MIO_43_SLEW {slow} \
    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_44_PULLUP {enabled} \
    CONFIG.PCW_MIO_44_SLEW {slow} \
    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_45_PULLUP {enabled} \
    CONFIG.PCW_MIO_45_SLEW {slow} \
    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_46_PULLUP {enabled} \
    CONFIG.PCW_MIO_46_SLEW {slow} \
    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_47_PULLUP {enabled} \
    CONFIG.PCW_MIO_47_SLEW {slow} \
    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_48_PULLUP {enabled} \
    CONFIG.PCW_MIO_48_SLEW {slow} \
    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_49_PULLUP {enabled} \
    CONFIG.PCW_MIO_49_SLEW {slow} \
    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_4_SLEW {slow} \
    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_50_PULLUP {enabled} \
    CONFIG.PCW_MIO_50_SLEW {slow} \
    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_51_PULLUP {enabled} \
    CONFIG.PCW_MIO_51_SLEW {slow} \
    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_52_PULLUP {enabled} \
    CONFIG.PCW_MIO_52_SLEW {slow} \
    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 2.5V} \
    CONFIG.PCW_MIO_53_PULLUP {enabled} \
    CONFIG.PCW_MIO_53_SLEW {slow} \
    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_5_SLEW {slow} \
    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_6_SLEW {slow} \
    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_7_SLEW {slow} \
    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_8_SLEW {slow} \
    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
    CONFIG.PCW_MIO_9_PULLUP {enabled} \
    CONFIG.PCW_MIO_9_SLEW {slow} \
    CONFIG.PCW_MIO_PRIMITIVE {54} \
    CONFIG.PCW_MIO_TREE_PERIPHERALS {NAND Flash#GPIO#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#GPIO#Enet\
0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#UART 1#UART 1#GPIO#GPIO#Enet\
0#Enet 0} \
    CONFIG.PCW_MIO_TREE_SIGNALS {cs#gpio[1]#ale#we_b#data[2]#data[0]#data[1]#cle#re_b#data[4]#data[5]#data[6]#data[7]#data[3]#busy#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#gpio[47]#tx#rx#gpio[50]#gpio[51]#mdc#mdio}\
\
    CONFIG.PCW_NAND_CYCLES_T_AR {15} \
    CONFIG.PCW_NAND_CYCLES_T_CLR {15} \
    CONFIG.PCW_NAND_CYCLES_T_RC {30} \
    CONFIG.PCW_NAND_CYCLES_T_REA {5} \
    CONFIG.PCW_NAND_CYCLES_T_RR {25} \
    CONFIG.PCW_NAND_CYCLES_T_WC {30} \
    CONFIG.PCW_NAND_CYCLES_T_WP {15} \
    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
    CONFIG.PCW_NAND_NAND_IO {MIO 0 2.. 14} \
    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
    CONFIG.PCW_NOR_CS0_T_PC {1} \
    CONFIG.PCW_NOR_CS0_T_RC {11} \
    CONFIG.PCW_NOR_CS0_T_TR {1} \
    CONFIG.PCW_NOR_CS0_T_WC {11} \
    CONFIG.PCW_NOR_CS0_T_WP {1} \
    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
    CONFIG.PCW_NOR_CS1_T_PC {1} \
    CONFIG.PCW_NOR_CS1_T_RC {11} \
    CONFIG.PCW_NOR_CS1_T_TR {1} \
    CONFIG.PCW_NOR_CS1_T_WC {11} \
    CONFIG.PCW_NOR_CS1_T_WP {1} \
    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
    CONFIG.PCW_P2F_ENET0_INTR {0} \
    CONFIG.PCW_P2F_GPIO_INTR {0} \
    CONFIG.PCW_P2F_I2C0_INTR {0} \
    CONFIG.PCW_P2F_I2C1_INTR {0} \
    CONFIG.PCW_P2F_SDIO0_INTR {0} \
    CONFIG.PCW_P2F_SMC_INTR {0} \
    CONFIG.PCW_P2F_SPI0_INTR {0} \
    CONFIG.PCW_P2F_UART1_INTR {0} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.080} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.063} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.057} \
    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.068} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.047} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.025} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \
    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.017} \
    CONFIG.PCW_PACKAGE_NAME {clg400} \
    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
    CONFIG.PCW_PRESET_BANK1_VOLTAGE {NA} \
    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
    CONFIG.PCW_SD0_GRP_CD_IO {MIO 46} \
    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_SMC_PERIPHERAL_VALID {1} \
    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_SPI0_SPI0_IO {EMIO} \
    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
    CONFIG.PCW_SPI_PERIPHERAL_VALID {1} \
    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
    CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
    CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
    CONFIG.PCW_UART1_BAUD_RATE {115200} \
    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
    CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
    CONFIG.PCW_UIPARAM_DDR_AL {0} \
    CONFIG.PCW_UIPARAM_DDR_BL {8} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.25} \
    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {54.563} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {101.239} \
    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {79.5025} \
    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {60.536} \
    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {71.7715} \
    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {104.5365} \
    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {70.676} \
    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {59.1615} \
    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {81.319} \
    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
    CONFIG.PCW_USB_RESET_ENABLE {1} \
    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
    CONFIG.PCW_USE_AXI_NONSECURE {0} \
    CONFIG.PCW_USE_CORESIGHT {0} \
    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
    CONFIG.PCW_USE_CR_FABRIC {1} \
    CONFIG.PCW_USE_DDR_BYPASS {0} \
    CONFIG.PCW_USE_DEBUG {0} \
    CONFIG.PCW_USE_DMA0 {0} \
    CONFIG.PCW_USE_DMA1 {0} \
    CONFIG.PCW_USE_DMA2 {0} \
    CONFIG.PCW_USE_DMA3 {0} \
    CONFIG.PCW_USE_EXPANDED_IOP {0} \
    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
    CONFIG.PCW_USE_HIGH_OCM {0} \
    CONFIG.PCW_USE_M_AXI_GP0 {0} \
    CONFIG.PCW_USE_M_AXI_GP1 {0} \
    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
    CONFIG.PCW_USE_S_AXI_ACP {0} \
    CONFIG.PCW_USE_S_AXI_GP0 {0} \
    CONFIG.PCW_USE_S_AXI_GP1 {0} \
    CONFIG.PCW_USE_S_AXI_HP0 {1} \
    CONFIG.PCW_USE_S_AXI_HP1 {1} \
    CONFIG.PCW_USE_S_AXI_HP2 {1} \
    CONFIG.PCW_USE_S_AXI_HP3 {0} \
    CONFIG.PCW_USE_TRACE {0} \
    CONFIG.PCW_VALUE_SILVERSION {3} \
    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
    CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
    CONFIG.preset {None} \
  ] $processing_system7_0


  # Create instance: rst_design_1_10M, and set properties
  set rst_design_1_10M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_design_1_10M ]

  # Create instance: spi_receiver_0, and set properties
  set block_name spi_receiver
  set block_cell_name spi_receiver_0
  if { [catch {set spi_receiver_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $spi_receiver_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property CONFIG.NUM_PORTS {3} $xlconcat_0


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property CONFIG.CONST_VAL {0} $xlconstant_0


  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
  set_property CONFIG.CONST_VAL {1} $xlconstant_1


  # Create instance: axi_mem_intercon_2, and set properties
  set axi_mem_intercon_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon_2 ]
  set_property -dict [list \
    CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {1} \
  ] $axi_mem_intercon_2


  # Create instance: axi_mem_intercon_1, and set properties
  set axi_mem_intercon_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon_1 ]
  set_property -dict [list \
    CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {1} \
  ] $axi_mem_intercon_1


  # Create instance: axi_mem_intercon, and set properties
  set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
  set_property -dict [list \
    CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
    CONFIG.NUM_MI {1} \
  ] $axi_mem_intercon


  # Create instance: adc_ovr_detect_0, and set properties
  set block_name adc_ovr_detect
  set block_cell_name adc_ovr_detect_0
  if { [catch {set adc_ovr_detect_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $adc_ovr_detect_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: sound_sender_0, and set properties
  set sound_sender_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:sound_sender:1.0 sound_sender_0 ]
  set_property CONFIG.C_M_AXI_OUT_BUS_DATA_WIDTH {32} $sound_sender_0


  # Create instance: waterfall_sender_0, and set properties
  set waterfall_sender_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:waterfall_sender:1.0 waterfall_sender_0 ]
  set_property CONFIG.C_M_AXI_OUT_BUS_DATA_WIDTH {64} $waterfall_sender_0


  # Create instance: waterfall_sender_1, and set properties
  set waterfall_sender_1 [ create_bd_cell -type ip -vlnv xilinx.com:hls:waterfall_sender:1.0 waterfall_sender_1 ]
  set_property CONFIG.C_M_AXI_OUT_BUS_DATA_WIDTH {64} $waterfall_sender_1


  # Create instance: wf_proc_0, and set properties
  set block_name wf_proc
  set block_cell_name wf_proc_0
  if { [catch {set wf_proc_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $wf_proc_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.WF_INDEX {1} $wf_proc_0


  # Create instance: wf_proc_1, and set properties
  set block_name wf_proc
  set block_cell_name wf_proc_1
  if { [catch {set wf_proc_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $wf_proc_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.WF_INDEX {2} $wf_proc_1


  # Create instance: sound_rx_common_0, and set properties
  set block_name sound_rx_common
  set block_cell_name sound_rx_common_0
  if { [catch {set sound_rx_common_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $sound_rx_common_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net axi_mem_intercon_1_M00_AXI [get_bd_intf_pins axi_mem_intercon_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
  connect_bd_intf_net -intf_net axi_mem_intercon_1_M01_AXI [get_bd_intf_pins axi_mem_intercon_2/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
  connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_IIC_1 [get_bd_intf_ports IIC_1_0] [get_bd_intf_pins processing_system7_0/IIC_1]
  connect_bd_intf_net -intf_net processing_system7_0_SPI_0 [get_bd_intf_pins spi_receiver_0/spi_s] [get_bd_intf_pins processing_system7_0/SPI_0]
  connect_bd_intf_net -intf_net sound_rx_common_0_snd_axis [get_bd_intf_pins sound_rx_common_0/snd_axis] [get_bd_intf_pins sound_sender_0/in_bus]
  connect_bd_intf_net -intf_net sound_sender_0_m_axi_out_bus [get_bd_intf_pins sound_sender_0/m_axi_out_bus] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
  connect_bd_intf_net -intf_net waterfall_sender_0_m_axi_out_bus [get_bd_intf_pins waterfall_sender_0/m_axi_out_bus] [get_bd_intf_pins axi_mem_intercon_1/S00_AXI]
  connect_bd_intf_net -intf_net waterfall_sender_1_m_axi_out_bus [get_bd_intf_pins waterfall_sender_1/m_axi_out_bus] [get_bd_intf_pins axi_mem_intercon_2/S00_AXI]
  connect_bd_intf_net -intf_net wf_proc_0_wf_axis [get_bd_intf_pins waterfall_sender_0/in_bus] [get_bd_intf_pins wf_proc_0/wf_axis]
  connect_bd_intf_net -intf_net wf_proc_1_wf_axis [get_bd_intf_pins waterfall_sender_1/in_bus] [get_bd_intf_pins wf_proc_1/wf_axis]

  # Create port connections
  connect_bd_net -net adc_ovr_detect_0_led_n [get_bd_pins adc_ovr_detect_0/led_n] [get_bd_ports adc_ovr_led_n]
  connect_bd_net -net adc_sim_conv_0_sim_data_out [get_bd_ports adc_in] [get_bd_pins adc_ovr_detect_0/adc_data_in] [get_bd_pins wf_proc_0/adc_data] [get_bd_pins wf_proc_1/adc_data] [get_bd_pins sound_rx_common_0/adc_data]
  connect_bd_net -net interrupt_out [get_bd_pins sound_sender_0/interrupt_out] [get_bd_ports test_out2] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins spi_receiver_0/clk_main] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_ports adc_clk] [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK] [get_bd_pins adc_ovr_detect_0/clk_main] [get_bd_pins sound_sender_0/ap_clk] [get_bd_pins waterfall_sender_0/ap_clk] [get_bd_pins waterfall_sender_1/ap_clk] [get_bd_pins wf_proc_0/in_aclk] [get_bd_pins wf_proc_1/in_aclk] [get_bd_pins sound_rx_common_0/in_aclk] [get_bd_pins axi_mem_intercon_1/ACLK] [get_bd_pins axi_mem_intercon_1/S00_ACLK] [get_bd_pins axi_mem_intercon_1/M00_ACLK] [get_bd_pins axi_mem_intercon_2/ACLK] [get_bd_pins axi_mem_intercon_2/S00_ACLK] [get_bd_pins axi_mem_intercon_2/M00_ACLK] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins rst_design_1_10M/slowest_sync_clk]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_design_1_10M/ext_reset_in]
  connect_bd_net -net rst_design_1_10M_peripheral_aresetn [get_bd_pins rst_design_1_10M/peripheral_aresetn] [get_bd_pins sound_sender_0/ap_rst_n] [get_bd_pins waterfall_sender_0/ap_rst_n] [get_bd_pins waterfall_sender_1/ap_rst_n] [get_bd_pins spi_receiver_0/resn_i] [get_bd_pins adc_ovr_detect_0/rst_n] [get_bd_pins wf_proc_0/resn_i] [get_bd_pins wf_proc_1/resn_i] [get_bd_pins sound_rx_common_0/resn_i] [get_bd_pins axi_mem_intercon_1/ARESETN] [get_bd_pins axi_mem_intercon_1/S00_ARESETN] [get_bd_pins axi_mem_intercon_1/M00_ARESETN] [get_bd_pins axi_mem_intercon_2/ARESETN] [get_bd_pins axi_mem_intercon_2/S00_ARESETN] [get_bd_pins axi_mem_intercon_2/M00_ARESETN] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN]
  connect_bd_net -net spi_receiver_0_command [get_bd_pins spi_receiver_0/command] [get_bd_pins wf_proc_0/command_i] [get_bd_pins wf_proc_1/command_i] [get_bd_pins sound_rx_common_0/command_i]
  connect_bd_net -net spi_receiver_0_data [get_bd_pins spi_receiver_0/data] [get_bd_pins wf_proc_0/data_i] [get_bd_pins wf_proc_1/data_i] [get_bd_pins sound_rx_common_0/data_i]
  connect_bd_net -net spi_receiver_0_data_ready [get_bd_pins spi_receiver_0/data_ready] [get_bd_pins wf_proc_0/data_ready_i] [get_bd_pins wf_proc_1/data_ready_i] [get_bd_pins sound_rx_common_0/data_ready_i]
  connect_bd_net -net waterfall_sender_0_interrupt_out [get_bd_pins waterfall_sender_0/interrupt_out] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net waterfall_sender_1_interrupt_out [get_bd_pins waterfall_sender_1/interrupt_out] [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net wf_proc_0_start_out [get_bd_pins wf_proc_0/start_out] [get_bd_pins waterfall_sender_0/start_send]
  connect_bd_net -net wf_proc_1_start_out [get_bd_pins wf_proc_1/start_out] [get_bd_pins waterfall_sender_1/start_send]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconstant_0/dout] [get_bd_pins waterfall_sender_0/module_idx]
  connect_bd_net -net xlconstant_1_dout [get_bd_pins xlconstant_1/dout] [get_bd_pins waterfall_sender_1/module_idx]

  # Create address segments
  assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces sound_sender_0/Data_m_axi_out_bus] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
  assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces waterfall_sender_0/Data_m_axi_out_bus] [get_bd_addr_segs processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM] -force
  assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces waterfall_sender_1/Data_m_axi_out_bus] [get_bd_addr_segs processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"my_v3",
   "Addressing View_Layers":"/processing_system7_0_FCLK_CLK0:false|/interrupt_out:false|/rst_design_1_10M_interconnect_aresetn:false|/waterfall_sender_0_interrupt_out:false|/processing_system7_0_FCLK_RESET0_N:false|/rst_design_1_10M_peripheral_aresetn:false|",
   "Addressing View_ScaleFactor":"1.02447",
   "Addressing View_TopLeft":"0,-204",
   "Color Coded_ScaleFactor":"0.571689",
   "Color Coded_TopLeft":"0,-79",
   "Default View_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|",
   "Default View_ScaleFactor":"0.413731",
   "Default View_TopLeft":"-935,-48",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layers":"/processing_system7_0_FCLK_CLK0:true|/interrupt_out:true|/rst_design_1_10M_interconnect_aresetn:true|/waterfall_sender_0_interrupt_out:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_design_1_10M_peripheral_aresetn:true|",
   "Grouping and No Loops_ScaleFactor":"1.24282",
   "Grouping and No Loops_TopLeft":"1616,397",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_RESET0_N:false|/processing_system7_0_FCLK_CLK0:false|/rst_design_1_10M_interconnect_aresetn:false|/interrupt_out:false|/waterfall_sender_0_interrupt_out:false|/rst_design_1_10M_peripheral_aresetn:false|/waterfall_sender_1_interrupt_out:false|",
   "Interfaces View_ScaleFactor":"0.66986",
   "Interfaces View_TopLeft":"-737,-434",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|/rst_design_1_10M_interconnect_aresetn:true|/interrupt_out:true|/waterfall_sender_1_interrupt_out:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_0_interrupt_out:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2530 -y 440 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2530 -y 520 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 7 -x 2530 -y 640 -defaultsOSRD
preplace port port-id_test_out1 -pg 1 -lvl 7 -x 2530 -y 220 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 7 -x 2530 -y 550 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1970 -y 420 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 52 17 18 19 20 21 22 0 24 25 26 27 28 29 30 31 32 33 34 35 36 37 23 39 40 41 42 43 44 38 46 47 48 49 50 51 45 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 177 178 179 181 180 176} -defaultsOSRD -pinDir DDR right -pinY DDR 20R -pinDir FIXED_IO right -pinY FIXED_IO 100R -pinDir SPI_0 right -pinY SPI_0 0R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 40R -pinDir S_AXI_HP1_FIFO_CTRL right -pinY S_AXI_HP1_FIFO_CTRL 60R -pinDir S_AXI_HP2_FIFO_CTRL right -pinY S_AXI_HP2_FIFO_CTRL 80R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir S_AXI_HP1 left -pinY S_AXI_HP1 20L -pinDir S_AXI_HP2 left -pinY S_AXI_HP2 40L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 80L -pinDir S_AXI_HP1_ACLK left -pinY S_AXI_HP1_ACLK 100L -pinDir S_AXI_HP2_ACLK left -pinY S_AXI_HP2_ACLK 120L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 140L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 120R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 60L
preplace inst rst_design_1_10M -pg 1 -lvl 1 -x 190 -y 640 -swap {0 8 2 3 4 5 6 7 1 9} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 140R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 20R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 160R
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2400 -y 280 -swap {5 1 0 2 4 3} -defaultsOSRD -pinDir clk left -pinY clk 100L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 0L -pinBusDir probe2 left -pinBusY probe2 40L -pinBusDir probe3 left -pinBusY probe3 80L -pinBusDir probe4 left -pinBusY probe4 60L
preplace inst spi_receiver_0 -pg 1 -lvl 6 -x 2400 -y 60 -swap {0 1 2 3 4 5 9 6 7 8} -defaultsOSRD -pinDir spi_s left -pinY spi_s 0L -pinDir resn_i left -pinY resn_i 20L -pinDir clk_main left -pinY clk_main 100L -pinDir data_ready left -pinY data_ready 40L -pinBusDir command left -pinBusY command 60L -pinBusDir data left -pinBusY data 80L
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1460 -y 420 -swap {22 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 0 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 44 42 45 43 46} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 100R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 0L -pinDir ARESETN left -pinY ARESETN 60L -pinDir S00_ACLK left -pinY S00_ACLK 20L -pinDir S00_ARESETN left -pinY S00_ARESETN 80L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 100L
preplace inst sound_sender_0 -pg 1 -lvl 5 -x 1970 -y 700 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 52 50 51 49} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus left -pinY m_axi_out_bus 20L -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 60L -pinDir interrupt_out right -pinY interrupt_out 0R
preplace inst axi_mem_intercon_1 -pg 1 -lvl 4 -x 1460 -y 800 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1460 -y 660 -swap {3 1 2 0} -defaultsOSRD -pinBusDir In0 right -pinBusY In0 20R -pinBusDir In1 left -pinBusY In1 0L -pinBusDir In2 left -pinBusY In2 20L -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 550 -y 860 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst waterfall_sender_0 -pg 1 -lvl 3 -x 1010 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 53 52 50 49 51 48} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 380R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 420R -pinDir ap_clk left -pinY ap_clk 420L -pinDir ap_rst_n left -pinY ap_rst_n 380L -pinDir start_send left -pinY start_send 80L -pinDir module_idx left -pinY module_idx 400L -pinDir interrupt_out right -pinY interrupt_out 400R
preplace inst wf_proc_0 -pg 1 -lvl 2 -x 550 -y 420 -swap {0 1 2 3 5 4 6 7 8 9} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 40L -pinDir resn_i left -pinY resn_i 80L -pinDir in_aclk left -pinY in_aclk 60L -pinDir data_ready_i right -pinY data_ready_i 20R -pinBusDir command_i right -pinBusY command_i 40R -pinBusDir data_i right -pinBusY data_i 60R -pinDir start_out right -pinY start_out 80R
preplace inst wf_proc_1 -pg 1 -lvl 2 -x 550 -y 620 -swap {0 1 2 3 5 4 6 7 8 9} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 20R -pinBusDir command_i right -pinBusY command_i 40R -pinBusDir data_i right -pinBusY data_i 60R -pinDir start_out right -pinY start_out 80R
preplace inst waterfall_sender_1 -pg 1 -lvl 3 -x 1010 -y 980 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 53 51 50 49 52 48} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 40R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 80R -pinDir ap_clk left -pinY ap_clk 60L -pinDir ap_rst_n left -pinY ap_rst_n 40L -pinDir start_send left -pinY start_send 20L -pinDir module_idx left -pinY module_idx 80L -pinDir interrupt_out right -pinY interrupt_out 60R
preplace inst xlconstant_1 -pg 1 -lvl 2 -x 550 -y 1060 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst axi_mem_intercon_2 -pg 1 -lvl 4 -x 1460 -y 1020 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst sound_rx_common_0 -pg 1 -lvl 4 -x 1460 -y 160 -swap {0 1 2 3 4 9 5 10 6 7 8 12 11} -defaultsOSRD -pinDir snd_axis right -pinY snd_axis 60R -pinBusDir adc_data left -pinBusY adc_data 80L -pinDir resn_i left -pinY resn_i 0L -pinDir in_aclk left -pinY in_aclk 100L -pinDir data_ready_i left -pinY data_ready_i 20L -pinBusDir command_i left -pinBusY command_i 40L -pinBusDir data_i left -pinBusY data_i 60L -pinDir test_out1 right -pinY test_out1 100R -pinDir test_out_cic1 right -pinY test_out_cic1 80R
preplace netloc adc_sim_conv_0_sim_data_out 1 0 6 NJ 460 360 760 800J 320 1260 340 NJ 340 NJ
preplace netloc interrupt_out 1 4 3 1740J 640 2220 640 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 380 920 700 900 1300 600 1760 620 2280 550 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 N 780 820J 360 NJ 360 1600J
preplace netloc rst_design_1_10M_interconnect_aresetn 1 1 5 400 560 700J 240 1180 40 NJ 40 2280J
preplace netloc rst_design_1_10M_peripheral_aresetn 1 1 4 N 800 740 920 1320 740 1600J
preplace netloc sound_rx_common_0_test_out1 1 4 3 NJ 260 2260J 220 NJ
preplace netloc spi_receiver_0_command 1 2 4 740 280 1220 80 NJ 80 2180
preplace netloc spi_receiver_0_data 1 2 4 760 300 1240 100 NJ 100 2200J
preplace netloc spi_receiver_0_data_ready 1 2 4 720 260 1200 60 NJ 60 2220
preplace netloc waterfall_sender_0_interrupt_out 1 3 3 1240 580 1620J 360 NJ
preplace netloc waterfall_sender_1_interrupt_out 1 3 1 1220 680n
preplace netloc wf_proc_0_start_out 1 2 1 N 500
preplace netloc wf_proc_1_start_out 1 2 4 840 340 1280J 320 NJ 320 N
preplace netloc xlconcat_0_dout 1 4 1 1680 560n
preplace netloc xlconstant_0_dout 1 2 1 820J 820n
preplace netloc xlconstant_1_dout 1 2 1 NJ 1060
preplace netloc axi_mem_intercon_1_M00_AXI 1 4 1 1660 440n
preplace netloc axi_mem_intercon_1_M01_AXI 1 4 1 1700 460n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 N 420
preplace netloc processing_system7_0_DDR 1 5 2 NJ 440 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 NJ 520 NJ
preplace netloc processing_system7_0_SPI_0 1 5 1 2240 60n
preplace netloc sound_rx_common_0_snd_axis 1 4 1 1720 220n
preplace netloc sound_sender_0_m_axi_out_bus 1 4 1 1640 520n
preplace netloc waterfall_sender_0_m_axi_out_bus 1 3 1 N 800
preplace netloc waterfall_sender_1_m_axi_out_bus 1 3 1 N 1020
preplace netloc wf_proc_0_wf_axis 1 2 1 N 420
preplace netloc wf_proc_1_wf_axis 1 2 1 780 620n
levelinfo -pg 1 0 190 550 1010 1460 1970 2400 2530
pagesize -pg 1 -db -bbox -sgen -130 0 2640 1200
",
   "No Loops_ScaleFactor":"0.78607",
   "No Loops_TopLeft":"-10,55",
   "PinnedBlocks":"/processing_system7_0|/spi_receiver_0|/sound_rx_common_0|",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/processing_system7_0_FCLK_CLK0:true|/interrupt_out:true|/rst_design_1_10M_interconnect_aresetn:true|/waterfall_sender_0_interrupt_out:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_1_interrupt_out:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2100 -y 180 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2100 -y 360 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 6 -x 2100 -y 1090 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 6 -x 2100 -y 520 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0:w -x 0 -y 120 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1450 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 45 39 40 41 42 43 44 52 46 47 48 49 50 51 59 53 54 55 56 57 58 38 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 181 180} -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 180R -pinY SPI_0 240R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY S_AXI_HP1_FIFO_CTRL 40L -pinY S_AXI_HP2_FIFO_CTRL 60L -pinY S_AXI_HP0 0L -pinY S_AXI_HP1 120L -pinY S_AXI_HP2 380L -pinY S_AXI_HP0_ACLK 400L -pinY S_AXI_HP1_ACLK 420L -pinY S_AXI_HP2_ACLK 440L -pinBusY IRQ_F2P 460L -pinY FCLK_CLK0 460R -pinY FCLK_RESET0_N 440R
preplace inst rst_design_1_10M -pg 1 -lvl 5 -x 1850 -y 600 -swap {0 1 2 3 4 6 7 8 5 9} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 0R -pinBusY peripheral_aresetn 80R
preplace inst spi_receiver_0 -pg 1 -lvl 5 -x 1850 -y 420 -swap {0 1 2 3 4 5 6 8 9 7} -defaultsOSRD -pinY spi_s 0L -pinY resn_i 20L -pinY clk_main 40L -pinY data_ready 20R -pinBusY command 40R -pinBusY data 0R
preplace inst sound_sender_0 -pg 1 -lvl 2 -x 650 -y 60 -defaultsOSRD -pinY in_bus 60L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 120L -pinY ap_rst_n 140L -pinY interrupt_out 140R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1040 -y 1060 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY In2 40L -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 300 -y 1060 -defaultsOSRD -pinBusY dout 0R
preplace inst waterfall_sender_0 -pg 1 -lvl 2 -x 650 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 50 49 52 53} -defaultsOSRD -pinY in_bus 20L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 100L -pinY ap_rst_n 60L -pinY start_send 40L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst wf_proc_1 -pg 1 -lvl 1 -x 300 -y 540 -swap {0 1 2 3 4 5 7 6 8 9} -defaultsOSRD -pinY wf_axis 20R -pinBusY adc_data 0L -pinY resn_i 20L -pinY in_aclk 40L -pinY data_ready_i 80L -pinBusY command_i 60L -pinBusY data_i 100L -pinY start_out 60R
preplace inst waterfall_sender_1 -pg 1 -lvl 2 -x 650 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 49 50 52 53} -defaultsOSRD -pinY in_bus 0L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 60L -pinY ap_rst_n 20L -pinY start_send 40L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 300 -y 1160 -defaultsOSRD -pinBusY dout 0R
preplace inst axi_mem_intercon_2 -pg 1 -lvl 3 -x 1040 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst wf_proc_0 -pg 1 -lvl 1 -x 300 -y 320 -swap {0 1 2 3 8 7 5 6 4 9} -defaultsOSRD -pinY wf_axis 0R -pinBusY adc_data 0L -pinY resn_i 100L -pinY in_aclk 80L -pinY data_ready_i 40L -pinBusY command_i 60L -pinBusY data_i 20L -pinY start_out 20R
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -x 1040 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1040 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 41 45 42 46 43} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 120R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst sound_rx_common_0 -pg 1 -lvl 1 -x 300 -y 120 -swap {0 1 2 3 4 5 10 9 7 8 6} -defaultsOSRD -pinY snd_axis 0R -pinBusY adc_data 0L -pinY resn_i 100L -pinY in_aclk 80L -pinY data_ready_i 40L -pinBusY command_i 60L -pinBusY data_i 20L
preplace netloc adc_sim_conv_0_sim_data_out 1 0 1 20 120n
preplace netloc interrupt_out 1 2 4 840 1160 1180J 1090 NJ 1090 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 100 800 460 800 880 800 1180 720 1680 520 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 1 N 620
preplace netloc rst_design_1_10M_interconnect_aresetn 1 0 6 120 760 NJ 760 NJ 760 NJ 760 1660J 540 2020
preplace netloc rst_design_1_10M_peripheral_aresetn 1 1 5 480 500 900 740 NJ 740 NJ 740 2020
preplace netloc spi_receiver_0_command 1 0 6 80 830 NJ 830 NJ 830 NJ 830 NJ 830 2040
preplace netloc spi_receiver_0_data 1 0 6 40 890 NJ 890 NJ 890 NJ 890 NJ 890 2080
preplace netloc spi_receiver_0_data_ready 1 0 6 60 860 NJ 860 NJ 860 NJ 860 NJ 860 2060
preplace netloc waterfall_sender_0_interrupt_out 1 2 1 860 420n
preplace netloc waterfall_sender_1_interrupt_out 1 2 1 820 680n
preplace netloc wf_proc_0_start_out 1 1 1 N 340
preplace netloc wf_proc_1_start_out 1 1 1 N 600
preplace netloc xlconcat_0_dout 1 3 1 1200 640n
preplace netloc xlconstant_0_dout 1 1 1 440 420n
preplace netloc xlconstant_1_dout 1 1 1 480 680n
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 N 300
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 N 560
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 180
preplace netloc processing_system7_0_DDR 1 4 2 NJ 180 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 NJ 360 NJ
preplace netloc processing_system7_0_SPI_0 1 4 1 N 420
preplace netloc sound_rx_common_0_snd_axis 1 1 1 N 120
preplace netloc sound_sender_0_m_axi_out_bus 1 2 1 NJ 60
preplace netloc waterfall_sender_0_m_axi_out_bus 1 2 1 NJ 300
preplace netloc waterfall_sender_1_m_axi_out_bus 1 2 1 N 560
preplace netloc wf_proc_0_wf_axis 1 1 1 N 320
preplace netloc wf_proc_1_wf_axis 1 1 1 N 560
levelinfo -pg 1 0 300 650 1040 1450 1850 2100
pagesize -pg 1 -db -bbox -sgen -130 0 2210 1220
",
   "Reduced Jogs_ScaleFactor":"0.544094",
   "Reduced Jogs_TopLeft":"-1090,-153",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1390 -y -30 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1390 -y -10 -defaultsOSRD
preplace port IIC_1_0 -pg 1 -lvl 6 -x 1390 -y 620 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 6 -x 1390 -y 1040 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 6 -x 1390 -y 260 -defaultsOSRD
preplace port port-id_adc_ovr_led_n -pg 1 -lvl 6 -x 1390 -y 100 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0 -x -750 -y 100 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 790 -y 610 -defaultsOSRD
preplace inst rst_design_1_10M -pg 1 -lvl 4 -x 790 -y 310 -defaultsOSRD -resize 268 140
preplace inst spi_receiver_0 -pg 1 -lvl 5 -x 1210 -y 540 -swap {0 1 2 3 4 6 5 9 7 8} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 300 -y 890 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x -130 -y 930 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -x -130 -y 830 -defaultsOSRD
preplace inst axi_mem_intercon_2 -pg 1 -lvl 3 -x 300 -y 430 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -x 300 -y 680 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 300 -y 210 -defaultsOSRD
preplace inst adc_ovr_detect_0 -pg 1 -lvl 1 -x -530 -y 100 -defaultsOSRD
preplace inst sound_sender_0 -pg 1 -lvl 2 -x -130 -y 280 -defaultsOSRD
preplace inst waterfall_sender_0 -pg 1 -lvl 2 -x -130 -y 660 -defaultsOSRD
preplace inst waterfall_sender_1 -pg 1 -lvl 2 -x -130 -y 440 -defaultsOSRD
preplace inst wf_proc_0 -pg 1 -lvl 1 -x -530 -y 720 -defaultsOSRD
preplace inst wf_proc_1 -pg 1 -lvl 1 -x -530 -y 510 -defaultsOSRD
preplace inst sound_rx_common_0 -pg 1 -lvl 1 -x -530 -y 270 -defaultsOSRD
preplace netloc adc_ovr_detect_0_led_n 1 1 5 -390 90 N 90 N 90 N 90 1350
preplace netloc adc_sim_conv_0_sim_data_out 1 0 1 -720J 100n
preplace netloc interrupt_out 1 2 4 130 810 N 810 N 810 1370
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 -670 20 -340 80 160 80 580 210 1020 260 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 3 2 590 220 990
preplace netloc rst_design_1_10M_peripheral_aresetn 1 0 5 -680 10 -330 190 150 560 440 760 1010
preplace netloc spi_receiver_0_command 1 0 6 -700 380 -310 540 60 970 N 970 N 970 1360
preplace netloc spi_receiver_0_data 1 0 6 -690 400 -390 760 80 800 N 800 N 800 1350
preplace netloc spi_receiver_0_data_ready 1 0 6 -710 390 -370 550 N 550 440 460 N 460 1340
preplace netloc waterfall_sender_0_interrupt_out 1 2 1 70 680n
preplace netloc waterfall_sender_1_interrupt_out 1 2 1 90 460n
preplace netloc wf_proc_0_start_out 1 1 1 -310 680n
preplace netloc wf_proc_1_start_out 1 1 1 -320 460n
preplace netloc xlconcat_0_dout 1 3 1 480 700n
preplace netloc xlconstant_0_dout 1 1 2 -300 770 40
preplace netloc xlconstant_1_dout 1 1 2 -300 560 50
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 460 600n
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 450 430n
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 460 210n
preplace netloc processing_system7_0_DDR 1 4 2 1000 -30 N
preplace netloc processing_system7_0_FIXED_IO 1 4 2 1030 -10 N
preplace netloc processing_system7_0_IIC_1 1 4 2 NJ 620 NJ
preplace netloc processing_system7_0_SPI_0 1 4 1 1040 520n
preplace netloc sound_rx_common_0_snd_axis 1 1 1 -390 260n
preplace netloc sound_sender_0_m_axi_out_bus 1 2 1 100 150n
preplace netloc waterfall_sender_0_m_axi_out_bus 1 2 1 140 620n
preplace netloc waterfall_sender_1_m_axi_out_bus 1 2 1 50 370n
preplace netloc wf_proc_0_wf_axis 1 1 1 -320 620n
preplace netloc wf_proc_1_wf_axis 1 1 1 -380 400n
levelinfo -pg 1 -750 -530 -130 300 790 1210 1390
pagesize -pg 1 -db -bbox -sgen -980 -580 3030 1250
",
   "my_v1_DefaultLayers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|/rst_design_1_10M_interconnect_aresetn:true|/interrupt_out:true|/waterfall_sender_1_interrupt_out:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_0_interrupt_out:true|",
   "my_v1_DefaultScaleFactor":"0.462108",
   "my_v1_DefaultTopLeft":"232,71",
   "my_v1_ExpandedHierarchyInLayout":"",
   "my_v1_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|/rst_design_1_10M_interconnect_aresetn:true|/interrupt_out:true|/waterfall_sender_1_interrupt_out:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_0_interrupt_out:true|",
   "my_v1_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 3050 -y 420 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 3050 -y 450 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 7 -x 3050 -y 260 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 7 -x 3050 -y 480 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0:w -x -230 -y 80 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 2480 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 52 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 23 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 20R -pinDir SPI_0 right -pinY SPI_0 100R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir S_AXI_HP1_FIFO_CTRL right -pinY S_AXI_HP1_FIFO_CTRL 80R -pinDir S_AXI_HP2_FIFO_CTRL right -pinY S_AXI_HP2_FIFO_CTRL 40R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir S_AXI_HP1 left -pinY S_AXI_HP1 20L -pinDir S_AXI_HP2 left -pinY S_AXI_HP2 40L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 60L -pinDir S_AXI_HP1_ACLK left -pinY S_AXI_HP1_ACLK 80L -pinDir S_AXI_HP2_ACLK left -pinY S_AXI_HP2_ACLK 100L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 120L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 120R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 140L
preplace inst rst_design_1_10M -pg 1 -lvl 1 -x 190 -y 490 -swap {0 9 2 3 4 1 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 120R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst spi_receiver_0 -pg 1 -lvl 6 -x 2860 -y 800 -swap {0 1 2 3 4 9 5 8 6 7} -defaultsOSRD -pinDir spi_s left -pinY spi_s 0L -pinDir resn_i left -pinY resn_i 160L -pinDir clk_main left -pinY clk_main 20L -pinDir data_ready left -pinY data_ready 140L -pinBusDir command left -pinBusY command 80L -pinBusDir data left -pinBusY data 120L
preplace inst sound_sender_0 -pg 1 -lvl 3 -x 1600 -y 80 -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 0R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 60L -pinDir ap_rst_n left -pinY ap_rst_n 80L -pinDir interrupt_out right -pinY interrupt_out 80R
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 2050 -y 890 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 20L -pinBusDir In2 left -pinBusY In2 40L -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1600 -y 290 -defaultsOSRD -pinBusDir dout left -pinBusY dout 0L
preplace inst waterfall_sender_0 -pg 1 -lvl 3 -x 1600 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 50 52 51 49 53} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 0R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 80L -pinDir start_send left -pinY start_send 60L -pinDir module_idx left -pinY module_idx 20L -pinDir interrupt_out right -pinY interrupt_out 40R
preplace inst wf_proc_1 -pg 1 -lvl 2 -x 740 -y 650 -swap {0 1 2 3 5 4 9 7 8 6} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 80R -pinBusDir command_i right -pinBusY command_i 40R -pinBusDir data_i right -pinBusY data_i 60R -pinDir start_out right -pinY start_out 20R
preplace inst waterfall_sender_1 -pg 1 -lvl 3 -x 1600 -y 650 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52 53} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 0R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst_n left -pinY ap_rst_n 60L -pinDir start_send left -pinY start_send 40L -pinDir module_idx left -pinY module_idx 80L -pinDir interrupt_out right -pinY interrupt_out 40R
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 1600 -y 840 -defaultsOSRD -pinBusDir dout left -pinBusY dout 0L
preplace inst axi_mem_intercon_2 -pg 1 -lvl 4 -x 2050 -y 650 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst wf_proc_0 -pg 1 -lvl 2 -x 740 -y 420 -swap {0 1 2 3 5 4 9 7 8 6} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 80R -pinBusDir command_i right -pinBusY command_i 40R -pinBusDir data_i right -pinBusY data_i 60R -pinDir start_out right -pinY start_out 20R
preplace inst axi_mem_intercon_1 -pg 1 -lvl 4 -x 2050 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 2050 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 44 42 45 43 46} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst sound_rx_common_0 -pg 1 -lvl 2 -x 740 -y 80 -swap {0 1 2 3 4 5 7 6 10 8 9} -defaultsOSRD -pinDir snd_axis right -pinY snd_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 60R -pinBusDir command_i right -pinBusY command_i 20R -pinBusDir data_i right -pinBusY data_i 40R
preplace netloc adc_sim_conv_0_sim_data_out 1 0 2 N 80 420
preplace netloc interrupt_out 1 3 4 1790 340 2190J 260 NJ 260 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 440 20 1010 20 1850 320 2210 360 2730 480 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 360 1180 NJ 1180 NJ 1180 2270J
preplace netloc rst_design_1_10M_interconnect_aresetn 1 1 5 400 1220 NJ 1220 N 1220 NJ 1220 2750J
preplace netloc rst_design_1_10M_peripheral_aresetn 1 1 3 380 990 970 990 1830
preplace netloc spi_receiver_0_command 1 2 4 910 1040 N 1040 NJ 1040 2690J
preplace netloc spi_receiver_0_data 1 2 4 950 1100 NJ 1100 NJ 1100 2710J
preplace netloc spi_receiver_0_data_ready 1 2 4 890 1140 N 1140 NJ 1140 2730J
preplace netloc waterfall_sender_0_interrupt_out 1 3 1 1810 460n
preplace netloc waterfall_sender_1_interrupt_out 1 3 1 1770 690n
preplace netloc wf_proc_0_start_out 1 2 1 990 440n
preplace netloc wf_proc_1_start_out 1 2 1 930 670n
preplace netloc xlconcat_0_dout 1 4 1 2250 540n
preplace netloc xlconstant_0_dout 1 2 1 1030 290n
preplace netloc xlconstant_1_dout 1 2 1 1030 730n
preplace netloc axi_mem_intercon_1_M00_AXI 1 4 1 2190 420n
preplace netloc axi_mem_intercon_1_M01_AXI 1 4 1 2230 460n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 2230 80n
preplace netloc processing_system7_0_DDR 1 5 2 NJ 420 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 2750J 450 NJ
preplace netloc processing_system7_0_SPI_0 1 5 1 2690 520n
preplace netloc sound_rx_common_0_snd_axis 1 2 1 N 80
preplace netloc sound_sender_0_m_axi_out_bus 1 3 1 NJ 80
preplace netloc waterfall_sender_0_m_axi_out_bus 1 3 1 NJ 420
preplace netloc waterfall_sender_1_m_axi_out_bus 1 3 1 N 650
preplace netloc wf_proc_0_wf_axis 1 2 1 N 420
preplace netloc wf_proc_1_wf_axis 1 2 1 N 650
levelinfo -pg 1 -230 190 740 1600 2050 2480 2860 3050
pagesize -pg 1 -db -bbox -sgen -360 -420 3160 1510
",
   "my_v1_Layout_Default":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2950 -y 420 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2950 -y 450 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 7 -x 2950 -y -20 -defaultsOSRD
preplace port port-id_test_out1 -pg 1 -lvl 7 -x 2950 -y 340 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 7 -x 2950 -y 480 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0 -x -140 -y 90 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 2400 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 23 17 18 19 20 21 22 52 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 16 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 137 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 98 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 40R -pinDir SPI_0 right -pinY SPI_0 100R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir S_AXI_HP1_FIFO_CTRL right -pinY S_AXI_HP1_FIFO_CTRL 80R -pinDir S_AXI_HP2_FIFO_CTRL right -pinY S_AXI_HP2_FIFO_CTRL 20R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir S_AXI_HP1 left -pinY S_AXI_HP1 40L -pinDir S_AXI_HP2 left -pinY S_AXI_HP2 20L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 60L -pinDir S_AXI_HP1_ACLK left -pinY S_AXI_HP1_ACLK 80L -pinDir S_AXI_HP2_ACLK left -pinY S_AXI_HP2_ACLK 100L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 120L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 120R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 140L
preplace inst rst_design_1_10M -pg 1 -lvl 1 -x 220 -y 490 -swap {0 9 2 3 4 1 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 120R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1830 -y -220 -swap {2 4 5 0 3 1} -defaultsOSRD -pinDir clk left -pinY clk 60L -pinBusDir probe0 left -pinBusY probe0 100L -pinBusDir probe1 left -pinBusY probe1 120L -pinBusDir probe2 left -pinBusY probe2 20L -pinBusDir probe3 left -pinBusY probe3 80L -pinBusDir probe4 left -pinBusY probe4 40L
preplace inst spi_receiver_0 -pg 1 -lvl 6 -x 2790 -y 800 -swap {0 1 2 3 4 9 5 8 6 7} -defaultsOSRD -pinDir spi_s left -pinY spi_s 0L -pinDir resn_i left -pinY resn_i 160L -pinDir clk_main left -pinY clk_main 20L -pinDir data_ready left -pinY data_ready 140L -pinBusDir command left -pinBusY command 80L -pinBusDir data left -pinBusY data 120L
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1830 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 44 42 45 43 46} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 120R -pinDir ACLK left -pinY ACLK 60L -pinDir ARESETN left -pinY ARESETN 140L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 160L -pinDir M00_ACLK left -pinY M00_ACLK 100L -pinDir M00_ARESETN left -pinY M00_ARESETN 180L
preplace inst sound_sender_0 -pg 1 -lvl 3 -x 1220 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 0R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 80L -pinDir ap_rst_n left -pinY ap_rst_n 60L -pinDir interrupt_out right -pinY interrupt_out 80R
preplace inst axi_mem_intercon_1 -pg 1 -lvl 4 -x 1830 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 40R -pinDir ACLK left -pinY ACLK 40L -pinDir ARESETN left -pinY ARESETN 160L -pinDir S00_ACLK left -pinY S00_ACLK 60L -pinDir S00_ARESETN left -pinY S00_ARESETN 180L -pinDir M00_ACLK left -pinY M00_ACLK 80L -pinDir M00_ARESETN left -pinY M00_ARESETN 200L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1830 -y 1050 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 20L -pinBusDir In2 left -pinBusY In2 40L -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1220 -y 580 -defaultsOSRD -pinBusDir dout left -pinBusY dout 0L
preplace inst waterfall_sender_0 -pg 1 -lvl 3 -x 1220 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 50 49 52 53} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 20R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 40R -pinDir ap_clk left -pinY ap_clk 60L -pinDir ap_rst_n left -pinY ap_rst_n 40L -pinDir start_send left -pinY start_send 20L -pinDir module_idx left -pinY module_idx 80L -pinDir interrupt_out right -pinY interrupt_out 60R
preplace inst wf_proc_0 -pg 1 -lvl 2 -x 620 -y 370 -swap {0 1 2 3 5 4 9 7 8 6} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 160R -pinBusDir command_i right -pinBusY command_i 120R -pinBusDir data_i right -pinBusY data_i 140R -pinDir start_out right -pinY start_out 80R
preplace inst wf_proc_1 -pg 1 -lvl 2 -x 620 -y 750 -swap {0 1 2 3 5 4 9 7 8 6} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 80R -pinBusDir command_i right -pinBusY command_i 40R -pinBusDir data_i right -pinBusY data_i 60R -pinDir start_out right -pinY start_out 20R
preplace inst waterfall_sender_1 -pg 1 -lvl 3 -x 1220 -y 750 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 50 49 51 52 53} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 0R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 20L -pinDir start_send left -pinY start_send 60L -pinDir module_idx left -pinY module_idx 80L -pinDir interrupt_out right -pinY interrupt_out 40R
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 1220 -y 930 -defaultsOSRD -pinBusDir dout left -pinBusY dout 0L
preplace inst axi_mem_intercon_2 -pg 1 -lvl 4 -x 1830 -y 750 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst sound_rx_common_0 -pg 1 -lvl 2 -x 620 -y 80 -swap {0 1 2 3 4 5 7 6 12 10 11 9 8} -defaultsOSRD -pinDir snd_axis right -pinY snd_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 100R -pinBusDir command_i right -pinBusY command_i 60R -pinBusDir data_i right -pinBusY data_i 80R -pinDir test_out1 right -pinY test_out1 40R -pinDir test_out_cic1 right -pinY test_out_cic1 20R
preplace netloc adc_sim_conv_0_sim_data_out 1 0 4 N 90 450 -180 NJ -180 NJ
preplace netloc interrupt_out 1 3 4 1510 -20 NJ -20 NJ -20 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 470 610 910 20 1530 360 2030 360 2670 480 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 390J 1340 NJ 1340 NJ 1340 2030J
preplace netloc rst_design_1_10M_interconnect_aresetn 1 1 5 430 1400 NJ 1400 N 1400 NJ 1400 2670J
preplace netloc rst_design_1_10M_peripheral_aresetn 1 1 3 410J 1150 870 1150 1490
preplace netloc sound_rx_common_0_test_out1 1 2 5 890 320 1430J 980 1970J 340 NJ 340 NJ
preplace netloc spi_receiver_0_command 1 2 4 830 1210 1410 1210 NJ 1210 2610J
preplace netloc spi_receiver_0_data 1 2 4 790 1250 NJ 1250 NJ 1250 2630J
preplace netloc spi_receiver_0_data_ready 1 2 4 770 1300 1470 1300 NJ 1300 2650J
preplace netloc waterfall_sender_0_interrupt_out 1 3 1 1450 -140n
preplace netloc waterfall_sender_1_interrupt_out 1 3 1 1390 790n
preplace netloc wf_proc_0_start_out 1 2 1 810 420n
preplace netloc wf_proc_1_start_out 1 2 2 850 -200 NJ
preplace netloc xlconcat_0_dout 1 4 1 2010 540n
preplace netloc xlconstant_0_dout 1 2 1 930 480n
preplace netloc xlconstant_1_dout 1 2 1 930 830n
preplace netloc axi_mem_intercon_1_M00_AXI 1 4 1 N 460
preplace netloc axi_mem_intercon_1_M01_AXI 1 4 1 1990 440n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1990 200n
preplace netloc processing_system7_0_DDR 1 5 2 NJ 420 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 2610J 450 NJ
preplace netloc processing_system7_0_SPI_0 1 5 1 2610 520n
preplace netloc sound_rx_common_0_snd_axis 1 2 1 N 80
preplace netloc sound_sender_0_m_axi_out_bus 1 3 1 N 80
preplace netloc waterfall_sender_0_m_axi_out_bus 1 3 1 N 420
preplace netloc waterfall_sender_1_m_axi_out_bus 1 3 1 N 750
preplace netloc wf_proc_0_wf_axis 1 2 1 810 370n
preplace netloc wf_proc_1_wf_axis 1 2 1 N 750
levelinfo -pg 1 -140 220 620 1220 1830 2400 2790 2950
pagesize -pg 1 -db -bbox -sgen -270 -320 3060 1510
",
   "my_v1_ScaleFactor":"0.44194",
   "my_v1_TopLeft":"-396,-242",
   "my_v2_DefaultLayers":"/processing_system7_0_FCLK_CLK0:true|/interrupt_out:true|/rst_design_1_10M_interconnect_aresetn:true|/waterfall_sender_0_interrupt_out:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_1_interrupt_out:true|",
   "my_v2_DefaultScaleFactor":"0.544094",
   "my_v2_DefaultTopLeft":"-1090,-153",
   "my_v2_ExpandedHierarchyInLayout":"",
   "my_v2_Layers":"/processing_system7_0_FCLK_CLK0:true|/interrupt_out:true|/rst_design_1_10M_interconnect_aresetn:true|/waterfall_sender_0_interrupt_out:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_1_interrupt_out:true|",
   "my_v2_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2850 -y 180 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2850 -y 360 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 6 -x 2850 -y 1160 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 6 -x 2850 -y 520 -defaultsOSRD
preplace port port-id_adc_ovr_led_n -pg 1 -lvl 6 -x 2850 -y -80 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0:w -x 0 -y 120 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 2115 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 52 46 47 48 49 50 51 59 53 54 55 56 57 58 45 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181} -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 180R -pinY SPI_0 240R -pinY S_AXI_HP0_FIFO_CTRL 0L -pinY S_AXI_HP1_FIFO_CTRL 40L -pinY S_AXI_HP2_FIFO_CTRL 60L -pinY S_AXI_HP0 20L -pinY S_AXI_HP1 120L -pinY S_AXI_HP2 380L -pinY S_AXI_HP0_ACLK 400L -pinY S_AXI_HP1_ACLK 420L -pinY S_AXI_HP2_ACLK 440L -pinBusY IRQ_F2P 460L -pinY FCLK_CLK0 440R -pinY FCLK_RESET0_N 460R
preplace inst rst_design_1_10M -pg 1 -lvl 5 -x 2575 -y 600 -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst spi_receiver_0 -pg 1 -lvl 5 -x 2575 -y 420 -swap {0 1 2 3 4 5 6 8 9 7} -defaultsOSRD -pinY spi_s 0L -pinY resn_i 20L -pinY clk_main 40L -pinY data_ready 20R -pinBusY command 40R -pinBusY data 0R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1610 -y 1080 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY In2 40L -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 540 -y 1040 -defaultsOSRD -pinBusY dout 0R
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 540 -y 1160 -defaultsOSRD -pinBusY dout 0R
preplace inst axi_mem_intercon_2 -pg 1 -lvl 3 -x 1610 -y 580 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -x 1610 -y 320 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1610 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 41 45 42 46 43} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 120R -pinY ACLK 120L -pinY ARESETN 20L -pinY S00_ACLK 140L -pinY S00_ARESETN 40L -pinY M00_ACLK 160L -pinY M00_ARESETN 100L
preplace inst adc_ovr_detect_0 -pg 1 -lvl 1 -x 540 -y -80 -swap {2 0 1 3} -defaultsOSRD -pinY clk_main 40L -pinY rst_n 0L -pinBusY adc_data_in 20L -pinY led_n 0R
preplace inst wf_proc_0 -pg 1 -lvl 1 -x 540 -y 320 -swap {0 1 2 3 8 7 5 6 4 9} -defaultsOSRD -pinY wf_axis 0R -pinBusY adc_data 0L -pinY resn_i 100L -pinY in_aclk 80L -pinY data_ready_i 40L -pinBusY command_i 60L -pinBusY data_i 20L -pinY start_out 20R
preplace inst wf_proc_1 -pg 1 -lvl 1 -x 540 -y 540 -swap {0 1 2 4 3 5 7 6 8 9} -defaultsOSRD -pinY wf_axis 20R -pinBusY adc_data 20L -pinY resn_i 0L -pinY in_aclk 40L -pinY data_ready_i 80L -pinBusY command_i 60L -pinBusY data_i 100L -pinY start_out 60R
preplace inst sound_rx_common_0 -pg 1 -lvl 1 -x 540 -y 120 -swap {0 1 2 3 4 5 6 7 9 10 8} -defaultsOSRD -pinY snd_axis 0R -pinBusY adc_data 0L -pinY resn_i 20L -pinY in_aclk 40L -pinY data_ready_i 80L -pinBusY command_i 100L -pinBusY data_i 60L
preplace inst sound_sender_0 -pg 1 -lvl 2 -x 1030 -y -40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52} -defaultsOSRD -pinY in_bus 60L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 140L -pinY ap_rst_n 120L -pinY interrupt_out 140R
preplace inst waterfall_sender_0 -pg 1 -lvl 2 -x 1030 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 49 50 52 53} -defaultsOSRD -pinY in_bus 20L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 100L -pinY ap_rst_n 40L -pinY start_send 60L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst waterfall_sender_1 -pg 1 -lvl 2 -x 1030 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 49 50 52 53} -defaultsOSRD -pinY in_bus 0L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 60L -pinY ap_rst_n 20L -pinY start_send 40L -pinY module_idx 120L -pinY interrupt_out 120R
preplace netloc adc_ovr_detect_0_led_n 1 1 5 680J -120 1360J -80 NJ -80 NJ -80 NJ
preplace netloc adc_sim_conv_0_sim_data_out 1 0 1 20 -60n
preplace netloc interrupt_out 1 2 4 1300 1180 NJ 1180 2350J 1160 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 80 830 740 830 1360 840 1770 830 2330 520 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 1 N 620
preplace netloc rst_design_1_10M_peripheral_aresetn 1 0 6 60 -140 720 -100 1340 760 1790J 740 2350J 740 2750
preplace netloc spi_receiver_0_command 1 0 6 120 920 NJ 920 1260J 930 NJ 930 2330J 920 2770
preplace netloc spi_receiver_0_data 1 0 6 40 960 NJ 960 1200J 970 NJ 970 2370J 960 2810
preplace netloc spi_receiver_0_data_ready 1 0 6 100 940 NJ 940 1240J 950 NJ 950 2350J 940 2790
preplace netloc waterfall_sender_0_interrupt_out 1 2 1 1280 320n
preplace netloc waterfall_sender_1_interrupt_out 1 2 1 1220 540n
preplace netloc wf_proc_0_start_out 1 1 1 700 260n
preplace netloc wf_proc_1_start_out 1 1 1 800 460n
preplace netloc xlconcat_0_dout 1 3 1 1810 620n
preplace netloc xlconstant_0_dout 1 1 1 780 320n
preplace netloc xlconstant_1_dout 1 1 1 820 540n
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 1750 280n
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 1750 540n
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 180
preplace netloc processing_system7_0_DDR 1 4 2 2350J 180 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 2350J 360 NJ
preplace netloc processing_system7_0_SPI_0 1 4 1 2350 400n
preplace netloc sound_rx_common_0_snd_axis 1 1 1 680 20n
preplace netloc sound_sender_0_m_axi_out_bus 1 2 1 1360J -40n
preplace netloc waterfall_sender_0_m_axi_out_bus 1 2 1 1320J 200n
preplace netloc waterfall_sender_1_m_axi_out_bus 1 2 1 1320 420n
preplace netloc wf_proc_0_wf_axis 1 1 1 680 220n
preplace netloc wf_proc_1_wf_axis 1 1 1 760 420n
levelinfo -pg 1 0 540 1030 1610 2115 2575 2850
pagesize -pg 1 -db -bbox -sgen -130 -150 2990 1350
",
   "my_v2_Layout_Default":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2120 -y 180 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2120 -y 360 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 6 -x 2120 -y 1160 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 6 -x 2120 -y 520 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0:w -x 0 -y 120 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1450 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 45 39 40 41 42 43 44 52 46 47 48 49 50 51 59 53 54 55 56 57 58 38 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 181 180} -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 180R -pinY SPI_0 240R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY S_AXI_HP1_FIFO_CTRL 40L -pinY S_AXI_HP2_FIFO_CTRL 60L -pinY S_AXI_HP0 0L -pinY S_AXI_HP1 120L -pinY S_AXI_HP2 380L -pinY S_AXI_HP0_ACLK 400L -pinY S_AXI_HP1_ACLK 420L -pinY S_AXI_HP2_ACLK 440L -pinBusY IRQ_F2P 460L -pinY FCLK_CLK0 460R -pinY FCLK_RESET0_N 440R
preplace inst rst_design_1_10M -pg 1 -lvl 5 -x 1850 -y 600 -swap {0 1 2 3 4 6 7 8 5 9} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 0R -pinBusY peripheral_aresetn 80R
preplace inst spi_receiver_0 -pg 1 -lvl 5 -x 1850 -y 420 -swap {0 1 2 3 4 5 6 8 9 7} -defaultsOSRD -pinY spi_s 0L -pinY resn_i 20L -pinY clk_main 40L -pinY data_ready 20R -pinBusY command 40R -pinBusY data 0R
preplace inst sound_sender_0 -pg 1 -lvl 2 -x 650 -y 60 -defaultsOSRD -pinY in_bus 60L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 120L -pinY ap_rst_n 140L -pinY interrupt_out 140R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1040 -y 1060 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY In2 40L -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 300 -y 1060 -defaultsOSRD -pinBusY dout 0R
preplace inst waterfall_sender_0 -pg 1 -lvl 2 -x 650 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 50 49 52 53} -defaultsOSRD -pinY in_bus 20L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 100L -pinY ap_rst_n 60L -pinY start_send 40L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst wf_proc_1 -pg 1 -lvl 1 -x 300 -y 540 -swap {0 1 2 3 4 5 7 6 8 9} -defaultsOSRD -pinY wf_axis 20R -pinBusY adc_data 0L -pinY resn_i 20L -pinY in_aclk 40L -pinY data_ready_i 80L -pinBusY command_i 60L -pinBusY data_i 100L -pinY start_out 60R
preplace inst waterfall_sender_1 -pg 1 -lvl 2 -x 650 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 49 50 52 53} -defaultsOSRD -pinY in_bus 0L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 60L -pinY ap_rst_n 20L -pinY start_send 40L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 300 -y 1160 -defaultsOSRD -pinBusY dout 0R
preplace inst axi_mem_intercon_2 -pg 1 -lvl 3 -x 1040 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst wf_proc_0 -pg 1 -lvl 1 -x 300 -y 320 -swap {0 1 2 3 8 7 5 6 4 9} -defaultsOSRD -pinY wf_axis 0R -pinBusY adc_data 0L -pinY resn_i 100L -pinY in_aclk 80L -pinY data_ready_i 40L -pinBusY command_i 60L -pinBusY data_i 20L -pinY start_out 20R
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -x 1040 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1040 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 41 45 42 46 43} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 120R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst sound_rx_common_0 -pg 1 -lvl 1 -x 300 -y 120 -swap {0 1 2 3 4 5 10 9 7 8 6} -defaultsOSRD -pinY snd_axis 0R -pinBusY adc_data 0L -pinY resn_i 100L -pinY in_aclk 80L -pinY data_ready_i 40L -pinBusY command_i 60L -pinBusY data_i 20L
preplace netloc adc_sim_conv_0_sim_data_out 1 0 1 20 120n
preplace netloc interrupt_out 1 2 4 840 1160 NJ 1160 NJ 1160 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 100 830 460 830 880 830 1180 830 1680 520 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 1 N 620
preplace netloc rst_design_1_10M_interconnect_aresetn 1 0 6 120 810 NJ 810 NJ 810 NJ 810 1660J 810 2040
preplace netloc rst_design_1_10M_peripheral_aresetn 1 1 5 480 -10 900 740 NJ 740 NJ 740 2020
preplace netloc spi_receiver_0_command 1 0 6 80 920 NJ 920 NJ 920 NJ 920 NJ 920 2060
preplace netloc spi_receiver_0_data 1 0 6 40 960 NJ 960 NJ 960 NJ 960 NJ 960 2100
preplace netloc spi_receiver_0_data_ready 1 0 6 60 940 NJ 940 NJ 940 NJ 940 NJ 940 2080
preplace netloc waterfall_sender_0_interrupt_out 1 2 1 860 420n
preplace netloc waterfall_sender_1_interrupt_out 1 2 1 820 680n
preplace netloc wf_proc_0_start_out 1 1 1 N 340
preplace netloc wf_proc_1_start_out 1 1 1 N 600
preplace netloc xlconcat_0_dout 1 3 1 1200 640n
preplace netloc xlconstant_0_dout 1 1 1 440 420n
preplace netloc xlconstant_1_dout 1 1 1 480 680n
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 N 300
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 N 560
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 180
preplace netloc processing_system7_0_DDR 1 4 2 NJ 180 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 NJ 360 NJ
preplace netloc processing_system7_0_SPI_0 1 4 1 N 420
preplace netloc sound_rx_common_0_snd_axis 1 1 1 N 120
preplace netloc sound_sender_0_m_axi_out_bus 1 2 1 NJ 60
preplace netloc waterfall_sender_0_m_axi_out_bus 1 2 1 NJ 300
preplace netloc waterfall_sender_1_m_axi_out_bus 1 2 1 N 560
preplace netloc wf_proc_0_wf_axis 1 1 1 N 320
preplace netloc wf_proc_1_wf_axis 1 1 1 N 560
levelinfo -pg 1 0 300 650 1040 1450 1850 2120
pagesize -pg 1 -db -bbox -sgen -130 -20 2230 1220
",
   "my_v2_ScaleFactor":"0.556124",
   "my_v2_TopLeft":"-218,-327",
   "my_v3_ExpandedHierarchyInLayout":"",
   "my_v3_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2040 -y 270 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2040 -y 300 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 6 -x 2040 -y 1070 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 6 -x 2040 -y 590 -defaultsOSRD
preplace port port-id_adc_ovr_led_n -pg 1 -lvl 6 -x 2040 -y 70 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0:w -x 0 -y 70 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1390 -y 270 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 45 39 40 41 42 43 44 52 46 47 48 49 50 51 59 53 54 55 56 57 58 38 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 181 180} -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 30R -pinY SPI_0 220R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY S_AXI_HP1_FIFO_CTRL 40L -pinY S_AXI_HP2_FIFO_CTRL 60L -pinY S_AXI_HP0 0L -pinY S_AXI_HP1 100L -pinY S_AXI_HP2 320L -pinY S_AXI_HP0_ACLK 380L -pinY S_AXI_HP1_ACLK 400L -pinY S_AXI_HP2_ACLK 420L -pinBusY IRQ_F2P 440L -pinY FCLK_CLK0 420R -pinY FCLK_RESET0_N 400R
preplace inst rst_design_1_10M -pg 1 -lvl 5 -x 1790 -y 650 -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst spi_receiver_0 -pg 1 -lvl 5 -x 1790 -y 490 -swap {0 1 2 3 4 5 6 8 9 7} -defaultsOSRD -pinY spi_s 0L -pinY resn_i 20L -pinY clk_main 40L -pinY data_ready 20R -pinBusY command 40R -pinBusY data 0R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1020 -y 970 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY In2 40L -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 260 -y 960 -defaultsOSRD -pinBusY dout 0R
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 260 -y 1060 -defaultsOSRD -pinBusY dout 0R
preplace inst axi_mem_intercon_2 -pg 1 -lvl 3 -x 1020 -y 590 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 20L -pinY ARESETN 80L -pinY S00_ACLK 40L -pinY S00_ARESETN 100L -pinY M00_ACLK 60L -pinY M00_ARESETN 120L
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -x 1020 -y 370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 20L -pinY ARESETN 80L -pinY S00_ACLK 40L -pinY S00_ARESETN 100L -pinY M00_ACLK 60L -pinY M00_ARESETN 120L
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1020 -y 150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 44 42 45 43 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 120R -pinY ACLK 20L -pinY ARESETN 80L -pinY S00_ACLK 40L -pinY S00_ARESETN 100L -pinY M00_ACLK 60L -pinY M00_ARESETN 120L
preplace inst adc_ovr_detect_0 -pg 1 -lvl 1 -x 260 -y 70 -swap {2 1 0 3} -defaultsOSRD -pinY clk_main 40L -pinY rst_n 20L -pinBusY adc_data_in 0L -pinY led_n 0R
preplace inst sound_sender_0 -pg 1 -lvl 2 -x 630 -y 150 -defaultsOSRD -pinY in_bus 60L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 80L -pinY ap_rst_n 120L -pinY interrupt_out 120R
preplace inst waterfall_sender_0 -pg 1 -lvl 2 -x 630 -y 370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52 53} -defaultsOSRD -pinY in_bus 40L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 60L -pinY ap_rst_n 100L -pinY start_send 80L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst waterfall_sender_1 -pg 1 -lvl 2 -x 630 -y 590 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52 53} -defaultsOSRD -pinY in_bus 20L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 40L -pinY ap_rst_n 80L -pinY start_send 60L -pinY module_idx 140L -pinY interrupt_out 140R
preplace inst wf_proc_0 -pg 1 -lvl 1 -x 260 -y 410 -swap {0 1 2 3 5 4 7 8 6 9} -defaultsOSRD -pinY wf_axis 0R -pinBusY adc_data 0L -pinY resn_i 40L -pinY in_aclk 20L -pinY data_ready_i 80L -pinBusY command_i 100L -pinBusY data_i 60L -pinY start_out 40R
preplace inst wf_proc_1 -pg 1 -lvl 1 -x 260 -y 610 -swap {0 1 2 3 4 8 6 5 7 9} -defaultsOSRD -pinY wf_axis 0R -pinBusY adc_data 0L -pinY resn_i 20L -pinY in_aclk 100L -pinY data_ready_i 60L -pinBusY command_i 40L -pinBusY data_i 80L -pinY start_out 40R
preplace inst sound_rx_common_0 -pg 1 -lvl 1 -x 260 -y 210 -swap {0 1 2 3 4 5 7 6 9 10 8} -defaultsOSRD -pinY snd_axis 0R -pinBusY adc_data 0L -pinY resn_i 40L -pinY in_aclk 20L -pinY data_ready_i 80L -pinBusY command_i 100L -pinBusY data_i 60L
preplace netloc adc_ovr_detect_0_led_n 1 1 5 NJ 70 NJ 70 NJ 70 NJ 70 NJ
preplace netloc adc_sim_conv_0_sim_data_out 1 0 1 20 70n
preplace netloc interrupt_out 1 2 4 840 1070 NJ 1070 NJ 1070 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 80 770 420 790 820 790 1160 790 1620 590 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 1 N 670
preplace netloc rst_design_1_10M_peripheral_aresetn 1 0 6 40 880 440 880 880 880 NJ 880 1600J 880 1980
preplace netloc spi_receiver_0_command 1 0 6 120 810 NJ 810 NJ 810 NJ 810 NJ 810 1960
preplace netloc spi_receiver_0_data 1 0 6 60 850 NJ 850 NJ 850 NJ 850 NJ 850 2020
preplace netloc spi_receiver_0_data_ready 1 0 6 100 830 NJ 830 NJ 830 NJ 830 NJ 830 2000
preplace netloc waterfall_sender_0_interrupt_out 1 2 1 860 490n
preplace netloc waterfall_sender_1_interrupt_out 1 2 1 800 730n
preplace netloc wf_proc_0_start_out 1 1 1 N 450
preplace netloc wf_proc_1_start_out 1 1 1 N 650
preplace netloc xlconcat_0_dout 1 3 1 1180 710n
preplace netloc xlconstant_0_dout 1 1 1 400 490n
preplace netloc xlconstant_1_dout 1 1 1 460 730n
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 N 370
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 N 590
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 270
preplace netloc processing_system7_0_DDR 1 4 2 NJ 270 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 NJ 300 NJ
preplace netloc processing_system7_0_SPI_0 1 4 1 N 490
preplace netloc sound_rx_common_0_snd_axis 1 1 1 N 210
preplace netloc sound_sender_0_m_axi_out_bus 1 2 1 NJ 150
preplace netloc waterfall_sender_0_m_axi_out_bus 1 2 1 NJ 370
preplace netloc waterfall_sender_1_m_axi_out_bus 1 2 1 N 590
preplace netloc wf_proc_0_wf_axis 1 1 1 N 410
preplace netloc wf_proc_1_wf_axis 1 1 1 N 610
levelinfo -pg 1 0 260 630 1020 1390 1790 2040
pagesize -pg 1 -db -bbox -sgen -130 0 2180 1120
",
   "my_v3_ScaleFactor":"0.380725",
   "my_v3_TopLeft":"-305,-189"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_design_1()

cr_bd_design_1 ""
set_property REGISTERED_WITH_MANAGER "1" [get_files design_1.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files design_1.bd ] 

set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7z010clg400-1 -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "part" -value "xc7z010clg400-1" -objects $obj
set_property -name "incremental_checkpoint" -value "$proj_dir/websdr183.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7z010clg400-1 -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2022" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "part" -value "xc7z010clg400-1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
