<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>SBIR Phase II: Dual Magnetic Tunnel Junction (DMTJ) Materials and Structures for STT-RAM</AwardTitle>
    <AwardEffectiveDate>09/01/2009</AwardEffectiveDate>
    <AwardExpirationDate>08/31/2011</AwardExpirationDate>
    <AwardAmount>499904</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>07070000</Code>
      <Directorate>
        <LongName>Directorate For Engineering</LongName>
      </Directorate>
      <Division>
        <LongName>Div Of Industrial Innovation &amp; Partnersh</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Ben Schrag</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>This award is funded under the American Recovery and Reinvestment Act of 2009 (Public Law 111-5).&lt;br/&gt;&lt;br/&gt;This Small Business Innovative Research (SBIR) Phase II project will address material innovations required to successfully take spin-transfer torque (STT) switching phenomenon from a research environment to commercialization. The goal of this Phase II project is to deliver Dual Magnetic Tunnel Junction (DMTJ) technology at three progressively smaller technology nodes, and to develop a package of data on DMTJ devices, including materials structure, read and write performance, and reliability characteristics, that can be transferred to licensees for commercialization.&lt;br/&gt;&lt;br/&gt;The outcome of this project will be STT based Random Access memory (STT-RAM), a fast, high density, low power, nonvolatile universal memory solution that has the potential to displace mainstream semiconductor memories such as Static RAM, Dynamic RAM and Flash in both embedded and standalone memory markets, and create entirely new sectors in the semiconductor industry. Not only can STT-RAM replace each of these memories individually, but from a system perspective, STT-RAM offers the potential to revolutionize electronic system architectures in a way that can significantly reduce power, component count, area and cost, while dramatically improving system functionality and performance.</AbstractNarration>
    <MinAmdLetterDate>08/21/2009</MinAmdLetterDate>
    <MaxAmdLetterDate>03/04/2010</MaxAmdLetterDate>
    <ARRAAmount>499904</ARRAAmount>
    <AwardID>0924041</AwardID>
    <Investigator>
      <FirstName>Alexander</FirstName>
      <LastName>Driskill-Smith</LastName>
      <EmailAddress>alexander.driskill-smith@grandisinc.com</EmailAddress>
      <StartDate>08/21/2009</StartDate>
      <EndDate>03/04/2010</EndDate>
      <RoleCode>Former Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Steve</FirstName>
      <LastName>Watts</LastName>
      <EmailAddress>steve.watts@grandisinc.com</EmailAddress>
      <StartDate>03/04/2010</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>Grandis, Inc</Name>
      <CityName>Milpitas</CityName>
      <ZipCode>950352216</ZipCode>
      <PhoneNumber>4089452165</PhoneNumber>
      <StreetAddress>1123 Cadillac Ct</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>California</StateName>
      <StateCode>CA</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0308000</Code>
      <Name>Industrial Technology</Name>
    </FoaInformation>
  </Award>
</rootTag>
