#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar  9 14:20:34 2023
# Process ID: 10784
# Current directory: C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.runs/synth_1
# Command line: vivado.exe -log ArithmaticLogicUnit_32b.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ArithmaticLogicUnit_32b.tcl
# Log file: C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.runs/synth_1/ArithmaticLogicUnit_32b.vds
# Journal file: C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.runs/synth_1\vivado.jou
# Running On: LAPTOP-KCVDV3HC, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 21319 MB
#-----------------------------------------------------------
source ArithmaticLogicUnit_32b.tcl -notrace
Command: synth_design -top ArithmaticLogicUnit_32b -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24380
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'a_mux', assumed default net type 'wire' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:34]
INFO: [Synth 8-11241] undeclared symbol 'b_mux', assumed default net type 'wire' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:35]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 832.094 ; gain = 411.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ArithmaticLogicUnit_32b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2c_32b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/mux_2c_32b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2c_32b' (0#1) [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/mux_2c_32b.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_2c_32b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_2c_32b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:35]
INFO: [Synth 8-6157] synthesizing module 'CarryLookaheadAdder_32b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/CarryLookaheadAdder_32b.v:23]
INFO: [Synth 8-6157] synthesizing module 'CarryLookaheadAdder_16b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/CarryLookaheadAdder_16b.v:23]
INFO: [Synth 8-6157] synthesizing module 'CarryLookaheadUnit_4b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/CarryLookaheadUnit_4b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CarryLookaheadUnit_4b' (0#1) [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/CarryLookaheadUnit_4b.v:23]
INFO: [Synth 8-6157] synthesizing module 'CarryLookaheadAdder_4b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/CarryLookaheadAdder_4b.v:23]
INFO: [Synth 8-6157] synthesizing module 'FullAdder_1b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/FullAdder_1b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder_1b' (0#1) [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/FullAdder_1b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CarryLookaheadAdder_4b' (0#1) [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/CarryLookaheadAdder_4b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CarryLookaheadAdder_16b' (0#1) [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/CarryLookaheadAdder_16b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CarryLookaheadAdder_32b' (0#1) [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/CarryLookaheadAdder_32b.v:23]
WARNING: [Synth 8-689] width (1) of port connection 's' does not match port width (32) of module 'CarryLookaheadAdder_32b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:38]
INFO: [Synth 8-6157] synthesizing module 'mux_4c_32b' [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/mux_4c_32b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4c_32b' (0#1) [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/mux_4c_32b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ArithmaticLogicUnit_32b' (0#1) [C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.srcs/sources_1/new/ArithmaticLogicUnit_32b.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 923.082 ; gain = 502.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 923.082 ; gain = 502.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 923.082 ; gain = 502.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 923.082 ; gain = 502.867
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 65    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port a[31] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[7] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[6] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[5] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module ArithmaticLogicUnit_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module ArithmaticLogicUnit_32b is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1111.477 ; gain = 691.262
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1111.477 ; gain = 691.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1111.477 ; gain = 691.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.477 ; gain = 691.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.477 ; gain = 691.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.477 ; gain = 691.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.477 ; gain = 691.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.477 ; gain = 691.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.477 ; gain = 691.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    31|
|2     |LUT5 |     1|
|3     |LUT6 |     8|
|4     |IBUF |    37|
|5     |OBUF |    34|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   111|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.477 ; gain = 691.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.477 ; gain = 691.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.477 ; gain = 691.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1121.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1215.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 33a0f9f0
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1215.352 ; gain = 820.027
INFO: [Common 17-1381] The checkpoint 'C:/Users/no_kn/Documents/unh/coursework/ece583/vivado/lab2/lab2.runs/synth_1/ArithmaticLogicUnit_32b.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ArithmaticLogicUnit_32b_utilization_synth.rpt -pb ArithmaticLogicUnit_32b_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 14:21:04 2023...
