clk_hw_omap_ops	,	V_18
parent_name	,	V_25
parent	,	V_4
of_clk_add_provider	,	F_16
clk_register	,	F_14
"ti,bit-shift"	,	L_1
enable_reg	,	V_30
shift	,	V_12
of_ti_composite_interface_clk_setup	,	F_21
ti_clk_get_reg_addr	,	F_8
enable_bit	,	V_32
clk_init_data	,	V_20
clkhwops_am35xx_ipss_module_wait	,	V_46
omap_gate_clkdm_clk_ops	,	V_29
hw	,	V_28
INVERT_ENABLE	,	V_38
omap2_dflt_clk_enable	,	F_2
__clk_get_hw	,	F_3
u32	,	T_1
reg	,	V_11
of_clk_src_simple_get	,	V_39
orig_v	,	V_7
clk_divider	,	V_3
ret	,	V_8
val	,	V_26
init	,	V_21
parent_hw	,	V_5
clk	,	V_2
to_clk_divider	,	F_5
"ti,set-bit-to-disable"	,	L_4
clkhwops_omap3430es2_dss_usbhost_wait	,	V_47
node	,	V_15
_of_ti_composite_gate_clk_setup	,	F_18
clk_name	,	V_23
of_clk_get_parent_name	,	F_12
ops	,	V_17
hw_ops	,	V_19
of_ti_composite_gate_clk_setup	,	F_22
cleanup	,	V_31
__clk_get_parent	,	F_4
CLK_COMPONENT_TYPE_GATE	,	V_41
name	,	V_24
pr_err	,	F_11
of_clk_get_parent_count	,	F_10
GFP_KERNEL	,	V_27
clk_hw_omap	,	V_22
kfree	,	F_17
of_ti_clkdm_gate_clk_setup	,	F_23
flags	,	V_33
omap36xx_gate_clk_enable_with_hsdiv_restore	,	F_1
device_node	,	V_14
of_ti_dss_gate_clk_setup	,	F_28
of_property_read_u32	,	F_9
kzalloc	,	F_7
dummy_v	,	V_6
of_ti_gate_clk_setup	,	F_25
of_ti_composite_no_wait_gate_clk_setup	,	F_20
MEMMAP_ADDRESSING	,	V_34
"%s must have 1 parent\n"	,	L_2
clk_hw	,	V_1
of_ti_wait_gate_clk_setup	,	F_26
clkhwops_iclk_wait	,	V_42
"ti,set-rate-parent"	,	L_3
of_ti_am35xx_gate_clk_setup	,	F_27
of_ti_hsdiv_gate_clk_setup	,	F_24
ti_clk_ll_ops	,	V_9
omap_gate_clk_hsdiv_restore_ops	,	V_44
num_parents	,	V_36
clk_writel	,	V_13
clk_ops	,	V_16
parent_names	,	V_35
CLK_SET_RATE_PARENT	,	V_37
_of_ti_gate_clk_setup	,	F_6
clkhwops_wait	,	V_43
__init	,	T_2
of_property_read_bool	,	F_13
omap_gate_clk_ops	,	V_45
clk_readl	,	V_10
gate	,	V_40
IS_ERR	,	F_15
ti_clk_add_component	,	F_19
