add_test([=[AuxLibTests.ReadTspFile]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=AuxLibTests.ReadTspFile]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[AuxLibTests.ReadTspFile]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspTest.WesternSahara29Tsp]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspTest.WesternSahara29Tsp]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspTest.WesternSahara29Tsp]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspTest.Quatar194Tsp]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspTest.Quatar194Tsp]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspTest.Quatar194Tsp]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspTest.Djbuti38Tsp]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspTest.Djbuti38Tsp]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspTest.Djbuti38Tsp]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspTest.Luxemburg980Tsp]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspTest.Luxemburg980Tsp]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspTest.Luxemburg980Tsp]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspTest.Uruguay734Tsp]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspTest.Uruguay734Tsp]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspTest.Uruguay734Tsp]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspTest.Zimbabue929Tsp]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspTest.Zimbabue929Tsp]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspTest.Zimbabue929Tsp]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspTest.CircuitXQF131Tsp]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspTest.CircuitXQF131Tsp]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspTest.CircuitXQF131Tsp]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspTest.CircuitXQG237Tsp]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspTest.CircuitXQG237Tsp]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspTest.CircuitXQG237Tsp]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspTest.CircuitBCL380Tsp]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspTest.CircuitBCL380Tsp]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspTest.CircuitBCL380Tsp]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspTest.CircuitXQL662Tsp]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspTest.CircuitXQL662Tsp]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspTest.CircuitXQL662Tsp]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspEXACT.Quatar194EXACT]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspEXACT.Quatar194EXACT]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspEXACT.Quatar194EXACT]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspEXACT.Djbuti38EXACT]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspEXACT.Djbuti38EXACT]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspEXACT.Djbuti38EXACT]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspEXACT.Luxemburg980EXACT]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspEXACT.Luxemburg980EXACT]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspEXACT.Luxemburg980EXACT]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspEXACT.Uruguay734EXACT]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspEXACT.Uruguay734EXACT]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspEXACT.Uruguay734EXACT]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspEXACT.Zimbabue929EXACT]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspEXACT.Zimbabue929EXACT]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspEXACT.Zimbabue929EXACT]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspEXACT.CircuitXQF131EXACT]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspEXACT.CircuitXQF131EXACT]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspEXACT.CircuitXQF131EXACT]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspEXACT.CircuitXQG237EXACT]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspEXACT.CircuitXQG237EXACT]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspEXACT.CircuitXQG237EXACT]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspEXACT.CircuitBCL380EXACT]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspEXACT.CircuitBCL380EXACT]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspEXACT.CircuitBCL380EXACT]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
add_test([=[TspEXACT.CircuitXQL662EXACT]=]  /Users/marcelversiani/Programs/labTSP220609_1730/build/labTsptests [==[--gtest_filter=TspEXACT.CircuitXQL662EXACT]==] --gtest_also_run_disabled_tests)
set_tests_properties([=[TspEXACT.CircuitXQL662EXACT]=]  PROPERTIES WORKING_DIRECTORY /Users/marcelversiani/Programs/labTSP220609_1730/build SKIP_REGULAR_EXPRESSION [==[\[  SKIPPED \]]==])
set(  labTsptests_TESTS AuxLibTests.ReadTspFile TspTest.WesternSahara29Tsp TspTest.Quatar194Tsp TspTest.Djbuti38Tsp TspTest.Luxemburg980Tsp TspTest.Uruguay734Tsp TspTest.Zimbabue929Tsp TspTest.CircuitXQF131Tsp TspTest.CircuitXQG237Tsp TspTest.CircuitBCL380Tsp TspTest.CircuitXQL662Tsp TspEXACT.Quatar194EXACT TspEXACT.Djbuti38EXACT TspEXACT.Luxemburg980EXACT TspEXACT.Uruguay734EXACT TspEXACT.Zimbabue929EXACT TspEXACT.CircuitXQF131EXACT TspEXACT.CircuitXQG237EXACT TspEXACT.CircuitBCL380EXACT TspEXACT.CircuitXQL662EXACT)
