0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Roots (top modules): pll_v1 mcu_armcm3 colorbar_gen ahb_master emb_v1
sdram_to_RGB lvds_tx_v1 demo_sd_to_lcd por_v1_1 gbuf_v1_1
Sequential/Tristate device inference:
module/UDP/ent: colorbar_gen
Line(s):1-62 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
(1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/colorbar_gen.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
h_cnt             h_cnt__reg          FF      [10:0]     Y   Y  -  N  Y  N  N 
h_valid           h_valid__reg        FF        [-]      N   Y  -  N  Y  N  N 
v_cnt             v_cnt__reg          FF       [9:0]     Y   Y  -  N  Y  N  N 
v_valid           v_valid__reg        FF        [-]      N   Y  -  N  Y  N  N 
==============================================================================
Sequential/Tristate device inference:
module/UDP/ent: ahb_master
Line(s):1-528 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
(1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/ahb_master.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
addr_count        addr_count__reg     FF       [7:0]     Y   Y  -  N  Y  N  N 
ahb_cs            ahb_cs__reg         FF       [2:0]     Y   Y  -  N  Y  N  N 
ahb_ns            I94                Wire      [2:0]     Y   N  -  -  -  -  - 
ahm_error         ahm_error__reg      FF        [-]      N   Y  -  N  Y  N  N 
ahm_rdata_push    ahm_rdata_push__    FF        [-]      N   Y  -  N  Y  N  N  reg                                                         
ahm_rdata_r       ahm_rdata_r__reg    FF      [31:0]     Y   Y  -  N  Y  N  N 
ahm_xfer_done     ahm_xfer_done__r    FF        [-]      N   Y  -  N  Y  Y  Y  eg                                                          
burst_size        I97                Wire      [7:0]     Y   N  -  -  -  -  - 
dma_cs            dma_cs__reg         FF       [1:0]     Y   Y  -  N  Y  N  N 
dma_eof_get       dma_eof_get__reg    FF        [-]      N   Y  -  N  Y  Y  Y 
dma_ns            I105               Wire      [1:0]     Y   N  -  -  -  -  - 
haddr_hi          haddr_hi__reg       FF      [21:0]     Y   Y  -  N  Y  N  N 
haddr_lo          haddr_lo__reg       FF       [7:0]     Y   Y  -  N  Y  N  N 
hburst_o          hburst_o__reg       FF       [2:0]     Y   Y  -  N  Y  Y  Y 
htrans_o          htrans_o__reg       FF       [1:0]     Y   Y  -  N  Y  N  Y 
hwdata_o          hwdata_o__reg       FF      [31:0]     Y   Y  -  N  Y  N  N 
hwrite_o          hwrite_o__reg       FF        [-]      N   Y  -  N  Y  N  N 
mx_addr           mx_addr__reg        FF      [31:2]     Y   Y  -  N  Y  N  N 
mx_done_r         mx_done_r__reg      FF        [-]      N   Y  -  N  Y  N  N 
prefetch_wdata_po prefetch_wdata_p    FF        [-]      N   Y  -  N  Y  Y  Y 
p                 op__reg                                                     
wdata_in_r        wdata_in_r__reg     FF      [31:0]     Y   Y  -  N  Y  N  N 
wdata_pop         wdata_pop__reg      FF        [-]      N   Y  -  N  Y  Y  N 
wdata_sel         wdata_sel__reg      FF        [-]      N   Y  -  N  Y  Y  Y 
xfer_count        xfer_count__reg     FF       [7:0]     Y   Y  -  N  Y  N  Y 
==============================================================================
Conditional statements statistics:
module/arch: ahb_master
Line:1-528 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
(1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/ahb_master.v
========================================================================
:           Line Type     With default    Complete   /  Exclusive  IMX :
------------------------------------------------------------------------
:            224 casez         Y            auto     /    auto     -   :
:            272 casez         Y            auto     /    auto     -   :
:            441 casez         Y            auto     /    auto     -   :
========================================================================
Sequential/Tristate device inference:
module/UDP/ent: sdram_to_RGB
Line(s):1-342 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
(1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/sdram_to_RGB.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
addr_cnt          addr_cnt__reg       FF      [10:0]     Y   Y  -  N  Y  N  Y 
ahm_rdata_push_wr ahm_rdata_push_w    FF        [-]      N   Y  -  N  Y  N  N 
0                 r0__reg                                                     
ahm_rdata_push_wr ahm_rdata_push_w    FF        [-]      N   Y  -  N  Y  N  N 
1                 r1__reg                                                     
ahm_rdata_r       ahm_rdata_r__reg    FF      [31:0]     Y   Y  -  N  Y  N  N 
bmp_fig_chg       bmp_fig_chg__reg    FF       [1:0]     Y   Y  -  N  Y  N  N 
bmp_fig_cnt       bmp_fig_cnt__reg    FF       [3:0]     Y   Y  -  N  Y  N  Y 
buffer_rd_sel     buffer_rd_sel__r    FF        [-]      N   Y  -  N  Y  N  N  eg                                                          
buffer_rd_sel_r   buffer_rd_sel_r_    FF       [1:0]     Y   Y  -  N  Y  N  N  _reg                                                        
buffer_wr_sel     buffer_wr_sel__r    FF        [-]      N   Y  -  N  Y  N  N  eg                                                          
de_i_r            de_i_r__reg         FF       [1:0]     Y   Y  -  N  Y  N  N 
de_i_r_sclk       de_i_r_sclk__reg    FF       [3:0]     Y   Y  -  N  Y  N  N 
de_i_start_pulse  de_i_start_pulse    FF        [-]      N   Y  -  N  Y  N  N  __reg                                                       
de_o              de_o__reg           FF        [-]      N   Y  -  N  Y  N  N 
display_before_bm display_before_b    FF        [-]      N   Y  -  Y  N  N  N 
p                 mp__reg                                                     
display_period_al display_period_a    FF        [-]      N   Y  -  N  Y  Y  N 
ign               lign__reg                                                   
dma_addr          dma_addr__reg       FF      [31:0]     Y   Y  -  N  Y  N  N 
dma_start_xfer    dma_start_xfer__    FF        [-]      N   Y  -  N  Y  N  N  reg                                                         
dma_start_xfer_pr dma_start_xfer_p    FF        [-]      N   Y  -  N  Y  N  N 
ev                rev__reg                                                    
emb_addr_rd       emb_addr_rd__reg    FF       [9:0]     Y   Y  -  N  Y  N  N 
emb_addr_wr       emb_addr_wr__reg    FF       [8:0]     Y   Y  -  N  Y  N  N 
emb_addr_wr_r     emb_addr_wr_r__r    FF       [8:0]     Y   Y  -  N  Y  N  N  eg                                                          
emb_rdata_0_r     emb_rdata_0_r__r    FF      [15:0]     Y   Y  -  N  Y  N  N  eg                                                          
emb_rdata_1_r     emb_rdata_1_r__r    FF      [15:0]     Y   Y  -  N  Y  N  N  eg                                                          
emb_rdata_r       emb_rdata_r__reg    FF      [15:0]     Y   Y  -  N  Y  N  N 
other_1_beat_star other_1_beat_sta    FF        [-]      N   Y  -  N  Y  N  N 
t_pulse           rt_pulse__reg                                               
other_1_beat_vali other_1_beat_val    FF        [-]      N   Y  -  N  Y  Y  Y 
d                 id__reg                                                     
v_valid_r         v_valid_r__reg      FF       [1:0]     Y   Y  -  N  Y  N  N 
==============================================================================
Sequential/Tristate device inference:
module/UDP/ent: demo_sd_to_lcd
Line(s):1-155 File:
/cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
(1)/demo_sd_to_lcd_in_M7_blue_EVB100MHz/outputs/../src/demo_sd_to_lcd.v
==============================================================================
Hardware Name     Inst. Name         Type      Width    Bus Clk MB AS AR SS SR
------------------------------------------------------------------------------
rstn_final        rstn_final__reg     FF        [-]      N   Y  -  N  Y  Y  N 
==============================================================================
0
Roots (top modules): DELAY_BUF CALIO CFG_DYN_SWITCH CFG_DYN_SWITCH_S3 M7S_DLL
M7S_PLL CRYSTAL M7S_DGPIO DGPIO M7A_DM M7S_EMB5K M7A_JTAG M7A_MAC M7A_SPRAM
M7A_UART OSC M7S_EMB18K M7S_IO_CAL M7S_IO_DDR M7S_IO_DQS M7S_IO_LVDS
M7S_IO_PCISG M7S_IO_VREF GBUF RBUF GBUF_GATE RBUF_GATE M7S_SOC M7S_POR DDR_IO
IBUF OBUF TBUF BIBUF CLKBUF IBUFDS OBUFDS TBUFDS BIBUFDS CLKBUFDS
0
0
cswitch_typical/CS_DPRAM_FIFO_PRIM 
0
0
cswitch_typical/CS_DPRAM_PRIM 
0
0
cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG0 
0
0
cswitch_typical/CS_DPRAM_PRIM_DO_A_REG0_DO_B_REG1 
0
0
cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG0 
0
0
cswitch_typical/CS_DPRAM_PRIM_DO_A_REG1_DO_B_REG1 
0
0
cswitch_typical/CS_LUT4_PRIM 
0
0
cswitch_typical/CS_MUXL5_PRIM 
0
0
cswitch_typical/CS_MUXCO_PRIM 
0
0
cswitch_typical/CS_XORCI_PRIM 
0
0
cswitch_typical/CS_LAT_PRIM 
0
0
cswitch_typical/CS_IBUF_PRIM 
0
0
cswitch_typical/IBUF 
0
0
cswitch_typical/TBUF 
0
0
cswitch_typical/DCC_BEG 
0
0
cswitch_typical/DCC_END 
0
0
cswitch_typical/DCC_POSTSHUFFLE 
0
0
cswitch_typical/DCC_PRESHUFFLE 
0
0
cswitch_typical/CS_OBUF_PRIM 
0
0
cswitch_typical/CS_IOBUF_PRIM 
0
0
cswitch_typical/CS_DIFFIBUF_PRIM 
0
0
cswitch_typical/CS_DIFFIOBUF_PRIM 
0
0
cswitch_typical/CS_DIFFOBUF_PRIM 
0
0
cswitch_typical/CS_DIFFOBUFT_PRIM 
0
0
cswitch_typical/CS_OBUFT_PRIM 
0
0
cswitch_typical/CS_LRAM64_PRIM 
0
0
0
0
0
0
cswitch_typical/CS_REG_CLK_PRIM 
0
0
cswitch_typical/CS_LATA_CLK_PRIM 
0
0
cswitch_typical/CS_LATA_E_PRIM 
0
0
cswitch_typical/CS_LATA_S_PRIM 
0
0
cswitch_typical/CS_LATA_R_PRIM 
0
0
cswitch_typical/CS_LATA_SE_PRIM 
0
0
cswitch_typical/CS_LATA_RE_PRIM 
0
0
cswitch_typical/CS_LATA_RS_PRIM 
0
0
0
0
0
0
cswitch_typical/LUT_XOR 
0
0
cswitch_typical/LUT_XNOR 
0
0
cswitch_typical/LUT_MUX 
0
0
cswitch_typical/CS_ADDSUB2 
0
0
cswitch_typical/CS_ADDSUB4 
0
0
cswitch_typical/CS_MAC 
0
0
cswitch_typical/CS_MULTIPLIER 
0
0
cswitch_typical/CS_DCC_BEG_PRIM 
0
0
cswitch_typical/CS_DCC_END_PRIM 
0
0
cswitch_typical/CS_DCC_LATENCY_PRIM 
0
0
cswitch_typical/CS_ECC_DECODE_PRIM 
0
0
cswitch_typical/CS_ECC_ENCODE_PRIM 
0
0
cswitch_typical/CS_RXD_DLL_PRIM 
0
0
cswitch_typical/CS_TXC_DLL_PRIM 
0
0
0
0
0
0
0
0
0
0
0
0
cswitch_typical/CS_RAU_PRIM 
0
0
0
0
cswitch_typical/CS_CLKTREE_PRIM 
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
cswitch_typical/CS_CBUF_DIV_PRIM 
0
0
cswitch_typical/CS_CBUF_LOCAL_PRIM 
0
0
cswitch_typical/CS_CBUF_PRIM 
0
0
cswitch_typical/CS_CBUF_RST_SYNC_PRIM 
0
0
cswitch_typical/CS_DCC_POSTSHUFFLE_PRIM 
0
0
cswitch_typical/CS_DCC_PRESHUFFLE_PRIM 
0
0
cswitch_typical/CS_GBUF_GLOBAL_PRIM 
0
0
cswitch_typical/CS_GBUF_PRIM 
0
0
cswitch_typical/CS_GBUF_SIMPLE_PRIM 
0
0
cswitch_typical/CS_MPQ_PRIM 
0
0
cswitch_typical/CS_PLL_PRIM 
0
0
cswitch_typical/CS_PP_PRIM 
0
0
cswitch_typical/CS_RCAM_PRIM 
0
0
cswitch_typical/CS_SPRAM_1X_PRIM 
0
0
cswitch_typical/CS_SPRAM_2X_PRIM 
0
0
cswitch_typical/CS_SPRAM_5X_PRIM 
0
0
cswitch_typical/CS_SPRAM_FIFO_1X_PRIM 
0
0
cswitch_typical/CS_SPRAM_FIFO_2X_PRIM 
0
0
cswitch_typical/CS_SPRAM_FIFO_4X_PRIM 
0
0
cswitch_typical/CS_SPRAM_FIFO_5X_PRIM 
0
0
0
0
cswitch_typical/CS_SPRAM_HD_1X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_2X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_5X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_FIFO_1X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_FIFO_2X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_FIFO_4X_PRIM 
0
0
cswitch_typical/CS_SPRAM_HD_FIFO_5X_PRIM 
0
0
0
0
cswitch_typical/CS_MEMC_PRIM 
0
0
cswitch_typical/CS_MEMC_RX_PUSH_BUF_PRIM 
0
0
cswitch_typical/CS_MEMC_TX_POP_BUF_PRIM 
0
0
0
------------------------- pll_v1 mcu_armcm3 colorbar_gen ahb_master emb_v1 sdram_to_RGB lvds_tx_v1
--->demo_sd_to_lcd por_v1_1 gbuf_v1_1 DELAY_BUF CALIO CFG_DYN_SWITCH CFG_DYN_SWITCH_S3 M7S_DLL M7S_PLL CRYSTAL M7S_DGPIO DGPIO M7A_DM M7S_EMB5K M7A_JTAG M7A_MAC M7A_SPRAM M7A_UART OSC M7S_EMB18K M7S_IO_CAL M7S_IO_DDR M7S_IO_DQS M7S_IO_LVDS M7S_IO_PCISG M7S_IO_VREF GBUF RBUF GBUF_GATE RBUF_GATE M7S_SOC M7S_POR DDR_IO IBUF OBUF TBUF BIBUF CLKBUF IBUFDS OBUFDS TBUFDS BIBUFDS CLKBUFDS
0
0
0
0
0
Beginning Hierarchical Optimization
===================================
 Optimizing Design demo_sd_to_lcd (1 9)
 Optimizing Design ahb_master_ipc_add_block_8_0 (2 9)
0
0
0
0
*******************************************************************************
* Report  : Report for agate                                                  *
* Command : report_for_agate -all                                             *
* Design  : demo_sd_to_lcd                                                    *
* Version : 2014.0903.eng                                                     *
* Date    : 10:25 PM, 23-Apr-15                                               *
*******************************************************************************
*******************************************************************************
* Synthesis Options Summary                                                   *
*******************************************************************************
--- Source Parameters
Input File Name                    : /cygdrive/f/capital_micro/primace7.3/bin/dachuang/demo_sd_to_lcd_in_M7_blue_EVB100MHz
Input Format                       : verilog
Ignore Synthesis Constraint File   : ---
--- Target Parameters
Output File Name                   : ./demo_sd_to_lcd.asv
Output Format                      : verilog
Target Device                      : cswitch_typical
--- set_agate_option
-keep_mux                          : false
-flatten_const_cmp                 : true
-flatten_const_adder               : true
-flatten_const_mult                : true
-opt_bdry_cmp                      : false
-opt_bdry_adder                    : false
-carry_chain                       : true
-sweep_boundary                    : true
-extract_ram                       : false
-extract_rom                       : false
-push_register                     : false
-mux_register_map                  : false
-keep_mult                         : true
-keep_sum                          : true
--- Source Options
Top Module Name                    : demo_sd_to_lcd
Automatic FSM Extraction           : no
FSM Encoding Algorithm             : ---
Safe Implementation                : ---
FSM Style                          : ---
RAM Extraction                     : no
RAM Style                          : ---
ROM Extraction                     : no
ROM Style                          : ---
MUX Extraction                     : no
MUX Style                          : ---
MULT Extraction                    : yes
MULT Style                         : ---
SUM Extraction                     : yes
SUM Style                          : ---
Decoder Extraction                 : no
Priority Encoder Extraction        : no
Shift Register Extraction          : no
Logical Shifter Extraction         : no
XOR Collapsing                     : no
Resource Sharing                   : yes
Asynchronous To Synchronous        : yes
Use DSP Block                      : no
Automatic Register Balancing       : no
--- Target Options
Add IO Buffers                     : no
Global Maximum Fanout              : unlimited
Add Generic Clock Buffer(BUFG)     : no
Register Duplication               : no
Slice Packing                      : ---
Optimize Instantiated Primitives   : ---
Use Clock Enable                   : no
Use Synchronous Set                : no
Use Synchronous Reset              : no
Pack IO Registers into IOBs        : no
Equivalent Register Removal        : no
--- Generic Options
Optimization Goal                  : timing
Optimization Effort                : high
Power Reduction                    : no
Library Search Order               : .
Keep Hierarchy                     : no
RTL Output                         : no
Global Optimization                : ---
Read Cores                         : ---
Write Timing Constraints           : ---
Cross Clock Analysis               : ---
Hierarchy Separator                : /
Bus Delimiter                      : :
Case Specifier                     : ---
Slice Utilization Ratio            : ---
BRAM Utilization Ratio             : ---
DSP48 Utilization Ratio            : ---
Verilog 2001                       : yes
Auto BRAM Packing                  : no
Slice Utilization Ratio Delta      : ---
*******************************************************************************
* Advanced HDL Synthesis                                                      *
*******************************************************************************
*******************************************************************************
* IPC block Summary                                                           *
*******************************************************************************
Add/Sub Block                      : 1 8-bit adder                    : 1
0
Memory Usage: peak is 52.091M, current is 61.263M   
0
Warning/Error message (message ID)                                     Number
-----------------------------------------------------------------------------
WARNING:                                              (GET_WARN_3)         24
No  matches search pattern ""
WARNING:                                            (NTL_WARN_043)         13
Instantiating black box module ''.
WARNING:                                            (NTL_WARN_041)          2
Template '' is removed.
WARNING:                                            (NTL_WARN_037)         37
 port '' width in design '' is unmatched with the cell '' port width.
WARNING:                                            (NTL_WARN_038)         18
 (cell: ) in design '' has  open port(s).
WARNING:                                            (NTL_WARN_039)        619
Open  port ''.
WARNING:                                               (OPT_W_003)          1
Design instance '' in '' is removed due to non-observable output.
WARNING:                                               (OPT_W_005)         37
Register '' in '' is removed due to non-observable output.
WARNING:                                               (OPT_W_018)          1
Instance '' of design '' in '' is removed due to non-observable output.
-----------------------------------------------------------------------------
Errors: 0, Warnings: 752
CPU time: 4.46 sec
Quit ic_shell.  Thank you!
