verilog work "Updown_design.vf"
verilog work "project_2_top.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
