# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:58:06 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top
# -- Compiling architecture beh of top
# End time: 15:58:06 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:58:06 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work ../../src/generic_add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_add_sub
# -- Compiling architecture beh of generic_add_sub
# End time: 15:58:06 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:58:06 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg/src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg
# -- Compiling architecture beh of seven_seg
# End time: 15:58:07 on Oct 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:58:07 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 15:58:07 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:58:07 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer
# -- Compiling architecture beh of synchronizer
# End time: 15:58:07 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 15:58:07 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work ../src/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_tb
# -- Compiling architecture arch of top_tb
# ** Warning: ../src/top_tb.vhd(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:58:07 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" top_tb 
# Start time: 15:58:07 on Oct 17,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top_tb(arch)#1
# Loading work.top(beh)#1
# Loading work.generic_add_sub(beh)#1
# Loading work.seven_seg(beh)#1
# Loading work.rising_edge_synchronizer(beh)#1
# Loading work.synchronizer(beh)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ns  Iteration: 0  Instance: /top_tb
# ** Note: ****************** sequential testbench stop ****************
#    Time: 5182 ns  Iteration: 0  Instance: /top_tb
# End time: 16:06:02 on Oct 17,2022, Elapsed time: 0:07:55
# Errors: 14, Warnings: 0
