Time resolution is 1 fs
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance Testbench.targettest.DDR_Controller.u_DDR3LController_mig.temp_mon_enabled.u_tempmon.\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    3077
CLKIN1_PERIOD    =   3.077
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =   769.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1538
CLKOUT1_PERIOD   =    3076
CLKOUT2_PERIOD   =   49216
CLKOUT3_PERIOD   =   12304
CLKOUT4_PERIOD   =    6152
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 649.000
MMCM_VCO_PERIOD       = 1540.832
#################################################

Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1538.00 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3077 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 12.02 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1610.30 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 890.73 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 575.97 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1466.70 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1466.70 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2187.64 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 865.48 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 865.48 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 756.98 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 123.00 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 123.00 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 123.00 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 10 
Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on PLLE2_ADV instance Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_ddr3_infrastructure.plle2_i are not same.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_ddr3_infrastructure.\gen_mmcm.mmcm_i  
Warning: Invalid average CLKIN frequency detected = 200.000 MHz
    on PHASER_REF instance Testbench.targettest.DDR_Controller.u_DDR3LController_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes .phaser_ref_i at time 9780000.0 ps ps.
    The valid CLKIN frequency range is:
        Minimum = 400.000 MHz
        Maximum = 1066.000 MHz
Stopped at time : 22945 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 790
Stopped at time : 22945 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 793
Stopped at time : 22985 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 790
Stopped at time : 22985 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 793
Stopped at time : 23025 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 790
Stopped at time : 23025 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 793
Stopped at time : 23065 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 790
Stopped at time : 23065 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 793
Stopped at time : 23105 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 790
Stopped at time : 23105 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 791
Stopped at time : 23265 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 790
Stopped at time : 23265 ns : File "C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/sources_1/new/TestDDR_top.vhd" Line 793
