<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='179' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getEquivalentAGPRClass(const llvm::TargetRegisterClass * SRC) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='177'>/// \returns An AGPR reg class with the same width as \p SRC</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='282' u='c' c='_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='824' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5096' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5100' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6512' u='c' c='_ZNK4llvm11SIInstrInfo26getDestEquivalentVGPRClassERKNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1913' ll='1919' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getEquivalentAGPRClass(const llvm::TargetRegisterClass * SRC) const'/>
