# systolic-array-multiplier-4bit
Implementation of a systolic array multiplier for two 4-bit numbers in Verilog/VHDL.
This design demonstrates pipelining of partial product computation  across multiple stages of the array.

# Simulation results

<img width="1920" height="995" alt="simulation_1" src="https://github.com/user-attachments/assets/85402a6d-092a-4eb8-9cbe-753584244c0d" />
