#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5cb7957863d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5cb7956cf140 .scope module, "tb_Mycpu" "tb_Mycpu" 3 3;
 .timescale -9 -11;
v0x5cb7957c2580_0 .net "ALU_Result", 31 0, v0x5cb7957bc010_0;  1 drivers
v0x5cb7957c26f0_0 .var "CLK", 0 0;
v0x5cb7957c27b0_0 .net "DataOut", 31 0, v0x5cb79576c250_0;  1 drivers
v0x5cb7957c2850_0 .net "Instr", 31 0, v0x5cb795734fe0_0;  1 drivers
o0x740db257f1f8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5cb7957c28f0_0 .net "MemOp", 2 0, o0x740db257f1f8;  0 drivers
o0x740db257f228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5cb7957c29b0_0 .net "MemWr", 0 0, o0x740db257f228;  0 drivers
o0x740db257f408 .functor BUFZ 1, C4<z>; HiZ drive
v0x5cb7957c2a50_0 .net "MemtoReg", 0 0, o0x740db257f408;  0 drivers
v0x5cb7957c2af0_0 .var "NextPC", 31 0;
v0x5cb7957c2b90_0 .net "busB", 31 0, v0x5cb7957c06b0_0;  1 drivers
v0x5cb7957c2cc0_0 .net "busW", 31 0, v0x5cb7957b6020_0;  1 drivers
v0x5cb7957c2d60_0 .var "clrn", 0 0;
S_0x5cb7956cf7a0 .scope module, "My_IM" "Instr_Mem" 3 16, 4 1 0, S_0x5cb7956cf140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "Rdclk";
    .port_info 1 /INPUT 32 "Rdaddr";
    .port_info 2 /OUTPUT 32 "Instr";
P_0x5cb79579b8b0 .param/l "MEM_DEPTH" 0 4 8, +C4<00000000000000000000000000000001>;
P_0x5cb79579b8f0 .param/l "MEM_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
v0x5cb795734fe0_0 .var "Instr", 31 0;
v0x5cb795738a30_0 .net "Rdaddr", 31 0, v0x5cb7957c2af0_0;  1 drivers
v0x5cb7956e6e50_0 .net "Rdclk", 0 0, v0x5cb7957c26f0_0;  1 drivers
v0x5cb795774ec0 .array "mem_array", 0 0, 31 0;
E_0x5cb7956f9790 .event negedge, v0x5cb7956e6e50_0;
S_0x5cb7956cffe0 .scope module, "my_DM" "Data_Mem" 3 30, 5 1 0, S_0x5cb7956cf140;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "Addr";
    .port_info 1 /INPUT 3 "MemOp";
    .port_info 2 /INPUT 32 "DataIn";
    .port_info 3 /INPUT 1 "WrEn";
    .port_info 4 /INPUT 1 "RdClk";
    .port_info 5 /INPUT 1 "WrClk";
    .port_info 6 /INPUT 1 "clrn";
    .port_info 7 /OUTPUT 32 "DataOut";
v0x5cb795774f60_0 .net "Addr", 31 0, v0x5cb7957bc010_0;  alias, 1 drivers
v0x5cb79576c1b0_0 .net "DataIn", 31 0, v0x5cb7957c06b0_0;  alias, 1 drivers
v0x5cb79576c250_0 .var "DataOut", 31 0;
v0x5cb7957b55e0_0 .net "MemOp", 2 0, o0x740db257f1f8;  alias, 0 drivers
v0x5cb7957b56c0_0 .net "RdClk", 0 0, v0x5cb7957c26f0_0;  alias, 1 drivers
v0x5cb7957b57b0_0 .net "WrClk", 0 0, v0x5cb7957c26f0_0;  alias, 1 drivers
v0x5cb7957b58a0_0 .net "WrEn", 0 0, o0x740db257f228;  alias, 0 drivers
v0x5cb7957b5940_0 .net "clrn", 0 0, v0x5cb7957c2d60_0;  1 drivers
v0x5cb7957b5a00 .array "mem_array", 0 1, 31 0;
E_0x5cb7956c6fb0 .event negedge, v0x5cb7957b5940_0, v0x5cb7956e6e50_0;
E_0x5cb79579fce0 .event posedge, v0x5cb7956e6e50_0;
S_0x5cb7957b5bc0 .scope module, "my_DMux" "Data_Mux" 3 41, 6 1 0, S_0x5cb7956cf140;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "DataOut_in";
    .port_info 1 /INPUT 32 "ALU_Result";
    .port_info 2 /INPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 32 "busW";
v0x5cb7957b5d70_0 .net "ALU_Result", 31 0, v0x5cb7957bc010_0;  alias, 1 drivers
v0x5cb7957b5e80_0 .net "DataOut_in", 31 0, v0x5cb79576c250_0;  alias, 1 drivers
v0x5cb7957b5f50_0 .net "MemtoReg", 0 0, o0x740db257f408;  alias, 0 drivers
v0x5cb7957b6020_0 .var "busW", 31 0;
E_0x5cb79579fda0 .event edge, v0x5cb7957b5f50_0, v0x5cb795774f60_0, v0x5cb79576c250_0;
S_0x5cb7957b6190 .scope module, "my_cpu_tb" "Mycpu" 3 22, 7 1 0, S_0x5cb7956cf140;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "clrn";
    .port_info 2 /INPUT 32 "Instr";
    .port_info 3 /OUTPUT 32 "ALU_Result";
    .port_info 4 /OUTPUT 32 "busB";
    .port_info 5 /OUTPUT 32 "NextPC";
v0x5cb7957c1070_0 .net "ALUAsrc", 0 0, v0x5cb7957bdc60_0;  1 drivers
v0x5cb7957c1130_0 .net "ALUBsrc", 1 0, v0x5cb7957bdd70_0;  1 drivers
v0x5cb7957c11f0_0 .net "ALU_Result", 31 0, v0x5cb7957bc010_0;  alias, 1 drivers
v0x5cb7957c1290_0 .net "ALUctr", 3 0, v0x5cb7957bde80_0;  1 drivers
v0x5cb7957c1350_0 .net "Branch", 2 0, v0x5cb7957bdf70_0;  1 drivers
v0x5cb7957c1460_0 .net "CLK", 0 0, v0x5cb7957c26f0_0;  alias, 1 drivers
v0x5cb7957c1500_0 .net "ExtOp", 2 0, v0x5cb7957be030_0;  1 drivers
v0x5cb7957c1610_0 .net "Imm", 31 0, v0x5cb7957bebe0_0;  1 drivers
v0x5cb7957c1760_0 .net "Instr", 31 0, v0x5cb795734fe0_0;  alias, 1 drivers
v0x5cb7957c18b0_0 .net "Less", 0 0, v0x5cb7957b99f0_0;  1 drivers
v0x5cb7957c1950_0 .net "MemOp", 2 0, v0x5cb7957be140_0;  1 drivers
v0x5cb7957c1a10_0 .net "MemWr", 0 0, v0x5cb7957be220_0;  1 drivers
v0x5cb7957c1ab0_0 .net "MemtoReg", 0 0, v0x5cb7957be2e0_0;  1 drivers
v0x5cb7957c1b50_0 .net "NextPC", 31 0, v0x5cb7957bf6f0_0;  1 drivers
v0x5cb7957c1bf0_0 .net "PCAsrc", 0 0, v0x5cb7957bd700_0;  1 drivers
v0x5cb7957c1ce0_0 .net "PCBsrc", 0 0, v0x5cb7957bd7a0_0;  1 drivers
v0x5cb7957c1dd0_0 .net "Pc", 31 0, v0x5cb7957bf180_0;  1 drivers
v0x5cb7957c1f80_0 .net "RegWr", 0 0, v0x5cb7957be3a0_0;  1 drivers
v0x5cb7957c2020_0 .net "Zero", 0 0, L_0x5cb7957d45c0;  1 drivers
v0x5cb7957c20c0_0 .net "busA", 31 0, v0x5cb7957c05f0_0;  1 drivers
v0x5cb7957c21f0_0 .net "busB", 31 0, v0x5cb7957c06b0_0;  alias, 1 drivers
o0x740db2580ff8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5cb7957c2340_0 .net "busW", 31 0, o0x740db2580ff8;  0 drivers
v0x5cb7957c2400_0 .net "clrn", 0 0, v0x5cb7957c2d60_0;  alias, 1 drivers
L_0x5cb7957c2e90 .part v0x5cb795734fe0_0, 15, 5;
L_0x5cb7957c2fc0 .part v0x5cb795734fe0_0, 20, 5;
L_0x5cb7957c3090 .part v0x5cb795734fe0_0, 7, 5;
L_0x5cb7957c3160 .part v0x5cb795734fe0_0, 0, 7;
L_0x5cb7957c3260 .part v0x5cb795734fe0_0, 12, 3;
L_0x5cb7957c3440 .part v0x5cb795734fe0_0, 25, 7;
S_0x5cb7957b6410 .scope module, "my_ALU" "ALU" 7 73, 8 1 0, S_0x5cb7957b6190;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "rs2";
    .port_info 2 /INPUT 4 "ALUctr";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "imm";
    .port_info 5 /INPUT 1 "ALUAsrc";
    .port_info 6 /INPUT 2 "ALUBsrc";
    .port_info 7 /OUTPUT 1 "Less";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "ALUout";
v0x5cb7957bbc90_0 .net "A", 31 0, v0x5cb7957b6e70_0;  1 drivers
v0x5cb7957bbd50_0 .net "ALUAsrc", 0 0, v0x5cb7957bdc60_0;  alias, 1 drivers
v0x5cb7957bbe40_0 .net "ALUBsrc", 1 0, v0x5cb7957bdd70_0;  alias, 1 drivers
v0x5cb7957bbf40_0 .net "ALUctr", 3 0, v0x5cb7957bde80_0;  alias, 1 drivers
v0x5cb7957bc010_0 .var "ALUout", 31 0;
v0x5cb7957bc150_0 .net "B", 31 0, v0x5cb7957b6f60_0;  1 drivers
v0x5cb7957bc1f0_0 .net "Cin", 0 0, v0x5cb7957b7910_0;  1 drivers
v0x5cb7957bc290_0 .net "Less", 0 0, v0x5cb7957b99f0_0;  alias, 1 drivers
v0x5cb7957bc330_0 .net "Zero", 0 0, L_0x5cb7957d45c0;  alias, 1 drivers
v0x5cb7957bc460_0 .net "a_l", 0 0, v0x5cb7957b79d0_0;  1 drivers
v0x5cb7957bc500_0 .net "actr", 2 0, v0x5cb7957b7aa0_0;  1 drivers
v0x5cb7957bc5a0_0 .net "carry", 0 0, L_0x5cb7957d3920;  1 drivers
v0x5cb7957bc690_0 .net "i_AND", 31 0, L_0x5cb7957d4c80;  1 drivers
v0x5cb7957bc730_0 .net "i_OR", 31 0, L_0x5cb7957d4d40;  1 drivers
v0x5cb7957bc800_0 .net "i_XOR", 31 0, L_0x5cb7957d4e00;  1 drivers
v0x5cb7957bc8d0_0 .net "imm", 31 0, v0x5cb7957bebe0_0;  alias, 1 drivers
v0x5cb7957bc9a0_0 .net "l_r", 0 0, v0x5cb7957b7b80_0;  1 drivers
v0x5cb7957bca90_0 .net "overflow", 0 0, L_0x5cb7957d4370;  1 drivers
v0x5cb7957bcb80_0 .net "pc", 31 0, v0x5cb7957bf180_0;  alias, 1 drivers
v0x5cb7957bcc20_0 .net "result", 31 0, L_0x5cb7957d39c0;  1 drivers
v0x5cb7957bcd10_0 .net "rs1", 31 0, v0x5cb7957c05f0_0;  alias, 1 drivers
v0x5cb7957bcdb0_0 .net "rs2", 31 0, v0x5cb7957c06b0_0;  alias, 1 drivers
v0x5cb7957bcea0_0 .net "shift", 31 0, L_0x5cb7957d4b00;  1 drivers
v0x5cb7957bcf40_0 .net "sit", 31 0, v0x5cb7957b9c50_0;  1 drivers
v0x5cb7957bcfe0_0 .net "u_s", 0 0, v0x5cb7957b7c90_0;  1 drivers
E_0x5cb79579fab0/0 .event edge, v0x5cb7957b7aa0_0, v0x5cb7957b8530_0, v0x5cb7957bab40_0, v0x5cb7957b9c50_0;
E_0x5cb79579fab0/1 .event edge, v0x5cb7957b6f60_0, v0x5cb7957bbb20_0, v0x5cb7957bb680_0, v0x5cb7957bb050_0;
E_0x5cb79579fab0 .event/or E_0x5cb79579fab0/0, E_0x5cb79579fab0/1;
S_0x5cb7957b6780 .scope module, "u_ALU_select" "ALU_Input_Select" 8 32, 9 1 0, S_0x5cb7957b6410;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "rs1";
    .port_info 2 /INPUT 32 "rs2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 1 "ALUAsrc";
    .port_info 5 /INPUT 2 "ALUBsrc";
    .port_info 6 /OUTPUT 32 "ALU_A";
    .port_info 7 /OUTPUT 32 "ALU_B";
P_0x5cb7957b6980 .param/l "FOUR" 1 9 13, C4<00000000000000000000000000000100>;
v0x5cb7957b6cb0_0 .net "ALUAsrc", 0 0, v0x5cb7957bdc60_0;  alias, 1 drivers
v0x5cb7957b6d90_0 .net "ALUBsrc", 1 0, v0x5cb7957bdd70_0;  alias, 1 drivers
v0x5cb7957b6e70_0 .var "ALU_A", 31 0;
v0x5cb7957b6f60_0 .var "ALU_B", 31 0;
v0x5cb7957b7040_0 .net "imm", 31 0, v0x5cb7957bebe0_0;  alias, 1 drivers
v0x5cb7957b7170_0 .net "pc", 31 0, v0x5cb7957bf180_0;  alias, 1 drivers
v0x5cb7957b7250_0 .net "rs1", 31 0, v0x5cb7957c05f0_0;  alias, 1 drivers
v0x5cb7957b7330_0 .net "rs2", 31 0, v0x5cb7957c06b0_0;  alias, 1 drivers
E_0x5cb7957b6bd0 .event edge, v0x5cb7957b6d90_0, v0x5cb79576c1b0_0, v0x5cb7957b7040_0;
E_0x5cb7957b6c50 .event edge, v0x5cb7957b6cb0_0, v0x5cb7957b7250_0, v0x5cb7957b7170_0;
S_0x5cb7957b7520 .scope module, "u_a_control" "alu_control" 8 43, 10 1 0, S_0x5cb7957b6410;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /OUTPUT 3 "actr";
    .port_info 2 /OUTPUT 1 "a_l";
    .port_info 3 /OUTPUT 1 "l_r";
    .port_info 4 /OUTPUT 1 "u_s";
    .port_info 5 /OUTPUT 1 "Cin";
v0x5cb7957b7810_0 .net "ALUctr", 3 0, v0x5cb7957bde80_0;  alias, 1 drivers
v0x5cb7957b7910_0 .var "Cin", 0 0;
v0x5cb7957b79d0_0 .var "a_l", 0 0;
v0x5cb7957b7aa0_0 .var "actr", 2 0;
v0x5cb7957b7b80_0 .var "l_r", 0 0;
v0x5cb7957b7c90_0 .var "u_s", 0 0;
E_0x5cb7957b77b0 .event edge, v0x5cb7957b7810_0;
S_0x5cb7957b7e50 .scope module, "u_adder" "adder" 8 52, 11 1 0, S_0x5cb7957b6410;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "A1";
    .port_info 1 /INPUT 32 "B1";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Carry";
    .port_info 4 /OUTPUT 1 "Overflow";
    .port_info 5 /OUTPUT 32 "Result";
    .port_info 6 /OUTPUT 1 "Zero";
L_0x5cb7957c3550 .functor NOT 32, v0x5cb7957b6f60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5cb7957d36d0 .functor XNOR 1, L_0x5cb7957d3df0, L_0x5cb7957d3ff0, C4<0>, C4<0>;
L_0x5cb7957d42d0 .functor XOR 1, L_0x5cb7957d4130, L_0x5cb7957d4230, C4<0>, C4<0>;
L_0x5cb7957d4370 .functor AND 1, L_0x5cb7957d36d0, L_0x5cb7957d42d0, C4<1>, C4<1>;
L_0x5cb7957d45c0 .functor NOT 1, L_0x5cb7957d44b0, C4<0>, C4<0>, C4<0>;
v0x5cb7957b80e0_0 .net "A1", 31 0, v0x5cb7957b6e70_0;  alias, 1 drivers
v0x5cb7957b81d0_0 .net "B1", 31 0, v0x5cb7957b6f60_0;  alias, 1 drivers
v0x5cb7957b82a0_0 .net "Carry", 0 0, L_0x5cb7957d3920;  alias, 1 drivers
v0x5cb7957b8370_0 .net "Cin", 0 0, v0x5cb7957b7910_0;  alias, 1 drivers
v0x5cb7957b8440_0 .net "Overflow", 0 0, L_0x5cb7957d4370;  alias, 1 drivers
v0x5cb7957b8530_0 .net "Result", 31 0, L_0x5cb7957d39c0;  alias, 1 drivers
v0x5cb7957b85f0_0 .net "Zero", 0 0, L_0x5cb7957d45c0;  alias, 1 drivers
v0x5cb7957b86b0_0 .net *"_ivl_0", 31 0, L_0x5cb7957c3550;  1 drivers
v0x5cb7957b8790_0 .net *"_ivl_11", 32 0, L_0x5cb7957d3a90;  1 drivers
L_0x740db2536060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cb7957b8870_0 .net *"_ivl_14", 0 0, L_0x740db2536060;  1 drivers
v0x5cb7957b8950_0 .net *"_ivl_15", 32 0, L_0x5cb7957d3b30;  1 drivers
L_0x740db25360a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cb7957b8a30_0 .net *"_ivl_18", 0 0, L_0x740db25360a8;  1 drivers
v0x5cb7957b8b10_0 .net *"_ivl_19", 32 0, L_0x5cb7957d3cb0;  1 drivers
L_0x740db2536018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5cb7957b8bf0_0 .net/2u *"_ivl_2", 31 0, L_0x740db2536018;  1 drivers
v0x5cb7957b8cd0_0 .net *"_ivl_22", 0 0, L_0x5cb7957d3df0;  1 drivers
v0x5cb7957b8db0_0 .net *"_ivl_24", 0 0, L_0x5cb7957d3ff0;  1 drivers
v0x5cb7957b8e90_0 .net *"_ivl_25", 0 0, L_0x5cb7957d36d0;  1 drivers
v0x5cb7957b8f50_0 .net *"_ivl_28", 0 0, L_0x5cb7957d4130;  1 drivers
v0x5cb7957b9030_0 .net *"_ivl_30", 0 0, L_0x5cb7957d4230;  1 drivers
v0x5cb7957b9110_0 .net *"_ivl_31", 0 0, L_0x5cb7957d42d0;  1 drivers
v0x5cb7957b91d0_0 .net *"_ivl_36", 0 0, L_0x5cb7957d44b0;  1 drivers
v0x5cb7957b9290_0 .net *"_ivl_4", 31 0, L_0x5cb7957d3630;  1 drivers
v0x5cb7957b9370_0 .net "t_add_cin", 31 0, L_0x5cb7957d3770;  1 drivers
L_0x5cb7957d3630 .arith/sum 32, L_0x5cb7957c3550, L_0x740db2536018;
L_0x5cb7957d3770 .functor MUXZ 32, v0x5cb7957b6f60_0, L_0x5cb7957d3630, v0x5cb7957b7910_0, C4<>;
L_0x5cb7957d3920 .part L_0x5cb7957d3cb0, 32, 1;
L_0x5cb7957d39c0 .part L_0x5cb7957d3cb0, 0, 32;
L_0x5cb7957d3a90 .concat [ 32 1 0 0], v0x5cb7957b6e70_0, L_0x740db2536060;
L_0x5cb7957d3b30 .concat [ 32 1 0 0], L_0x5cb7957d3770, L_0x740db25360a8;
L_0x5cb7957d3cb0 .arith/sum 33, L_0x5cb7957d3a90, L_0x5cb7957d3b30;
L_0x5cb7957d3df0 .part v0x5cb7957b6e70_0, 31, 1;
L_0x5cb7957d3ff0 .part L_0x5cb7957d3770, 31, 1;
L_0x5cb7957d4130 .part L_0x5cb7957d39c0, 31, 1;
L_0x5cb7957d4230 .part v0x5cb7957b6e70_0, 31, 1;
L_0x5cb7957d44b0 .reduce/or L_0x5cb7957d39c0;
S_0x5cb7957b9570 .scope module, "u_al" "adder_less" 8 62, 12 1 0, S_0x5cb7957b6410;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "Carry";
    .port_info 1 /INPUT 1 "Overflow";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 32 "i_Result";
    .port_info 4 /INPUT 1 "u_s";
    .port_info 5 /OUTPUT 32 "o_Result";
    .port_info 6 /OUTPUT 1 "Less";
v0x5cb7957b9840_0 .net "Carry", 0 0, L_0x5cb7957d3920;  alias, 1 drivers
v0x5cb7957b9900_0 .net "Cin", 0 0, v0x5cb7957b7910_0;  alias, 1 drivers
v0x5cb7957b99f0_0 .var "Less", 0 0;
v0x5cb7957b9a90_0 .net "Overflow", 0 0, L_0x5cb7957d4370;  alias, 1 drivers
v0x5cb7957b9b60_0 .net "i_Result", 31 0, L_0x5cb7957d39c0;  alias, 1 drivers
v0x5cb7957b9c50_0 .var "o_Result", 31 0;
v0x5cb7957b9cf0_0 .var "r0", 0 0;
v0x5cb7957b9db0_0 .var "r1", 0 0;
v0x5cb7957b9e70_0 .net "u_s", 0 0, v0x5cb7957b7c90_0;  alias, 1 drivers
E_0x5cb7957b97b0/0 .event edge, v0x5cb7957b8440_0, v0x5cb7957b8530_0, v0x5cb7957b7910_0, v0x5cb7957b82a0_0;
E_0x5cb7957b97b0/1 .event edge, v0x5cb7957b7c90_0;
E_0x5cb7957b97b0 .event/or E_0x5cb7957b97b0/0, E_0x5cb7957b97b0/1;
S_0x5cb7957ba040 .scope module, "u_bs" "barrel_shifter" 8 72, 13 1 0, S_0x5cb7957b6410;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "Din";
    .port_info 1 /INPUT 32 "B1";
    .port_info 2 /INPUT 1 "l_r";
    .port_info 3 /INPUT 1 "a_l";
    .port_info 4 /OUTPUT 32 "shift";
v0x5cb7957ba2a0_0 .net "B1", 31 0, v0x5cb7957b6f60_0;  alias, 1 drivers
v0x5cb7957ba3d0_0 .net "Din", 31 0, v0x5cb7957b6e70_0;  alias, 1 drivers
v0x5cb7957ba4e0_0 .net "Shamt", 4 0, L_0x5cb7957d4630;  1 drivers
v0x5cb7957ba5a0_0 .net *"_ivl_2", 31 0, L_0x5cb7957d46d0;  1 drivers
v0x5cb7957ba680_0 .net *"_ivl_4", 31 0, L_0x5cb7957d47c0;  1 drivers
v0x5cb7957ba7b0_0 .net *"_ivl_6", 31 0, L_0x5cb7957d4860;  1 drivers
v0x5cb7957ba890_0 .net *"_ivl_8", 31 0, L_0x5cb7957d49d0;  1 drivers
v0x5cb7957ba970_0 .net "a_l", 0 0, v0x5cb7957b79d0_0;  alias, 1 drivers
v0x5cb7957baa10_0 .net "l_r", 0 0, v0x5cb7957b7b80_0;  alias, 1 drivers
v0x5cb7957bab40_0 .net "shift", 31 0, L_0x5cb7957d4b00;  alias, 1 drivers
L_0x5cb7957d4630 .part v0x5cb7957b6f60_0, 0, 5;
L_0x5cb7957d46d0 .shift/r 32, v0x5cb7957b6e70_0, L_0x5cb7957d4630;
L_0x5cb7957d47c0 .shift/r 32, v0x5cb7957b6e70_0, L_0x5cb7957d4630;
L_0x5cb7957d4860 .functor MUXZ 32, L_0x5cb7957d47c0, L_0x5cb7957d46d0, v0x5cb7957b79d0_0, C4<>;
L_0x5cb7957d49d0 .shift/l 32, v0x5cb7957b6e70_0, L_0x5cb7957d4630;
L_0x5cb7957d4b00 .functor MUXZ 32, L_0x5cb7957d49d0, L_0x5cb7957d4860, v0x5cb7957b7b80_0, C4<>;
S_0x5cb7957bacb0 .scope module, "u_l_and" "log_and" 8 80, 14 2 0, S_0x5cb7957b6410;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i_a";
    .port_info 1 /INPUT 32 "i_b";
    .port_info 2 /OUTPUT 32 "o_result";
L_0x5cb7957d4c80 .functor AND 32, v0x5cb7957b6e70_0, v0x5cb7957b6f60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5cb7957baeb0_0 .net "i_a", 31 0, v0x5cb7957b6e70_0;  alias, 1 drivers
v0x5cb7957baf90_0 .net "i_b", 31 0, v0x5cb7957b6f60_0;  alias, 1 drivers
v0x5cb7957bb050_0 .net "o_result", 31 0, L_0x5cb7957d4c80;  alias, 1 drivers
S_0x5cb7957bb190 .scope module, "u_l_or" "log_or" 8 86, 15 2 0, S_0x5cb7957b6410;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i_a";
    .port_info 1 /INPUT 32 "i_b";
    .port_info 2 /OUTPUT 32 "o_result";
L_0x5cb7957d4d40 .functor OR 32, v0x5cb7957b6e70_0, v0x5cb7957b6f60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5cb7957bb3c0_0 .net "i_a", 31 0, v0x5cb7957b6e70_0;  alias, 1 drivers
v0x5cb7957bb530_0 .net "i_b", 31 0, v0x5cb7957b6f60_0;  alias, 1 drivers
v0x5cb7957bb680_0 .net "o_result", 31 0, L_0x5cb7957d4d40;  alias, 1 drivers
S_0x5cb7957bb7f0 .scope module, "u_l_xor" "log_xor" 8 92, 16 2 0, S_0x5cb7957b6410;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "i_a";
    .port_info 1 /INPUT 32 "i_b";
    .port_info 2 /OUTPUT 32 "o_result";
L_0x5cb7957d4e00 .functor XOR 32, v0x5cb7957b6e70_0, v0x5cb7957b6f60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5cb7957bb980_0 .net "i_a", 31 0, v0x5cb7957b6e70_0;  alias, 1 drivers
v0x5cb7957bba60_0 .net "i_b", 31 0, v0x5cb7957b6f60_0;  alias, 1 drivers
v0x5cb7957bbb20_0 .net "o_result", 31 0, L_0x5cb7957d4e00;  alias, 1 drivers
S_0x5cb7957bd250 .scope module, "my_BC" "Branch_Cond" 7 87, 17 1 0, S_0x5cb7957b6190;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "Branch";
    .port_info 1 /INPUT 1 "Less";
    .port_info 2 /INPUT 1 "Zero";
    .port_info 3 /OUTPUT 1 "PCAsrc";
    .port_info 4 /OUTPUT 1 "PCBsrc";
v0x5cb7957bd4f0_0 .net "Branch", 2 0, v0x5cb7957bdf70_0;  alias, 1 drivers
v0x5cb7957bd5f0_0 .net "Less", 0 0, v0x5cb7957b99f0_0;  alias, 1 drivers
v0x5cb7957bd700_0 .var "PCAsrc", 0 0;
v0x5cb7957bd7a0_0 .var "PCBsrc", 0 0;
v0x5cb7957bd840_0 .net "Zero", 0 0, L_0x5cb7957d45c0;  alias, 1 drivers
E_0x5cb7957b76d0 .event edge, v0x5cb7957bd4f0_0, v0x5cb7957b85f0_0, v0x5cb7957b99f0_0;
S_0x5cb7957bda20 .scope module, "my_CG" "Contr_Gen" 7 57, 18 1 0, S_0x5cb7957b6190;
 .timescale -9 -11;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /OUTPUT 3 "ExtOp";
    .port_info 4 /OUTPUT 1 "RegWr";
    .port_info 5 /OUTPUT 1 "ALUAsrc";
    .port_info 6 /OUTPUT 2 "ALUBsrc";
    .port_info 7 /OUTPUT 4 "ALUctr";
    .port_info 8 /OUTPUT 3 "Branch";
    .port_info 9 /OUTPUT 1 "MemtoReg";
    .port_info 10 /OUTPUT 1 "MemWr";
    .port_info 11 /OUTPUT 3 "MemOp";
v0x5cb7957bdc60_0 .var "ALUAsrc", 0 0;
v0x5cb7957bdd70_0 .var "ALUBsrc", 1 0;
v0x5cb7957bde80_0 .var "ALUctr", 3 0;
v0x5cb7957bdf70_0 .var "Branch", 2 0;
v0x5cb7957be030_0 .var "ExtOp", 2 0;
v0x5cb7957be140_0 .var "MemOp", 2 0;
v0x5cb7957be220_0 .var "MemWr", 0 0;
v0x5cb7957be2e0_0 .var "MemtoReg", 0 0;
v0x5cb7957be3a0_0 .var "RegWr", 0 0;
v0x5cb7957be460_0 .net "func3", 2 0, L_0x5cb7957c3260;  1 drivers
v0x5cb7957be540_0 .net "func7", 6 0, L_0x5cb7957c3440;  1 drivers
v0x5cb7957be620_0 .net "op", 6 0, L_0x5cb7957c3160;  1 drivers
E_0x5cb7957bdc00 .event edge, v0x5cb7957be620_0, v0x5cb7957be460_0, v0x5cb7957be540_0;
S_0x5cb7957be880 .scope module, "my_IG" "Imm_Gen" 7 51, 19 1 0, S_0x5cb7957b6190;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 3 "ExtOp";
    .port_info 2 /OUTPUT 32 "imm";
v0x5cb7957beb00_0 .net "ExtOp", 2 0, v0x5cb7957be030_0;  alias, 1 drivers
v0x5cb7957bebe0_0 .var "imm", 31 0;
v0x5cb7957becd0_0 .net "instr", 31 0, v0x5cb795734fe0_0;  alias, 1 drivers
E_0x5cb7957bea80 .event edge, v0x5cb7957be030_0, v0x5cb795734fe0_0;
S_0x5cb7957bedd0 .scope module, "my_PC" "PC" 7 29, 20 1 0, S_0x5cb7957b6190;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "NextPC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "clrn";
    .port_info 3 /OUTPUT 32 "Pc";
v0x5cb7957bf000_0 .net "CLK", 0 0, v0x5cb7957c26f0_0;  alias, 1 drivers
v0x5cb7957bf0a0_0 .net "NextPC", 31 0, v0x5cb7957bf6f0_0;  alias, 1 drivers
v0x5cb7957bf180_0 .var "Pc", 31 0;
v0x5cb7957bf270_0 .net "clrn", 0 0, v0x5cb7957c2d60_0;  alias, 1 drivers
S_0x5cb7957bf3a0 .scope module, "my_PCMux" "PCMux" 7 21, 21 1 0, S_0x5cb7957b6190;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "imm";
    .port_info 1 /INPUT 32 "rs1";
    .port_info 2 /INPUT 32 "Pc";
    .port_info 3 /INPUT 1 "PCAsrc";
    .port_info 4 /INPUT 1 "PCBsrc";
    .port_info 5 /OUTPUT 32 "NextPC";
v0x5cb7957bf6f0_0 .var "NextPC", 31 0;
v0x5cb7957bf7d0_0 .net "PCAsrc", 0 0, v0x5cb7957bd700_0;  alias, 1 drivers
v0x5cb7957bf8a0_0 .net "PCBsrc", 0 0, v0x5cb7957bd7a0_0;  alias, 1 drivers
v0x5cb7957bf9a0_0 .net "Pc", 31 0, v0x5cb7957bf180_0;  alias, 1 drivers
v0x5cb7957bfa40_0 .net "imm", 31 0, v0x5cb7957bebe0_0;  alias, 1 drivers
v0x5cb7957bfb30_0 .net "rs1", 31 0, v0x5cb7957c05f0_0;  alias, 1 drivers
E_0x5cb7957bf660/0 .event edge, v0x5cb7957bd700_0, v0x5cb7957b7170_0, v0x5cb7957bd7a0_0, v0x5cb7957b7040_0;
E_0x5cb7957bf660/1 .event edge, v0x5cb7957b7250_0;
E_0x5cb7957bf660 .event/or E_0x5cb7957bf660/0, E_0x5cb7957bf660/1;
S_0x5cb7957bfd00 .scope module, "my_RF" "Reg_File" 7 39, 22 1 0, S_0x5cb7957b6190;
 .timescale -9 -11;
    .port_info 0 /INPUT 5 "Ra";
    .port_info 1 /INPUT 5 "Rb";
    .port_info 2 /INPUT 5 "Rw";
    .port_info 3 /INPUT 32 "busW";
    .port_info 4 /INPUT 1 "RegWr";
    .port_info 5 /INPUT 1 "WrClk";
    .port_info 6 /INPUT 1 "clrn";
    .port_info 7 /OUTPUT 32 "busA";
    .port_info 8 /OUTPUT 32 "busB";
v0x5cb7957c0150_0 .net "Ra", 4 0, L_0x5cb7957c2e90;  1 drivers
v0x5cb7957c0250_0 .net "Rb", 4 0, L_0x5cb7957c2fc0;  1 drivers
v0x5cb7957c0330_0 .net "RegWr", 0 0, v0x5cb7957be3a0_0;  alias, 1 drivers
v0x5cb7957c03d0_0 .net "Rw", 4 0, L_0x5cb7957c3090;  1 drivers
v0x5cb7957c0470_0 .net "WrClk", 0 0, v0x5cb7957c26f0_0;  alias, 1 drivers
v0x5cb7957c05f0_0 .var "busA", 31 0;
v0x5cb7957c06b0_0 .var "busB", 31 0;
v0x5cb7957c0770_0 .net "busW", 31 0, o0x740db2580ff8;  alias, 0 drivers
v0x5cb7957c0850_0 .net "clrn", 0 0, v0x5cb7957c2d60_0;  alias, 1 drivers
v0x5cb7957c0980 .array "regfile", 31 0, 31 0;
v0x5cb7957c0980_0 .array/port v0x5cb7957c0980, 0;
v0x5cb7957c0980_1 .array/port v0x5cb7957c0980, 1;
v0x5cb7957c0980_2 .array/port v0x5cb7957c0980, 2;
E_0x5cb7957bf580/0 .event edge, v0x5cb7957c0150_0, v0x5cb7957c0980_0, v0x5cb7957c0980_1, v0x5cb7957c0980_2;
v0x5cb7957c0980_3 .array/port v0x5cb7957c0980, 3;
v0x5cb7957c0980_4 .array/port v0x5cb7957c0980, 4;
v0x5cb7957c0980_5 .array/port v0x5cb7957c0980, 5;
v0x5cb7957c0980_6 .array/port v0x5cb7957c0980, 6;
E_0x5cb7957bf580/1 .event edge, v0x5cb7957c0980_3, v0x5cb7957c0980_4, v0x5cb7957c0980_5, v0x5cb7957c0980_6;
v0x5cb7957c0980_7 .array/port v0x5cb7957c0980, 7;
v0x5cb7957c0980_8 .array/port v0x5cb7957c0980, 8;
v0x5cb7957c0980_9 .array/port v0x5cb7957c0980, 9;
v0x5cb7957c0980_10 .array/port v0x5cb7957c0980, 10;
E_0x5cb7957bf580/2 .event edge, v0x5cb7957c0980_7, v0x5cb7957c0980_8, v0x5cb7957c0980_9, v0x5cb7957c0980_10;
v0x5cb7957c0980_11 .array/port v0x5cb7957c0980, 11;
v0x5cb7957c0980_12 .array/port v0x5cb7957c0980, 12;
v0x5cb7957c0980_13 .array/port v0x5cb7957c0980, 13;
v0x5cb7957c0980_14 .array/port v0x5cb7957c0980, 14;
E_0x5cb7957bf580/3 .event edge, v0x5cb7957c0980_11, v0x5cb7957c0980_12, v0x5cb7957c0980_13, v0x5cb7957c0980_14;
v0x5cb7957c0980_15 .array/port v0x5cb7957c0980, 15;
v0x5cb7957c0980_16 .array/port v0x5cb7957c0980, 16;
v0x5cb7957c0980_17 .array/port v0x5cb7957c0980, 17;
v0x5cb7957c0980_18 .array/port v0x5cb7957c0980, 18;
E_0x5cb7957bf580/4 .event edge, v0x5cb7957c0980_15, v0x5cb7957c0980_16, v0x5cb7957c0980_17, v0x5cb7957c0980_18;
v0x5cb7957c0980_19 .array/port v0x5cb7957c0980, 19;
v0x5cb7957c0980_20 .array/port v0x5cb7957c0980, 20;
v0x5cb7957c0980_21 .array/port v0x5cb7957c0980, 21;
v0x5cb7957c0980_22 .array/port v0x5cb7957c0980, 22;
E_0x5cb7957bf580/5 .event edge, v0x5cb7957c0980_19, v0x5cb7957c0980_20, v0x5cb7957c0980_21, v0x5cb7957c0980_22;
v0x5cb7957c0980_23 .array/port v0x5cb7957c0980, 23;
v0x5cb7957c0980_24 .array/port v0x5cb7957c0980, 24;
v0x5cb7957c0980_25 .array/port v0x5cb7957c0980, 25;
v0x5cb7957c0980_26 .array/port v0x5cb7957c0980, 26;
E_0x5cb7957bf580/6 .event edge, v0x5cb7957c0980_23, v0x5cb7957c0980_24, v0x5cb7957c0980_25, v0x5cb7957c0980_26;
v0x5cb7957c0980_27 .array/port v0x5cb7957c0980, 27;
v0x5cb7957c0980_28 .array/port v0x5cb7957c0980, 28;
v0x5cb7957c0980_29 .array/port v0x5cb7957c0980, 29;
v0x5cb7957c0980_30 .array/port v0x5cb7957c0980, 30;
E_0x5cb7957bf580/7 .event edge, v0x5cb7957c0980_27, v0x5cb7957c0980_28, v0x5cb7957c0980_29, v0x5cb7957c0980_30;
v0x5cb7957c0980_31 .array/port v0x5cb7957c0980, 31;
E_0x5cb7957bf580/8 .event edge, v0x5cb7957c0980_31, v0x5cb7957c0250_0;
E_0x5cb7957bf580 .event/or E_0x5cb7957bf580/0, E_0x5cb7957bf580/1, E_0x5cb7957bf580/2, E_0x5cb7957bf580/3, E_0x5cb7957bf580/4, E_0x5cb7957bf580/5, E_0x5cb7957bf580/6, E_0x5cb7957bf580/7, E_0x5cb7957bf580/8;
    .scope S_0x5cb7956cf7a0;
T_0 ;
    %pushi/vec4 2294419, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cb795774ec0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5cb7956cf7a0;
T_1 ;
    %wait E_0x5cb7956f9790;
    %load/vec4 v0x5cb795738a30_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb795774ec0, 4;
    %assign/vec4 v0x5cb795734fe0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5cb7957bf3a0;
T_2 ;
    %wait E_0x5cb7957bf660;
    %load/vec4 v0x5cb7957bf7d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5cb7957bf9a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5cb7957bf6f0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5cb7957bf8a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5cb7957bf9a0_0;
    %load/vec4 v0x5cb7957bfa40_0;
    %add;
    %store/vec4 v0x5cb7957bf6f0_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5cb7957bfb30_0;
    %load/vec4 v0x5cb7957bfa40_0;
    %add;
    %store/vec4 v0x5cb7957bf6f0_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5cb7957bedd0;
T_3 ;
    %wait E_0x5cb7956c6fb0;
    %load/vec4 v0x5cb7957bf270_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cb7957bf180_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5cb7957bf0a0_0;
    %assign/vec4 v0x5cb7957bf180_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5cb7957bfd00;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cb7957c0980, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x5cb7957bfd00;
T_5 ;
    %wait E_0x5cb7957bf580;
    %load/vec4 v0x5cb7957c0150_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb7957c05f0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5cb7957c0150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957c0980, 4;
    %store/vec4 v0x5cb7957c05f0_0, 0, 32;
T_5.1 ;
    %load/vec4 v0x5cb7957c0250_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb7957c06b0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5cb7957c0250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957c0980, 4;
    %store/vec4 v0x5cb7957c06b0_0, 0, 32;
T_5.3 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5cb7957bfd00;
T_6 ;
    %wait E_0x5cb7956c6fb0;
    %load/vec4 v0x5cb7957c0850_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5cb7957c0330_0;
    %load/vec4 v0x5cb7957c03d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5cb7957c0770_0;
    %load/vec4 v0x5cb7957c03d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957c0980, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5cb7957be880;
T_7 ;
    %wait E_0x5cb7957bea80;
    %load/vec4 v0x5cb7957beb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb7957bebe0_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cb7957bebe0_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5cb7957bebe0_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cb7957bebe0_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bebe0_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cb7957becd0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bebe0_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5cb7957bda20;
T_8 ;
    %wait E_0x5cb7957bdc00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bdc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957be140_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %load/vec4 v0x5cb7957be620_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bdc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957be140_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %jmp T_8.10;
T_8.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.10;
T_8.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957bdc60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.10;
T_8.2 ;
    %load/vec4 v0x5cb7957be460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.20;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.20;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.20;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.20;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.20;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.20;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.20;
T_8.17 ;
    %load/vec4 v0x5cb7957be540_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.21, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
T_8.21 ;
    %jmp T_8.20;
T_8.18 ;
    %load/vec4 v0x5cb7957be540_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.26;
T_8.23 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bdc60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.26;
T_8.24 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bdc60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.26;
T_8.26 ;
    %pop/vec4 1;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.3 ;
    %load/vec4 v0x5cb7957be460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %jmp T_8.35;
T_8.27 ;
    %load/vec4 v0x5cb7957be540_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.39;
T_8.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %jmp T_8.39;
T_8.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.39;
T_8.39 ;
    %pop/vec4 1;
    %jmp T_8.35;
T_8.28 ;
    %load/vec4 v0x5cb7957be540_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
T_8.40 ;
    %jmp T_8.35;
T_8.29 ;
    %load/vec4 v0x5cb7957be540_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
T_8.42 ;
    %jmp T_8.35;
T_8.30 ;
    %load/vec4 v0x5cb7957be540_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.44, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
T_8.44 ;
    %jmp T_8.35;
T_8.31 ;
    %load/vec4 v0x5cb7957be540_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
T_8.46 ;
    %jmp T_8.35;
T_8.32 ;
    %load/vec4 v0x5cb7957be540_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.49, 6;
    %jmp T_8.50;
T_8.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.50;
T_8.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.50;
T_8.50 ;
    %pop/vec4 1;
    %jmp T_8.35;
T_8.33 ;
    %load/vec4 v0x5cb7957be540_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.51, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
T_8.51 ;
    %jmp T_8.35;
T_8.34 ;
    %load/vec4 v0x5cb7957be540_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
T_8.53 ;
    %jmp T_8.35;
T_8.35 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957bdc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x5cb7957be460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.55, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bdc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.57;
T_8.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957bdc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.57;
T_8.57 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x5cb7957be460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.58, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.59, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.60, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.61, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.62, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.63, 6;
    %jmp T_8.64;
T_8.58 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.64;
T_8.59 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.64;
T_8.60 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.64;
T_8.61 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.64;
T_8.62 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.64;
T_8.63 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5cb7957bdf70_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5cb7957bde80_0, 0, 4;
    %jmp T_8.64;
T_8.64 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x5cb7957be460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.65, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.66, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.67, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.68, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.69, 6;
    %jmp T_8.70;
T_8.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be2e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.70;
T_8.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be2e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cb7957be140_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.70;
T_8.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be2e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5cb7957be140_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.70;
T_8.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be2e0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5cb7957be140_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.70;
T_8.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be2e0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5cb7957be140_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.70;
T_8.70 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x5cb7957be460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.71, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.72, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.73, 6;
    %jmp T_8.74;
T_8.71 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957be140_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.74;
T_8.72 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be220_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cb7957be140_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.74;
T_8.73 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5cb7957be030_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957be220_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5cb7957be140_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cb7957bdd70_0, 0, 2;
    %jmp T_8.74;
T_8.74 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5cb7957b6780;
T_9 ;
    %wait E_0x5cb7957b6c50;
    %load/vec4 v0x5cb7957b6cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb7957b6e70_0, 0, 32;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x5cb7957b7250_0;
    %store/vec4 v0x5cb7957b6e70_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x5cb7957b7170_0;
    %store/vec4 v0x5cb7957b6e70_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5cb7957b6780;
T_10 ;
    %wait E_0x5cb7957b6bd0;
    %load/vec4 v0x5cb7957b6d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb7957b6f60_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x5cb7957b7330_0;
    %store/vec4 v0x5cb7957b6f60_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x5cb7957b7040_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cb7957b6f60_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5cb7957b6f60_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5cb7957b7520;
T_11 ;
    %wait E_0x5cb7957b77b0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957b79d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957b7b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957b7c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957b7910_0, 0, 1;
    %load/vec4 v0x5cb7957b7810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957b7910_0, 0, 1;
    %jmp T_11.17;
T_11.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957b7910_0, 0, 1;
    %jmp T_11.17;
T_11.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957b7910_0, 0, 1;
    %jmp T_11.17;
T_11.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957b7b80_0, 0, 1;
    %jmp T_11.17;
T_11.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957b7b80_0, 0, 1;
    %jmp T_11.17;
T_11.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957b7c90_0, 0, 1;
    %jmp T_11.17;
T_11.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957b7c90_0, 0, 1;
    %jmp T_11.17;
T_11.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %jmp T_11.17;
T_11.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %jmp T_11.17;
T_11.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %jmp T_11.17;
T_11.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %jmp T_11.17;
T_11.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957b79d0_0, 0, 1;
    %jmp T_11.17;
T_11.11 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957b79d0_0, 0, 1;
    %jmp T_11.17;
T_11.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %jmp T_11.17;
T_11.13 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %jmp T_11.17;
T_11.14 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %jmp T_11.17;
T_11.15 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5cb7957b7aa0_0, 0, 3;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5cb7957b9570;
T_12 ;
    %wait E_0x5cb7957b97b0;
    %load/vec4 v0x5cb7957b9a90_0;
    %load/vec4 v0x5cb7957b9b60_0;
    %parti/s 1, 0, 2;
    %xor;
    %store/vec4 v0x5cb7957b9cf0_0, 0, 1;
    %load/vec4 v0x5cb7957b9900_0;
    %load/vec4 v0x5cb7957b9840_0;
    %xor;
    %store/vec4 v0x5cb7957b9db0_0, 0, 1;
    %load/vec4 v0x5cb7957b9e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5cb7957b9b60_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %store/vec4 v0x5cb7957b99f0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5cb7957b9b60_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.5, 8;
T_12.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.5, 8;
 ; End of false expr.
    %blend;
T_12.5;
    %store/vec4 v0x5cb7957b99f0_0, 0, 1;
T_12.1 ;
    %load/vec4 v0x5cb7957b9b60_0;
    %store/vec4 v0x5cb7957b9c50_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5cb7957b6410;
T_13 ;
    %wait E_0x5cb79579fab0;
    %load/vec4 v0x5cb7957bc500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb7957bc010_0, 0, 32;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v0x5cb7957bcc20_0;
    %store/vec4 v0x5cb7957bc010_0, 0, 32;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v0x5cb7957bcea0_0;
    %store/vec4 v0x5cb7957bc010_0, 0, 32;
    %jmp T_13.9;
T_13.2 ;
    %load/vec4 v0x5cb7957bcf40_0;
    %store/vec4 v0x5cb7957bc010_0, 0, 32;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v0x5cb7957bc150_0;
    %store/vec4 v0x5cb7957bc010_0, 0, 32;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v0x5cb7957bc800_0;
    %store/vec4 v0x5cb7957bc010_0, 0, 32;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v0x5cb7957bcea0_0;
    %store/vec4 v0x5cb7957bc010_0, 0, 32;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x5cb7957bc730_0;
    %store/vec4 v0x5cb7957bc010_0, 0, 32;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x5cb7957bc690_0;
    %store/vec4 v0x5cb7957bc010_0, 0, 32;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5cb7957bd250;
T_14 ;
    %wait E_0x5cb7957b76d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %load/vec4 v0x5cb7957bd4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.7;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.7;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x5cb7957bd840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x5cb7957bd840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %jmp T_14.13;
T_14.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.13;
T_14.13 ;
    %pop/vec4 1;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x5cb7957bd5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.16;
T_14.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x5cb7957bd5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %jmp T_14.19;
T_14.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.19;
T_14.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957bd7a0_0, 0, 1;
    %jmp T_14.19;
T_14.19 ;
    %pop/vec4 1;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5cb7956cffe0;
T_15 ;
    %wait E_0x5cb79579fce0;
    %load/vec4 v0x5cb7957b55e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957b5a00, 4;
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.10;
T_15.7 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957b5a00, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957b5a00, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957b5a00, 4;
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957b5a00, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957b5a00, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957b5a00, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957b5a00, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.20;
T_15.17 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957b5a00, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.20;
T_15.18 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5cb7957b5a00, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5cb79576c250_0, 0;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5cb7956cffe0;
T_16 ;
    %wait E_0x5cb7956c6fb0;
    %load/vec4 v0x5cb7957b5940_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5cb7957b58a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5cb7957b55e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %jmp T_16.10;
T_16.4 ;
    %load/vec4 v0x5cb79576c1b0_0;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 0, 4;
    %jmp T_16.10;
T_16.5 ;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %jmp T_16.14;
T_16.11 ;
    %load/vec4 v0x5cb79576c1b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 0, 4;
    %jmp T_16.14;
T_16.12 ;
    %load/vec4 v0x5cb79576c1b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 4, 5;
    %jmp T_16.14;
T_16.14 ;
    %pop/vec4 1;
    %jmp T_16.10;
T_16.6 ;
    %load/vec4 v0x5cb79576c1b0_0;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 0, 4;
    %jmp T_16.10;
T_16.7 ;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %jmp T_16.20;
T_16.15 ;
    %load/vec4 v0x5cb79576c1b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 0, 4;
    %jmp T_16.20;
T_16.16 ;
    %load/vec4 v0x5cb79576c1b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 4, 5;
    %jmp T_16.20;
T_16.17 ;
    %load/vec4 v0x5cb79576c1b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 4, 5;
    %jmp T_16.20;
T_16.18 ;
    %load/vec4 v0x5cb79576c1b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 4, 5;
    %jmp T_16.20;
T_16.20 ;
    %pop/vec4 1;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.22, 6;
    %jmp T_16.24;
T_16.21 ;
    %load/vec4 v0x5cb79576c1b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 0, 4;
    %jmp T_16.24;
T_16.22 ;
    %load/vec4 v0x5cb79576c1b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5cb795774f60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cb7957b5a00, 4, 5;
    %jmp T_16.24;
T_16.24 ;
    %pop/vec4 1;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5cb7957b5bc0;
T_17 ;
    %wait E_0x5cb79579fda0;
    %load/vec4 v0x5cb7957b5f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb7957b6020_0, 0, 32;
    %jmp T_17.3;
T_17.0 ;
    %load/vec4 v0x5cb7957b5d70_0;
    %store/vec4 v0x5cb7957b6020_0, 0, 32;
    %jmp T_17.3;
T_17.1 ;
    %load/vec4 v0x5cb7957b5e80_0;
    %store/vec4 v0x5cb7957b6020_0, 0, 32;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5cb7956cf140;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957c26f0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5cb7957c26f0_0;
    %inv;
    %store/vec4 v0x5cb7957c26f0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5cb7956cf140;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957c2d60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cb7957c2af0_0, 0, 32;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cb7957c2d60_0, 0, 1;
    %pushi/vec4 2294419, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cb795774ec0, 4, 0;
    %vpi_call/w 3 60 "$display", "\350\216\267\345\276\227\345\210\260\347\232\204\346\214\207\344\273\244: mem_array = 32'h%h", &A<v0x5cb795774ec0, 0> {0 0 0};
    %vpi_call/w 3 61 "$display", "\345\274\200\345\247\213\346\227\266\347\232\204\346\225\260\346\215\256: Instr = %h", v0x5cb7957c2850_0 {0 0 0};
    %vpi_call/w 3 62 "$display", "Ra(h) = %h, Rb(h) = %h, Rw(h) = %h", v0x5cb7957c0150_0, v0x5cb7957c0250_0, v0x5cb7957c03d0_0 {0 0 0};
    %vpi_call/w 3 63 "$display", "Ra(b) = %b, Rb(b) = %b, Rw(b) = %b", v0x5cb7957c0150_0, v0x5cb7957c0250_0, v0x5cb7957c03d0_0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 3 66 "$display", "\344\270\212\345\215\207\346\262\277\346\225\260\346\215\256:ALU_Result = %b", v0x5cb7957c2580_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cb7957c26f0_0, 0, 1;
    %vpi_call/w 3 70 "$display", "busW = %h", v0x5cb7957c2cc0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "tb_mycpu.v";
    "Instr_Mem/Instr_Mem.v";
    "Data_Mem/Data_Mem.v";
    "Data_Mem/Data_Mux.v";
    "CPU/Mycpu.v";
    "ALU/ALU.v";
    "ALU/ALU_Input_Select.v";
    "ALU/alu_control.v";
    "ALU/adder.v";
    "ALU/adder_less.v";
    "ALU/barrel_shifter.v";
    "ALU/log_and.v";
    "ALU/log_or.v";
    "ALU/log_xor.v";
    "Branch_Cond/Branch_Cond.v";
    "Contr_Gen/Contr_Gen.v";
    "Imm_Gen/Imm_Gen.v";
    "PC/PC.v";
    "PC/PCMux.v";
    "Reg_File/Reg_File.v";
