# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HS_DIGITAL_SAMPLING.srcs/sources_1/new/PARALLELIZERTO6.vhd" \
"../../../../HS_DIGITAL_SAMPLING.srcs/sim_1/new/PARALLELIZER_TB.vhd" \

# Do not sort compile order
nosort
