<!DOCTYPE SimulationProject SYSTEM "hdl-prj.dtd">
<SimulationProject Logfile="verilog.log" Keyfile="..\..\VLogger\verilog.key" Language="Verilog" DelayType="typical" AddTopLevelSignals="1" FileNamesShown="1" HideEmptyLists="1" ShowWatch="1" DumpWatch="0" InteractiveMode="1" ParametersAreWatchable="0" ClearLogBeforeCompile="1" CreateLogFileDuringSim="1" AutoParseProject="0" LanguageTemplate="C:\SYNAPTICAD\templatefiles\diagram.v">
  <DirList>
    <Directory>C:\SYNAPTICAD\</Directory>
    <Directory>C:\VLOGGER\</Directory>
    <Directory>pci_blue_include\</Directory>
  </DirList>
  <LibFileList>
    <File>pci_blue_fifos\test_pci_fifos.v</File>
    <File>pci_blue_fifos\pci_blue_fifos.v</File>
    <File>pci_blue_fifos\pci_blue_fifo_flags.v</File>
    <File>pci_vendor_lib\pci_vendor_lib.v</File>
  </LibFileList>
  <LibDirList>
    <Directory>C:\SYNAPTICAD\lib\verilog\</Directory>
    <Directory>C:\VLOGGER\lib\verilog\</Directory>
  </LibDirList>
  <LibExtensionList>
    <Extension>.v</Extension>
    <Extension>.vo</Extension>
    <Extension>.vh</Extension>
  </LibExtensionList>
</SimulationProject>