{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515002742481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515002742481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 21:05:42 2018 " "Processing started: Wed Jan 03 21:05:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515002742481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515002742481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 151044094 -c project02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 151044094 -c project02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515002742481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1515002742815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_instr_mem " "Found entity 1: mips_instr_mem" {  } { { "mips_instr_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_data_mem " "Found entity 1: mips_data_mem" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_testbench " "Found entity 1: mips_testbench" {  } { { "mips_core_testbench.v" "" { Text "K:/Verilogworkspace/Project3/mips_core_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers_testbench " "Found entity 1: mips_registers_testbench" {  } { { "mips_registers_testbench.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "K:/Verilogworkspace/Project3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_testbench " "Found entity 1: ALU_testbench" {  } { { "ALU_testbench.v" "" { Text "K:/Verilogworkspace/Project3/ALU_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instr_mem_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_instr_mem_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_testbench " "Found entity 1: instruction_testbench" {  } { { "mips_instr_mem_testbench.v" "" { Text "K:/Verilogworkspace/Project3/mips_instr_mem_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_data_mem_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_data_mem_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_data_mem_testbench " "Found entity 1: mips_data_mem_testbench" {  } { { "mips_data_mem_testbench.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515002742890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515002742890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_core " "Elaborating entity \"mips_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1515002742926 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk mips_core.v(61) " "Verilog HDL Always Construct warning at mips_core.v(61): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742929 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_result mips_core.v(63) " "Verilog HDL Always Construct warning at mips_core.v(63): variable \"ALU_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742929 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(69) " "Verilog HDL Always Construct warning at mips_core.v(69): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742930 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk mips_core.v(109) " "Verilog HDL Always Construct warning at mips_core.v(109): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742931 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(112) " "Verilog HDL Always Construct warning at mips_core.v(112): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742931 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_result mips_core.v(114) " "Verilog HDL Always Construct warning at mips_core.v(114): variable \"MEM_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742931 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_result mips_core.v(118) " "Verilog HDL Always Construct warning at mips_core.v(118): variable \"ALU_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742931 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(128) " "Verilog HDL Always Construct warning at mips_core.v(128): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742932 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(131) " "Verilog HDL Always Construct warning at mips_core.v(131): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742932 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(133) " "Verilog HDL Always Construct warning at mips_core.v(133): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742933 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(139) " "Verilog HDL Always Construct warning at mips_core.v(139): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742933 "|mips_core"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC mips_core.v(142) " "Verilog HDL Always Construct warning at mips_core.v(142): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742934 "|mips_core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC mips_core.v(38) " "Verilog HDL Always Construct warning at mips_core.v(38): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742936 "|mips_core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branchadress mips_core.v(38) " "Verilog HDL Always Construct warning at mips_core.v(38): inferring latch(es) for variable \"branchadress\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742937 "|mips_core"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jumpadress mips_core.v(38) " "Verilog HDL Always Construct warning at mips_core.v(38): inferring latch(es) for variable \"jumpadress\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742937 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] mips_core.v(74) " "Inferred latch for \"PC\[0\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742940 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] mips_core.v(74) " "Inferred latch for \"PC\[1\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742940 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[28\] mips_core.v(74) " "Inferred latch for \"PC\[28\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742940 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[29\] mips_core.v(74) " "Inferred latch for \"PC\[29\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742941 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[30\] mips_core.v(74) " "Inferred latch for \"PC\[30\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742941 "|mips_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[31\] mips_core.v(74) " "Inferred latch for \"PC\[31\]\" at mips_core.v(74)" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742941 "|mips_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_registers mips_registers:regblock " "Elaborating entity \"mips_registers\" for hierarchy \"mips_registers:regblock\"" {  } { { "mips_core.v" "regblock" { Text "K:/Verilogworkspace/Project3/mips_core.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515002742962 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk mips_registers.v(12) " "Verilog HDL Always Construct warning at mips_registers.v(12): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742963 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_registers.v(19) " "Verilog HDL warning at mips_registers.v(19): ignoring unsupported system task" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 19 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1515002742965 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal_reg_write mips_registers.v(23) " "Verilog HDL Always Construct warning at mips_registers.v(23): variable \"signal_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002742965 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_registers.v(26) " "Verilog HDL warning at mips_registers.v(26): ignoring unsupported system task" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 26 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1515002742967 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x mips_registers.v(10) " "Verilog HDL Always Construct warning at mips_registers.v(10): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742979 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y mips_registers.v(10) " "Verilog HDL Always Construct warning at mips_registers.v(10): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742979 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_1 mips_registers.v(10) " "Verilog HDL Always Construct warning at mips_registers.v(10): inferring latch(es) for variable \"read_data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742980 "|mips_core|mips_registers:regblock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_2 mips_registers.v(10) " "Verilog HDL Always Construct warning at mips_registers.v(10): inferring latch(es) for variable \"read_data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002742980 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[0\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[0\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742989 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[1\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[1\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742989 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[2\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[2\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742989 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[3\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[3\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[4\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[4\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[5\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[5\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[6\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[6\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[7\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[7\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[8\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[8\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[9\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[9\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[10\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[10\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[11\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[11\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[12\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[12\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[13\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[13\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742990 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[14\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[14\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[15\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[15\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[16\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[16\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[17\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[17\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[18\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[18\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[19\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[19\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[20\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[20\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[21\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[21\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[22\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[22\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[23\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[23\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742991 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[24\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[24\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[25\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[25\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[26\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[26\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[27\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[27\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[28\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[28\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[29\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[29\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[30\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[30\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_2\[31\] mips_registers.v(23) " "Inferred latch for \"read_data_2\[31\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[0\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[0\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[1\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[1\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[2\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[2\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742992 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[3\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[3\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[4\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[4\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[5\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[5\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[6\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[6\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[7\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[7\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[8\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[8\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[9\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[9\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[10\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[10\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[11\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[11\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[12\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[12\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742993 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[13\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[13\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[14\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[14\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[15\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[15\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[16\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[16\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[17\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[17\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[18\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[18\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[19\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[19\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[20\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[20\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[21\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[21\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[22\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[22\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742994 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[23\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[23\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[24\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[24\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[25\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[25\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[26\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[26\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[27\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[27\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[28\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[28\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[29\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[29\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[30\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[30\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_1\[31\] mips_registers.v(23) " "Inferred latch for \"read_data_1\[31\]\" at mips_registers.v(23)" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002742995 "|mips_core|mips_registers:regblock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUblock " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUblock\"" {  } { { "mips_core.v" "ALUblock" { Text "K:/Verilogworkspace/Project3/mips_core.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515002743006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_data_mem mips_data_mem:MEMblock " "Elaborating entity \"mips_data_mem\" for hierarchy \"mips_data_mem:MEMblock\"" {  } { { "mips_core.v" "MEMblock" { Text "K:/Verilogworkspace/Project3/mips_core.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515002743009 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk mips_data_mem.v(14) " "Verilog HDL Always Construct warning at mips_data_mem.v(14): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743011 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_mem_read mips_data_mem.v(16) " "Verilog HDL Always Construct warning at mips_data_mem.v(16): variable \"sig_mem_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743011 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(18) " "Verilog HDL Always Construct warning at mips_data_mem.v(18): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743012 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(20) " "Verilog HDL Always Construct warning at mips_data_mem.v(20): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743013 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(22) " "Verilog HDL Always Construct warning at mips_data_mem.v(22): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743013 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(24) " "Verilog HDL Always Construct warning at mips_data_mem.v(24): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743014 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_mem_write mips_data_mem.v(28) " "Verilog HDL Always Construct warning at mips_data_mem.v(28): variable \"sig_mem_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743019 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(30) " "Verilog HDL Always Construct warning at mips_data_mem.v(30): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743020 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(32) " "Verilog HDL Always Construct warning at mips_data_mem.v(32): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743025 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(34) " "Verilog HDL Always Construct warning at mips_data_mem.v(34): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743026 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode mips_data_mem.v(36) " "Verilog HDL Always Construct warning at mips_data_mem.v(36): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1515002743031 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mips_data_mem.v(38) " "Verilog HDL warning at mips_data_mem.v(38): ignoring unsupported system task" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 38 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1515002743074 "|mips_core|mips_data_mem:MEMblock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data mips_data_mem.v(13) " "Verilog HDL Always Construct warning at mips_data_mem.v(13): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515002743105 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[0\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743152 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[1\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743152 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[2\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743152 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[3\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743152 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[4\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743152 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[5\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[6\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[7\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[8\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[9\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[10\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743153 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[11\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[12\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[13\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[14\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[15\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[16\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[17\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743154 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[18\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[19\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[20\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[21\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[22\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[23\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[24\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743155 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[25\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[26\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[27\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[28\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[29\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[30\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] mips_data_mem.v(14) " "Inferred latch for \"read_data\[31\]\" at mips_data_mem.v(14)" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515002743156 "|mips_core|mips_data_mem:MEMblock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_instr_mem mips_instr_mem:INSblock " "Elaborating entity \"mips_instr_mem\" for hierarchy \"mips_instr_mem:INSblock\"" {  } { { "mips_core.v" "INSblock" { Text "K:/Verilogworkspace/Project3/mips_core.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515002743172 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 254 mips_instr_mem.v(9) " "Verilog HDL warning at mips_instr_mem.v(9): number of words (6) in memory file does not match the number of elements in the address range \[0:254\]" {  } { { "mips_instr_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_instr_mem.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1515002743176 "|mips_core|mips_instr_mem:INSblock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_mem\[254..6\] 0 mips_instr_mem.v(5) " "Net \"instruction_mem\[254..6\]\" at mips_instr_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "mips_instr_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_instr_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1515002743176 "|mips_core|mips_instr_mem:INSblock"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "mips_core.v" "clk" { Text "K:/Verilogworkspace/Project3/mips_core.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1515002743223 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1515002743223 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[12\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[12\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743277 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[9\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[9\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[8\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[8\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[7\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[7\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[6\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[6\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[5\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[5\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[4\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[4\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[3\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[3\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[2\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[2\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[1\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[1\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_data_mem:MEMblock\|read_data\[0\] " "LATCH primitive \"mips_data_mem:MEMblock\|read_data\[0\]\" is permanently disabled" {  } { { "mips_data_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_data_mem.v" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1515002743278 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[12\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[12\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[9\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[9\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[8\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[8\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743283 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[7\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[7\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[5\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[5\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[4\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[4\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[3\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[3\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[2\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[2\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[1\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[1\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_1\[0\] " "LATCH primitive \"mips_registers:regblock\|read_data_1\[0\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[12\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[12\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[9\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[9\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[8\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[8\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[7\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[7\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[5\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[5\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[4\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[4\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[3\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[3\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[2\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[2\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[1\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[1\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_registers:regblock\|read_data_2\[0\] " "LATCH primitive \"mips_registers:regblock\|read_data_2\[0\]\" is permanently enabled" {  } { { "mips_registers.v" "" { Text "K:/Verilogworkspace/Project3/mips_registers.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1515002743285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[28\] " "Latch PC\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC\[9\]~0 " "Ports D and ENA on the latch are fed by the same signal PC\[9\]~0" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515002744216 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515002744216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[29\] " "Latch PC\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC\[9\]~0 " "Ports D and ENA on the latch are fed by the same signal PC\[9\]~0" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515002744217 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515002744217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[30\] " "Latch PC\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC\[9\]~0 " "Ports D and ENA on the latch are fed by the same signal PC\[9\]~0" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515002744217 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515002744217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[31\] " "Latch PC\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC\[9\]~0 " "Ports D and ENA on the latch are fed by the same signal PC\[9\]~0" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515002744217 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515002744217 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] GND " "Pin \"result\[0\]\" is stuck at GND" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515002744304 "|mips_core|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\] GND " "Pin \"result\[1\]\" is stuck at GND" {  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515002744304 "|mips_core|result[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1515002744304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1515002744486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1515002744885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002744885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1515002744931 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1515002744931 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1515002744931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1515002744931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515002744956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 21:05:44 2018 " "Processing ended: Wed Jan 03 21:05:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515002744956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515002744956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515002744956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515002744956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515002748111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515002748111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 21:05:46 2018 " "Processing started: Wed Jan 03 21:05:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515002748111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1515002748111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 151044094 -c project02 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 151044094 -c project02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1515002748112 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1515002748245 ""}
{ "Info" "0" "" "Project  = 151044094" {  } {  } 0 0 "Project  = 151044094" 0 0 "Fitter" 0 0 1515002748245 ""}
{ "Info" "0" "" "Revision = project02" {  } {  } 0 0 "Revision = project02" 0 0 "Fitter" 0 0 1515002748245 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1515002748384 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project02 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"project02\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1515002748412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515002748502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515002748539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515002748539 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1515002749026 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1515002749137 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1515002749929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1515002749929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1515002749929 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1515002749929 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 399 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1515002750077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 401 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1515002750077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 403 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1515002750077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 405 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1515002750077 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 407 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1515002750077 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1515002750077 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1515002750122 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Pin result\[0\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[0] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Pin result\[1\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[1] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Pin result\[2\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[2] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Pin result\[3\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[3] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Pin result\[4\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[4] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Pin result\[5\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[5] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Pin result\[6\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[6] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Pin result\[7\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[7] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[8\] " "Pin result\[8\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[8] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[9\] " "Pin result\[9\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[9] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[10\] " "Pin result\[10\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[10] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[11\] " "Pin result\[11\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[11] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[12\] " "Pin result\[12\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[12] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[13\] " "Pin result\[13\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[13] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[14\] " "Pin result\[14\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[14] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[15\] " "Pin result\[15\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[15] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[16\] " "Pin result\[16\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[16] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[17\] " "Pin result\[17\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[17] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[18\] " "Pin result\[18\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[18] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[19\] " "Pin result\[19\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[19] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[20\] " "Pin result\[20\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[20] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[21\] " "Pin result\[21\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[21] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[22\] " "Pin result\[22\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[22] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[23\] " "Pin result\[23\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[23] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[24\] " "Pin result\[24\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[24] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[25\] " "Pin result\[25\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[25] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[26\] " "Pin result\[26\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[26] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[27\] " "Pin result\[27\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[27] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[28\] " "Pin result\[28\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[28] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[29\] " "Pin result\[29\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[29] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[30\] " "Pin result\[30\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[30] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[31\] " "Pin result\[31\] not assigned to an exact location on the device" {  } { { "k:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "k:/quartus/quartus/bin64/pin_planner.ppl" { result[31] } } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 3 0 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1515002752195 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1515002752195 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1515002753015 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project02.sdc " "Synopsys Design Constraints File file not found: 'project02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1515002753016 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1515002753028 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1515002753028 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~50\|datab " "Node \"Add2~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "Add2~50\|combout " "Node \"Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~51\|datac " "Node \"PC\[27\]~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~51\|combout " "Node \"PC\[27\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "Add0~48\|dataa " "Node \"Add0~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "Add0~48\|combout " "Node \"Add0~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~51\|datad " "Node \"PC\[27\]~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753030 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~48\|datab " "Node \"Add2~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "Add2~48\|combout " "Node \"Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "PC\[26\]~50\|datac " "Node \"PC\[26\]~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "PC\[26\]~50\|combout " "Node \"PC\[26\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "Add0~46\|dataa " "Node \"Add0~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "Add0~46\|combout " "Node \"Add0~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""} { "Warning" "WSTA_SCC_NODE" "PC\[26\]~50\|datad " "Node \"PC\[26\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753030 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753030 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~46\|datab " "Node \"Add2~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "Add2~46\|combout " "Node \"Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~49\|datac " "Node \"PC\[25\]~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~49\|combout " "Node \"PC\[25\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "Add0~44\|dataa " "Node \"Add0~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "Add0~44\|combout " "Node \"Add0~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~49\|datad " "Node \"PC\[25\]~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753031 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~44\|datab " "Node \"Add2~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "Add2~44\|combout " "Node \"Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "PC\[24\]~48\|datac " "Node \"PC\[24\]~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "PC\[24\]~48\|combout " "Node \"PC\[24\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|dataa " "Node \"Add0~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|combout " "Node \"Add0~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""} { "Warning" "WSTA_SCC_NODE" "PC\[24\]~48\|datad " "Node \"PC\[24\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753031 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753031 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~42\|datab " "Node \"Add2~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "Add2~42\|combout " "Node \"Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "PC\[23\]~47\|datac " "Node \"PC\[23\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "PC\[23\]~47\|combout " "Node \"PC\[23\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|dataa " "Node \"Add0~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|combout " "Node \"Add0~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "PC\[23\]~46\|datad " "Node \"PC\[23\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "PC\[23\]~46\|combout " "Node \"PC\[23\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "PC\[23\]~47\|dataa " "Node \"PC\[23\]~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753032 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~40\|datab " "Node \"Add2~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "Add2~40\|combout " "Node \"Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "PC\[22\]~45\|datac " "Node \"PC\[22\]~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "PC\[22\]~45\|combout " "Node \"PC\[22\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|dataa " "Node \"Add0~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|combout " "Node \"Add0~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""} { "Warning" "WSTA_SCC_NODE" "PC\[22\]~45\|datad " "Node \"PC\[22\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753032 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753032 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~38\|datab " "Node \"Add2~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add2~38\|combout " "Node \"Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[21\]~44\|datac " "Node \"PC\[21\]~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[21\]~44\|combout " "Node \"PC\[21\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|dataa " "Node \"Add0~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|combout " "Node \"Add0~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[21\]~44\|datad " "Node \"PC\[21\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753033 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~36\|datab " "Node \"Add2~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add2~36\|combout " "Node \"Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[20\]~43\|datac " "Node \"PC\[20\]~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[20\]~43\|combout " "Node \"PC\[20\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|dataa " "Node \"Add0~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|combout " "Node \"Add0~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[20\]~43\|datad " "Node \"PC\[20\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753033 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~34\|datab " "Node \"Add2~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add2~34\|combout " "Node \"Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[19\]~41\|datac " "Node \"PC\[19\]~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[19\]~41\|combout " "Node \"PC\[19\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[19\]~42\|dataa " "Node \"PC\[19\]~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[19\]~42\|combout " "Node \"PC\[19\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|dataa " "Node \"Add0~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|combout " "Node \"Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[19\]~41\|datad " "Node \"PC\[19\]~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753033 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~32\|datab " "Node \"Add2~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add2~32\|combout " "Node \"Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[18\]~39\|datac " "Node \"PC\[18\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[18\]~39\|combout " "Node \"PC\[18\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[18\]~40\|dataa " "Node \"PC\[18\]~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[18\]~40\|combout " "Node \"PC\[18\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|dataa " "Node \"Add0~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|combout " "Node \"Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""} { "Warning" "WSTA_SCC_NODE" "PC\[18\]~39\|datad " "Node \"PC\[18\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753033 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753033 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~30\|datab " "Node \"Add2~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "Add2~30\|combout " "Node \"Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "PC\[17\]~38\|datac " "Node \"PC\[17\]~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "PC\[17\]~38\|combout " "Node \"PC\[17\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "PC\[17\]~76\|datac " "Node \"PC\[17\]~76\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "PC\[17\]~76\|combout " "Node \"PC\[17\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|dataa " "Node \"Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|combout " "Node \"Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "PC\[17\]~38\|datad " "Node \"PC\[17\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753035 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~28\|datab " "Node \"Add2~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "Add2~28\|combout " "Node \"Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "PC\[16\]~37\|datac " "Node \"PC\[16\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "PC\[16\]~37\|combout " "Node \"PC\[16\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "PC\[16\]~75\|datac " "Node \"PC\[16\]~75\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "PC\[16\]~75\|combout " "Node \"PC\[16\]~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|dataa " "Node \"Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|combout " "Node \"Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""} { "Warning" "WSTA_SCC_NODE" "PC\[16\]~37\|datad " "Node \"PC\[16\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753035 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753035 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~26\|datab " "Node \"Add2~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "Add2~26\|combout " "Node \"Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "PC\[15\]~36\|datac " "Node \"PC\[15\]~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "PC\[15\]~36\|combout " "Node \"PC\[15\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "PC\[15\]~74\|datac " "Node \"PC\[15\]~74\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "PC\[15\]~74\|combout " "Node \"PC\[15\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|dataa " "Node \"Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|combout " "Node \"Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "PC\[15\]~36\|datad " "Node \"PC\[15\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753036 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~24\|datab " "Node \"Add2~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "Add2~24\|combout " "Node \"Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "PC\[14\]~35\|datac " "Node \"PC\[14\]~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "PC\[14\]~35\|combout " "Node \"PC\[14\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|dataa " "Node \"Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "PC\[14\]~34\|datad " "Node \"PC\[14\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "PC\[14\]~34\|combout " "Node \"PC\[14\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""} { "Warning" "WSTA_SCC_NODE" "PC\[14\]~35\|dataa " "Node \"PC\[14\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753036 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753036 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~22\|datab " "Node \"Add2~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "Add2~22\|combout " "Node \"Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "PC\[13\]~33\|datab " "Node \"PC\[13\]~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "PC\[13\]~33\|combout " "Node \"PC\[13\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "PC\[13\]~73\|datac " "Node \"PC\[13\]~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "PC\[13\]~73\|combout " "Node \"PC\[13\]~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|dataa " "Node \"Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "PC\[13\]~33\|datad " "Node \"PC\[13\]~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753037 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~20\|datab " "Node \"Add2~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "Add2~20\|combout " "Node \"Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "PC\[12\]~31\|datab " "Node \"PC\[12\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "PC\[12\]~31\|combout " "Node \"PC\[12\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "PC\[12\]~30\|dataa " "Node \"PC\[12\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "PC\[12\]~30\|combout " "Node \"PC\[12\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""} { "Warning" "WSTA_SCC_NODE" "PC\[12\]~31\|dataa " "Node \"PC\[12\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753037 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753037 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~18\|datab " "Node \"Add2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "Add2~18\|combout " "Node \"Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "PC\[11\]~72\|datac " "Node \"PC\[11\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "PC\[11\]~72\|combout " "Node \"PC\[11\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "PC\[11\]~29\|datac " "Node \"PC\[11\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "PC\[11\]~29\|combout " "Node \"PC\[11\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|dataa " "Node \"Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "PC\[11\]~29\|dataa " "Node \"PC\[11\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753038 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~16\|datab " "Node \"Add2~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "Add2~16\|combout " "Node \"Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "PC\[10\]~71\|datac " "Node \"PC\[10\]~71\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "PC\[10\]~71\|combout " "Node \"PC\[10\]~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "PC\[10\]~28\|datac " "Node \"PC\[10\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "PC\[10\]~28\|combout " "Node \"PC\[10\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|dataa " "Node \"Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""} { "Warning" "WSTA_SCC_NODE" "PC\[10\]~28\|dataa " "Node \"PC\[10\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753038 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753038 ""}
{ "Warning" "WSTA_SCC_LOOP" "226 " "Found combinational loop of 226 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\[3\]~64\|combout " "Node \"PC\[3\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux14~0\|datab " "Node \"INSblock\|Mux14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux14~0\|combout " "Node \"INSblock\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datab " "Node \"always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|combout " "Node \"always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~26\|datab " "Node \"PC\[25\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~26\|combout " "Node \"PC\[25\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~61\|datad " "Node \"PC\[5\]~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~61\|combout " "Node \"PC\[5\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~62\|dataa " "Node \"PC\[5\]~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~62\|combout " "Node \"PC\[5\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux14~0\|datad " "Node \"INSblock\|Mux14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~0\|datad " "Node \"INSblock\|Mux19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~0\|combout " "Node \"INSblock\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~78\|datab " "Node \"PC\[7\]~78\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~78\|combout " "Node \"PC\[7\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~57\|datab " "Node \"PC\[7\]~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~57\|combout " "Node \"PC\[7\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|dataa " "Node \"Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cout " "Node \"Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cin " "Node \"Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cout " "Node \"Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cin " "Node \"Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~53\|dataa " "Node \"PC\[9\]~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~53\|combout " "Node \"PC\[9\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~54\|dataa " "Node \"PC\[9\]~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~54\|combout " "Node \"PC\[9\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|dataa " "Node \"Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~0\|dataa " "Node \"INSblock\|Mux1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~0\|combout " "Node \"INSblock\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux3~0\|datab " "Node \"INSblock\|Mux3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux3~0\|combout " "Node \"INSblock\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~32\|datab " "Node \"PC\[27\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~32\|combout " "Node \"PC\[27\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~54\|datac " "Node \"PC\[9\]~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~56\|datac " "Node \"PC\[8\]~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~56\|combout " "Node \"PC\[8\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|dataa " "Node \"Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~55\|dataa " "Node \"PC\[8\]~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~55\|combout " "Node \"PC\[8\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~56\|dataa " "Node \"PC\[8\]~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~12\|datab " "Node \"Add2~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~12\|cout " "Node \"Add2~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~14\|cin " "Node \"Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~14\|combout " "Node \"Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~54\|datab " "Node \"PC\[9\]~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~12\|combout " "Node \"Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~56\|datab " "Node \"PC\[8\]~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~0\|datab " "Node \"INSblock\|Mux1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~60\|datac " "Node \"PC\[4\]~60\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~60\|combout " "Node \"PC\[4\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux3~0\|dataa " "Node \"INSblock\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux14~0\|datac " "Node \"INSblock\|Mux14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~0\|datac " "Node \"INSblock\|Mux19~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~0\|datac " "Node \"INSblock\|Mux16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~0\|combout " "Node \"INSblock\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~79\|datab " "Node \"PC\[6\]~79\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~79\|combout " "Node \"PC\[6\]~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~58\|datac " "Node \"PC\[6\]~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~58\|combout " "Node \"PC\[6\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|dataa " "Node \"Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cout " "Node \"Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cin " "Node \"Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~57\|dataa " "Node \"PC\[7\]~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~10\|datab " "Node \"Add2~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~10\|cout " "Node \"Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~12\|cin " "Node \"Add2~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~10\|combout " "Node \"Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~78\|datac " "Node \"PC\[7\]~78\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|combout " "Node \"Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~58\|dataa " "Node \"PC\[6\]~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|datab " "Node \"Add2~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|cout " "Node \"Add2~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~10\|cin " "Node \"Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|combout " "Node \"Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~79\|datac " "Node \"PC\[6\]~79\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~0\|datad " "Node \"INSblock\|Mux1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~1\|datab " "Node \"INSblock\|Mux16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~1\|combout " "Node \"INSblock\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~61\|datac " "Node \"PC\[5\]~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~59\|datac " "Node \"PC\[4\]~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~59\|combout " "Node \"PC\[4\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~60\|dataa " "Node \"PC\[4\]~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~53\|datac " "Node \"PC\[9\]~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~14\|dataa " "Node \"Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~55\|datac " "Node \"PC\[8\]~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~12\|dataa " "Node \"Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|dataa " "Node \"Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|dataa " "Node \"Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|combout " "Node \"Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~62\|datab " "Node \"PC\[5\]~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|cout " "Node \"Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|cin " "Node \"Add2~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|dataa " "Node \"Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|combout " "Node \"Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~60\|datab " "Node \"PC\[4\]~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|cout " "Node \"Add2~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|cin " "Node \"Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|dataa " "Node \"Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cout " "Node \"Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cin " "Node \"Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cout " "Node \"Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cin " "Node \"Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~61\|dataa " "Node \"PC\[5\]~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|datab " "Node \"Add2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~59\|dataa " "Node \"PC\[4\]~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|datab " "Node \"Add2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~1\|datac " "Node \"INSblock\|Mux1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~1\|combout " "Node \"INSblock\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux30~1\|datab " "Node \"INSblock\|Mux30~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux30~1\|combout " "Node \"INSblock\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~63\|dataa " "Node \"PC\[3\]~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~63\|combout " "Node \"PC\[3\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~64\|datab " "Node \"PC\[3\]~64\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|dataa " "Node \"Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|combout " "Node \"Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~63\|datab " "Node \"PC\[3\]~63\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|cout " "Node \"Add2~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|cin " "Node \"Add2~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datab " "Node \"Equal0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|combout " "Node \"Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~26\|datac " "Node \"PC\[25\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~32\|dataa " "Node \"PC\[27\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC~27\|dataa " "Node \"PC~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC~27\|combout " "Node \"PC~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~63\|datad " "Node \"PC\[3\]~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~61\|datab " "Node \"PC\[5\]~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~59\|datab " "Node \"PC\[4\]~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~53\|datab " "Node \"PC\[9\]~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~55\|datab " "Node \"PC\[8\]~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~78\|datad " "Node \"PC\[7\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~79\|datad " "Node \"PC\[6\]~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~77\|datad " "Node \"PC\[2\]~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~77\|combout " "Node \"PC\[2\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~52\|dataa " "Node \"PC\[2\]~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~52\|combout " "Node \"PC\[2\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~26\|dataa " "Node \"PC\[25\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC~27\|datac " "Node \"PC~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux14~0\|dataa " "Node \"INSblock\|Mux14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux15~0\|dataa " "Node \"INSblock\|Mux15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux15~0\|combout " "Node \"INSblock\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datac " "Node \"always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux30~1\|dataa " "Node \"INSblock\|Mux30~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~0\|dataa " "Node \"INSblock\|Mux19~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~0\|dataa " "Node \"INSblock\|Mux16~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|dataa " "Node \"Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~64\|dataa " "Node \"PC\[3\]~64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|datab " "Node \"Add2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|cout " "Node \"Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cin " "Node \"Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datac " "Node \"Equal0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|dataa " "Node \"Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|combout " "Node \"Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datad " "Node \"Equal0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~0\|dataa " "Node \"INSblock\|Mux31~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~0\|combout " "Node \"INSblock\|Mux31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~77\|datab " "Node \"PC\[2\]~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~1\|datab " "Node \"INSblock\|Mux31~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~1\|combout " "Node \"INSblock\|Mux31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|dataa " "Node \"Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|combout " "Node \"Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~77\|datac " "Node \"PC\[2\]~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|cout " "Node \"Add2~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|cin " "Node \"Add2~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|datab " "Node \"Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~52\|datad " "Node \"PC\[2\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~32\|datad " "Node \"PC\[27\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|dataa " "Node \"Equal0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|combout " "Node \"Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~58\|datad " "Node \"PC\[6\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datac " "Node \"Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~0\|datac " "Node \"INSblock\|Mux31~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux15~0\|datac " "Node \"INSblock\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~62\|datac " "Node \"PC\[5\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC~27\|datab " "Node \"PC~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datad " "Node \"Equal0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~26\|datad " "Node \"PC\[25\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~77\|dataa " "Node \"PC\[2\]~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|dataa " "Node \"always0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~78\|dataa " "Node \"PC\[7\]~78\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~1\|dataa " "Node \"INSblock\|Mux19~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~1\|combout " "Node \"INSblock\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~10\|dataa " "Node \"Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~79\|dataa " "Node \"PC\[6\]~79\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~1\|dataa " "Node \"INSblock\|Mux16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|dataa " "Node \"Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~1\|dataa " "Node \"INSblock\|Mux1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~1\|dataa " "Node \"INSblock\|Mux31~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add2~14\|datab " "Node \"Add2~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~0\|datac " "Node \"INSblock\|Mux1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~1\|datab " "Node \"INSblock\|Mux19~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~0\|datad " "Node \"INSblock\|Mux16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~1\|datad " "Node \"INSblock\|Mux1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datad " "Node \"Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datad " "Node \"Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~0\|datad " "Node \"INSblock\|Mux31~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux15~0\|datad " "Node \"INSblock\|Mux15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux3~0\|datac " "Node \"INSblock\|Mux3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~59\|datad " "Node \"PC\[4\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~53\|datad " "Node \"PC\[9\]~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~55\|datad " "Node \"PC\[8\]~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~57\|datad " "Node \"PC\[7\]~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~58\|datab " "Node \"PC\[6\]~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~52\|datac " "Node \"PC\[2\]~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~64\|datad " "Node \"PC\[3\]~64\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~32\|datac " "Node \"PC\[27\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "PC~27\|datad " "Node \"PC~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux15~0\|datab " "Node \"INSblock\|Mux15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux30~1\|datac " "Node \"INSblock\|Mux30~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~0\|datab " "Node \"INSblock\|Mux19~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~0\|datab " "Node \"INSblock\|Mux16~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datab " "Node \"Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datab " "Node \"Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~0\|datab " "Node \"INSblock\|Mux31~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux3~0\|datad " "Node \"INSblock\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002753040 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_instr_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_instr_mem.v" 10 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1515002753040 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "226 " "Design contains combinational loop of 226 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1515002753051 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1515002753054 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1515002753055 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1515002753055 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1515002753079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PC\[30\]~67  " "Automatically promoted node PC\[30\]~67 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1515002753127 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 74 -1 0 } } { "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "k:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[30]~67 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515002753127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1515002753518 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1515002753536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1515002753536 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1515002753537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1515002753537 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1515002753541 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1515002753541 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1515002753541 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1515002753542 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1515002753542 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1515002753542 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1515002753559 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1515002753559 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1515002753559 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1515002753576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1515002753576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1515002753576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1515002753576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1515002753576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1515002753576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1515002753576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1515002753576 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1515002753576 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1515002753576 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515002753648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1515002755621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515002755903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1515002755935 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1515002756365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515002756365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1515002756614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "K:/Verilogworkspace/Project3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1515002757430 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1515002757430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515002757636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1515002757636 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1515002757636 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1515002757636 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1515002757702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1515002757783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1515002758335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1515002758371 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1515002758824 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515002759369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/Verilogworkspace/Project3/output_files/project02.fit.smsg " "Generated suppressed messages file K:/Verilogworkspace/Project3/output_files/project02.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1515002761098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 401 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 401 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515002761618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 21:06:01 2018 " "Processing ended: Wed Jan 03 21:06:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515002761618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515002761618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515002761618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1515002761618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1515002764313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515002764314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 21:06:04 2018 " "Processing started: Wed Jan 03 21:06:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515002764314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1515002764314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 151044094 -c project02 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 151044094 -c project02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1515002764314 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1515002765968 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1515002766081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515002766687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 21:06:06 2018 " "Processing ended: Wed Jan 03 21:06:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515002766687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515002766687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515002766687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1515002766687 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1515002767304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1515002768346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515002768347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 21:06:07 2018 " "Processing started: Wed Jan 03 21:06:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515002768347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515002768347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 151044094 -c project02 " "Command: quartus_sta 151044094 -c project02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515002768347 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1515002768433 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1515002768572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1515002768572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1515002768656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1515002768656 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1515002768894 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project02.sdc " "Synopsys Design Constraints File file not found: 'project02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1515002768945 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1515002768945 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1515002768945 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~50\|dataa " "Node \"Add2~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768946 ""} { "Warning" "WSTA_SCC_NODE" "Add2~50\|combout " "Node \"Add2~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768946 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~51\|datad " "Node \"PC\[27\]~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768946 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~51\|combout " "Node \"PC\[27\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768946 ""} { "Warning" "WSTA_SCC_NODE" "Add0~48\|dataa " "Node \"Add0~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768946 ""} { "Warning" "WSTA_SCC_NODE" "Add0~48\|combout " "Node \"Add0~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768946 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~51\|dataa " "Node \"PC\[27\]~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768946 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768946 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~48\|datab " "Node \"Add2~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "Add2~48\|combout " "Node \"Add2~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "PC\[26\]~50\|datad " "Node \"PC\[26\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "PC\[26\]~50\|combout " "Node \"PC\[26\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "Add0~46\|datab " "Node \"Add0~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "Add0~46\|combout " "Node \"Add0~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "PC\[26\]~50\|dataa " "Node \"PC\[26\]~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768947 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~46\|datab " "Node \"Add2~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "Add2~46\|combout " "Node \"Add2~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~49\|datac " "Node \"PC\[25\]~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~49\|combout " "Node \"PC\[25\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "Add0~44\|datab " "Node \"Add0~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "Add0~44\|combout " "Node \"Add0~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~49\|datad " "Node \"PC\[25\]~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768947 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768947 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~44\|datab " "Node \"Add2~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "Add2~44\|combout " "Node \"Add2~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "PC\[24\]~48\|datad " "Node \"PC\[24\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "PC\[24\]~48\|combout " "Node \"PC\[24\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|datab " "Node \"Add0~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|combout " "Node \"Add0~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "PC\[24\]~48\|dataa " "Node \"PC\[24\]~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768948 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~42\|datab " "Node \"Add2~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "Add2~42\|combout " "Node \"Add2~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "PC\[23\]~47\|datab " "Node \"PC\[23\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "PC\[23\]~47\|combout " "Node \"PC\[23\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|datab " "Node \"Add0~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|combout " "Node \"Add0~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "PC\[23\]~46\|datab " "Node \"PC\[23\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "PC\[23\]~46\|combout " "Node \"PC\[23\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""} { "Warning" "WSTA_SCC_NODE" "PC\[23\]~47\|datac " "Node \"PC\[23\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768948 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768948 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~40\|datab " "Node \"Add2~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "Add2~40\|combout " "Node \"Add2~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "PC\[22\]~45\|datad " "Node \"PC\[22\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "PC\[22\]~45\|combout " "Node \"PC\[22\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|datab " "Node \"Add0~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|combout " "Node \"Add0~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "PC\[22\]~45\|datac " "Node \"PC\[22\]~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768949 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~38\|datab " "Node \"Add2~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "Add2~38\|combout " "Node \"Add2~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "PC\[21\]~44\|datac " "Node \"PC\[21\]~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "PC\[21\]~44\|combout " "Node \"PC\[21\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|dataa " "Node \"Add0~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|combout " "Node \"Add0~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""} { "Warning" "WSTA_SCC_NODE" "PC\[21\]~44\|datad " "Node \"PC\[21\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768949 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768949 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~36\|dataa " "Node \"Add2~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768950 ""} { "Warning" "WSTA_SCC_NODE" "Add2~36\|combout " "Node \"Add2~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768950 ""} { "Warning" "WSTA_SCC_NODE" "PC\[20\]~43\|datad " "Node \"PC\[20\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768950 ""} { "Warning" "WSTA_SCC_NODE" "PC\[20\]~43\|combout " "Node \"PC\[20\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768950 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|datab " "Node \"Add0~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768950 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|combout " "Node \"Add0~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768950 ""} { "Warning" "WSTA_SCC_NODE" "PC\[20\]~43\|datac " "Node \"PC\[20\]~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768950 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768950 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~34\|dataa " "Node \"Add2~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768951 ""} { "Warning" "WSTA_SCC_NODE" "Add2~34\|combout " "Node \"Add2~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768951 ""} { "Warning" "WSTA_SCC_NODE" "PC\[19\]~41\|datad " "Node \"PC\[19\]~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768951 ""} { "Warning" "WSTA_SCC_NODE" "PC\[19\]~41\|combout " "Node \"PC\[19\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768951 ""} { "Warning" "WSTA_SCC_NODE" "PC\[19\]~42\|datab " "Node \"PC\[19\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768951 ""} { "Warning" "WSTA_SCC_NODE" "PC\[19\]~42\|combout " "Node \"PC\[19\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768951 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|dataa " "Node \"Add0~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768951 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|combout " "Node \"Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768951 ""} { "Warning" "WSTA_SCC_NODE" "PC\[19\]~41\|dataa " "Node \"PC\[19\]~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768951 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768951 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~32\|dataa " "Node \"Add2~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "Add2~32\|combout " "Node \"Add2~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "PC\[18\]~39\|datad " "Node \"PC\[18\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "PC\[18\]~39\|combout " "Node \"PC\[18\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "PC\[18\]~40\|datab " "Node \"PC\[18\]~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "PC\[18\]~40\|combout " "Node \"PC\[18\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|dataa " "Node \"Add0~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|combout " "Node \"Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "PC\[18\]~39\|datac " "Node \"PC\[18\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768952 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~30\|datab " "Node \"Add2~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "Add2~30\|combout " "Node \"Add2~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "PC\[17\]~38\|datad " "Node \"PC\[17\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "PC\[17\]~38\|combout " "Node \"PC\[17\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "PC\[17\]~76\|datab " "Node \"PC\[17\]~76\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "PC\[17\]~76\|combout " "Node \"PC\[17\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|dataa " "Node \"Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|combout " "Node \"Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""} { "Warning" "WSTA_SCC_NODE" "PC\[17\]~38\|dataa " "Node \"PC\[17\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768952 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768952 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~28\|datab " "Node \"Add2~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768953 ""} { "Warning" "WSTA_SCC_NODE" "Add2~28\|combout " "Node \"Add2~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768953 ""} { "Warning" "WSTA_SCC_NODE" "PC\[16\]~37\|datac " "Node \"PC\[16\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768953 ""} { "Warning" "WSTA_SCC_NODE" "PC\[16\]~37\|combout " "Node \"PC\[16\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768953 ""} { "Warning" "WSTA_SCC_NODE" "PC\[16\]~75\|datac " "Node \"PC\[16\]~75\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768953 ""} { "Warning" "WSTA_SCC_NODE" "PC\[16\]~75\|combout " "Node \"PC\[16\]~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768953 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|datab " "Node \"Add0~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768953 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|combout " "Node \"Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768953 ""} { "Warning" "WSTA_SCC_NODE" "PC\[16\]~37\|datad " "Node \"PC\[16\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768953 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768953 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~26\|datab " "Node \"Add2~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768954 ""} { "Warning" "WSTA_SCC_NODE" "Add2~26\|combout " "Node \"Add2~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768954 ""} { "Warning" "WSTA_SCC_NODE" "PC\[15\]~36\|datad " "Node \"PC\[15\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768954 ""} { "Warning" "WSTA_SCC_NODE" "PC\[15\]~36\|combout " "Node \"PC\[15\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768954 ""} { "Warning" "WSTA_SCC_NODE" "PC\[15\]~74\|datab " "Node \"PC\[15\]~74\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768954 ""} { "Warning" "WSTA_SCC_NODE" "PC\[15\]~74\|combout " "Node \"PC\[15\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768954 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|datab " "Node \"Add0~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768954 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|combout " "Node \"Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768954 ""} { "Warning" "WSTA_SCC_NODE" "PC\[15\]~36\|datab " "Node \"PC\[15\]~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768954 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768954 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~24\|dataa " "Node \"Add2~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "Add2~24\|combout " "Node \"Add2~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "PC\[14\]~35\|datad " "Node \"PC\[14\]~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "PC\[14\]~35\|combout " "Node \"PC\[14\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|dataa " "Node \"Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "PC\[14\]~34\|dataa " "Node \"PC\[14\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "PC\[14\]~34\|combout " "Node \"PC\[14\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "PC\[14\]~35\|datab " "Node \"PC\[14\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768955 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~22\|datab " "Node \"Add2~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "Add2~22\|combout " "Node \"Add2~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "PC\[13\]~33\|datad " "Node \"PC\[13\]~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "PC\[13\]~33\|combout " "Node \"PC\[13\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "PC\[13\]~73\|datad " "Node \"PC\[13\]~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "PC\[13\]~73\|combout " "Node \"PC\[13\]~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|datab " "Node \"Add0~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""} { "Warning" "WSTA_SCC_NODE" "PC\[13\]~33\|datab " "Node \"PC\[13\]~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768955 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768955 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~20\|datab " "Node \"Add2~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "Add2~20\|combout " "Node \"Add2~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "PC\[12\]~31\|datab " "Node \"PC\[12\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "PC\[12\]~31\|combout " "Node \"PC\[12\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "PC\[12\]~30\|datab " "Node \"PC\[12\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "PC\[12\]~30\|combout " "Node \"PC\[12\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "PC\[12\]~31\|datad " "Node \"PC\[12\]~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768956 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~18\|datab " "Node \"Add2~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "Add2~18\|combout " "Node \"Add2~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "PC\[11\]~72\|datac " "Node \"PC\[11\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "PC\[11\]~72\|combout " "Node \"PC\[11\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "PC\[11\]~29\|datab " "Node \"PC\[11\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "PC\[11\]~29\|combout " "Node \"PC\[11\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|datab " "Node \"Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""} { "Warning" "WSTA_SCC_NODE" "PC\[11\]~29\|dataa " "Node \"PC\[11\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768956 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768956 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add2~16\|datab " "Node \"Add2~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768957 ""} { "Warning" "WSTA_SCC_NODE" "Add2~16\|combout " "Node \"Add2~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768957 ""} { "Warning" "WSTA_SCC_NODE" "PC\[10\]~71\|dataa " "Node \"PC\[10\]~71\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768957 ""} { "Warning" "WSTA_SCC_NODE" "PC\[10\]~71\|combout " "Node \"PC\[10\]~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768957 ""} { "Warning" "WSTA_SCC_NODE" "PC\[10\]~28\|datad " "Node \"PC\[10\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768957 ""} { "Warning" "WSTA_SCC_NODE" "PC\[10\]~28\|combout " "Node \"PC\[10\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768957 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|datab " "Node \"Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768957 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768957 ""} { "Warning" "WSTA_SCC_NODE" "PC\[10\]~28\|dataa " "Node \"PC\[10\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768957 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768957 ""}
{ "Warning" "WSTA_SCC_LOOP" "226 " "Found combinational loop of 226 nodes" { { "Warning" "WSTA_SCC_NODE" "PC\[3\]~64\|combout " "Node \"PC\[3\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datad " "Node \"Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|dataa " "Node \"Equal0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|combout " "Node \"Equal0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~26\|datac " "Node \"PC\[25\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~26\|combout " "Node \"PC\[25\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~52\|dataa " "Node \"PC\[2\]~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~52\|combout " "Node \"PC\[2\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~52\|datab " "Node \"PC\[2\]~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datab " "Node \"Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|combout " "Node \"Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datac " "Node \"Equal0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~0\|datab " "Node \"INSblock\|Mux19~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~0\|combout " "Node \"INSblock\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~1\|datac " "Node \"INSblock\|Mux19~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~1\|combout " "Node \"INSblock\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~10\|datab " "Node \"Add2~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~10\|cout " "Node \"Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~12\|cin " "Node \"Add2~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~12\|combout " "Node \"Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~56\|datac " "Node \"PC\[8\]~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~56\|combout " "Node \"PC\[8\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~0\|dataa " "Node \"INSblock\|Mux1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~0\|combout " "Node \"INSblock\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~77\|datab " "Node \"PC\[2\]~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~77\|combout " "Node \"PC\[2\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~52\|datad " "Node \"PC\[2\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~1\|datad " "Node \"INSblock\|Mux19~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~78\|datab " "Node \"PC\[7\]~78\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~78\|combout " "Node \"PC\[7\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~57\|dataa " "Node \"PC\[7\]~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~57\|combout " "Node \"PC\[7\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|dataa " "Node \"Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cout " "Node \"Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cin " "Node \"Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cout " "Node \"Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cin " "Node \"Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~53\|datab " "Node \"PC\[9\]~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~53\|combout " "Node \"PC\[9\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~54\|datab " "Node \"PC\[9\]~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~54\|combout " "Node \"PC\[9\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|datab " "Node \"Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~0\|datab " "Node \"INSblock\|Mux1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~14\|datab " "Node \"Add2~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~14\|combout " "Node \"Add2~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~54\|datad " "Node \"PC\[9\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~55\|dataa " "Node \"PC\[8\]~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~55\|combout " "Node \"PC\[8\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~56\|datad " "Node \"PC\[8\]~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~12\|dataa " "Node \"Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~12\|cout " "Node \"Add2~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~14\|cin " "Node \"Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~10\|dataa " "Node \"Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~10\|combout " "Node \"Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~78\|dataa " "Node \"PC\[7\]~78\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~57\|datac " "Node \"PC\[7\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~0\|datad " "Node \"INSblock\|Mux1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~79\|dataa " "Node \"PC\[6\]~79\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~79\|combout " "Node \"PC\[6\]~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~58\|dataa " "Node \"PC\[6\]~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~58\|combout " "Node \"PC\[6\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~0\|datac " "Node \"INSblock\|Mux1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|dataa " "Node \"Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|combout " "Node \"Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|datab " "Node \"Add2~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|cout " "Node \"Add2~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~10\|cin " "Node \"Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|combout " "Node \"Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~79\|datac " "Node \"PC\[6\]~79\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~58\|datac " "Node \"PC\[6\]~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cout " "Node \"Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cin " "Node \"Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~1\|datab " "Node \"INSblock\|Mux1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~1\|combout " "Node \"INSblock\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datab " "Node \"Equal0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux30~1\|datab " "Node \"INSblock\|Mux30~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux30~1\|combout " "Node \"INSblock\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~63\|dataa " "Node \"PC\[3\]~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~63\|combout " "Node \"PC\[3\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~64\|datac " "Node \"PC\[3\]~64\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|dataa " "Node \"Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|combout " "Node \"Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~63\|datac " "Node \"PC\[3\]~63\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|cout " "Node \"Add2~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|cin " "Node \"Add2~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|combout " "Node \"Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~60\|datac " "Node \"PC\[4\]~60\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~60\|combout " "Node \"PC\[4\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datac " "Node \"Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~0\|datac " "Node \"INSblock\|Mux19~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~0\|datac " "Node \"INSblock\|Mux16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~0\|combout " "Node \"INSblock\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~79\|datab " "Node \"PC\[6\]~79\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~1\|dataa " "Node \"INSblock\|Mux16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~1\|combout " "Node \"INSblock\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~53\|dataa " "Node \"PC\[9\]~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~14\|dataa " "Node \"Add2~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~55\|datac " "Node \"PC\[8\]~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~12\|datab " "Node \"Add2~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|dataa " "Node \"Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|dataa " "Node \"Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|cout " "Node \"Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~8\|cin " "Node \"Add2~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|combout " "Node \"Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~62\|dataa " "Node \"PC\[5\]~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~62\|combout " "Node \"PC\[5\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|dataa " "Node \"Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~0\|dataa " "Node \"INSblock\|Mux19~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~1\|dataa " "Node \"INSblock\|Mux1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~0\|dataa " "Node \"INSblock\|Mux31~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~0\|combout " "Node \"INSblock\|Mux31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~77\|dataa " "Node \"PC\[2\]~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~1\|datab " "Node \"INSblock\|Mux31~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~1\|combout " "Node \"INSblock\|Mux31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|dataa " "Node \"Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|combout " "Node \"Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~77\|datac " "Node \"PC\[2\]~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|cout " "Node \"Add2~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|cin " "Node \"Add2~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux14~0\|datad " "Node \"INSblock\|Mux14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux14~0\|combout " "Node \"INSblock\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datab " "Node \"always0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|combout " "Node \"always0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~26\|dataa " "Node \"PC\[25\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC~27\|dataa " "Node \"PC~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC~27\|combout " "Node \"PC~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~63\|datab " "Node \"PC\[3\]~63\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~53\|datad " "Node \"PC\[9\]~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~55\|datad " "Node \"PC\[8\]~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~78\|datad " "Node \"PC\[7\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~79\|datad " "Node \"PC\[6\]~79\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~61\|datad " "Node \"PC\[5\]~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~61\|combout " "Node \"PC\[5\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~62\|datad " "Node \"PC\[5\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~59\|datad " "Node \"PC\[4\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~59\|combout " "Node \"PC\[4\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~60\|datad " "Node \"PC\[4\]~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[2\]~77\|datad " "Node \"PC\[2\]~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~32\|dataa " "Node \"PC\[27\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~32\|combout " "Node \"PC\[27\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~54\|datac " "Node \"PC\[9\]~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~56\|dataa " "Node \"PC\[8\]~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~60\|dataa " "Node \"PC\[4\]~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~62\|datac " "Node \"PC\[5\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux15~0\|datad " "Node \"INSblock\|Mux15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux15~0\|combout " "Node \"INSblock\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datad " "Node \"always0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux3~0\|dataa " "Node \"INSblock\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux3~0\|combout " "Node \"INSblock\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~26\|datab " "Node \"PC\[25\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC~27\|datab " "Node \"PC~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datad " "Node \"Equal0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|combout " "Node \"Equal0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~58\|datab " "Node \"PC\[6\]~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~32\|datad " "Node \"PC\[27\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cout " "Node \"Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cin " "Node \"Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|datab " "Node \"Add2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~61\|datab " "Node \"PC\[5\]~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~0\|datad " "Node \"INSblock\|Mux16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|datab " "Node \"Add2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|cout " "Node \"Add2~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~6\|cin " "Node \"Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~61\|datac " "Node \"PC\[5\]~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~59\|datac " "Node \"PC\[4\]~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux1~1\|datac " "Node \"INSblock\|Mux1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~0\|datac " "Node \"INSblock\|Mux31~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux14~0\|datac " "Node \"INSblock\|Mux14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux15~0\|datac " "Node \"INSblock\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux3~0\|datac " "Node \"INSblock\|Mux3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|dataa " "Node \"Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~59\|datab " "Node \"PC\[4\]~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~4\|dataa " "Node \"Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cout " "Node \"Add0~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cin " "Node \"Add0~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~1\|datad " "Node \"INSblock\|Mux31~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "always0~0\|datac " "Node \"always0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux3~0\|datab " "Node \"INSblock\|Mux3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~1\|datac " "Node \"INSblock\|Mux16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~2\|datad " "Node \"Equal0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|dataa " "Node \"Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~78\|datac " "Node \"PC\[7\]~78\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~0\|dataa " "Node \"INSblock\|Mux16~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux30~1\|datad " "Node \"INSblock\|Mux30~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~0\|datab " "Node \"INSblock\|Mux31~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~0\|datab " "Node \"Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux14~0\|dataa " "Node \"INSblock\|Mux14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux15~0\|dataa " "Node \"INSblock\|Mux15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~32\|datac " "Node \"PC\[27\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datab " "Node \"Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~64\|datab " "Node \"PC\[3\]~64\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add2~2\|datab " "Node \"Add2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|cout " "Node \"Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|cin " "Node \"Add0~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC~27\|datad " "Node \"PC~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[25\]~26\|datad " "Node \"PC\[25\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[9\]~53\|datac " "Node \"PC\[9\]~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[8\]~55\|datab " "Node \"PC\[8\]~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[6\]~58\|datad " "Node \"PC\[6\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[4\]~59\|dataa " "Node \"PC\[4\]~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[5\]~61\|dataa " "Node \"PC\[5\]~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[7\]~57\|datad " "Node \"PC\[7\]~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[3\]~64\|datad " "Node \"PC\[3\]~64\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~3\|datac " "Node \"Equal0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC\[27\]~32\|datab " "Node \"PC\[27\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "PC~27\|datac " "Node \"PC~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~1\|datad " "Node \"Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux19~0\|datad " "Node \"INSblock\|Mux19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux16~0\|datab " "Node \"INSblock\|Mux16~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux30~1\|datac " "Node \"INSblock\|Mux30~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux31~0\|datad " "Node \"INSblock\|Mux31~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux14~0\|datab " "Node \"INSblock\|Mux14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux15~0\|datab " "Node \"INSblock\|Mux15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "INSblock\|Mux3~0\|datad " "Node \"INSblock\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|dataa " "Node \"Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515002768959 ""}  } { { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 22 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 50 -1 0 } } { "mips_instr_mem.v" "" { Text "K:/Verilogworkspace/Project3/mips_instr_mem.v" 10 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 131 -1 0 } } { "mips_core.v" "" { Text "K:/Verilogworkspace/Project3/mips_core.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1515002768959 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "226 " "Design contains combinational loop of 226 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Quartus II" 0 -1 1515002768971 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1515002768974 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1515002768974 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1515002768974 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1515002768975 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1515002768982 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1515002768984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002768985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769027 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1515002769054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1515002769114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1515002769804 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1515002769841 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1515002769841 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1515002769844 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1515002769844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769856 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1515002769863 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1515002769972 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1515002769972 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1515002769976 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1515002769976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515002769987 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1515002770157 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1515002770158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 400 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 400 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515002770251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 21:06:10 2018 " "Processing ended: Wed Jan 03 21:06:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515002770251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515002770251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515002770251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515002770251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515002772303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515002772303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 21:06:12 2018 " "Processing started: Wed Jan 03 21:06:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515002772303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515002772303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 151044094 -c project02 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 151044094 -c project02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515002772303 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_6_1200mv_85c_slow.vo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_6_1200mv_85c_slow.vo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_6_1200mv_0c_slow.vo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_6_1200mv_0c_slow.vo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_min_1200mv_0c_fast.vo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_min_1200mv_0c_fast.vo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773185 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02.vo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02.vo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773242 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_6_1200mv_85c_v_slow.sdo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_6_1200mv_85c_v_slow.sdo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773411 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_6_1200mv_0c_v_slow.sdo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_6_1200mv_0c_v_slow.sdo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773457 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_min_1200mv_0c_v_fast.sdo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_min_1200mv_0c_v_fast.sdo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "project02_v.sdo K:/Verilogworkspace/Project3/simulation/modelsim/ simulation " "Generated file project02_v.sdo in folder \"K:/Verilogworkspace/Project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1515002773545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515002773584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 21:06:13 2018 " "Processing ended: Wed Jan 03 21:06:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515002773584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515002773584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515002773584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515002773584 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 884 s " "Quartus II Full Compilation was successful. 0 errors, 884 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515002774183 ""}
