# Digital-Lock-Simulation-in-Verilog
Takes 12-bit binary number password into simulation; given 3 trials, if correct combination, lock unlocks; otherwise, lock resets
