

================================================================
== Vivado HLS Report for 'kernel_wrapper'
================================================================
* Date:           Sat Jun 27 18:13:59 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj
* Solution:       sol
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12307|    12307| 0.123 ms | 0.123 ms |  12307|  12307|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.m00_axi_input_buffer.in_data       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 2                                    |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.in_data.m00_axi_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 13 14 }
  Pipeline-2 : II = 1, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%in_data_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in_data)"   --->   Operation 24 'read' 'in_data_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_data1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in_data_read, i32 2, i32 63)"   --->   Operation 25 'partselect' 'in_data1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = zext i62 %in_data1 to i64"   --->   Operation 26 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m00_axi_addr = getelementptr i32* %m00_axi, i64 %empty"   --->   Operation 27 'getelementptr' 'm00_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer = alloca [8192 x i32], align 16" [../kernel_wrapper_cmodel.cpp:41]   --->   Operation 28 'alloca' 'm00_axi_input_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer = alloca [8192 x i32], align 16" [../kernel_wrapper_cmodel.cpp:42]   --->   Operation 29 'alloca' 'm00_axi_output_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 30 [7/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 30 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 31 [6/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 31 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 32 [5/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 32 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 33 [4/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 33 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 34 [3/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 34 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 35 [2/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 35 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m00_axi), !map !10"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @kernel_wrapper_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m00_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../kernel_wrapper_cmodel.cpp:30]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in_data, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../kernel_wrapper_cmodel.cpp:32]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %out_data, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../kernel_wrapper_cmodel.cpp:33]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../kernel_wrapper_cmodel.cpp:34]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../kernel_wrapper_cmodel.cpp:35]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 43 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 44 [1/1] (0.65ns)   --->   "br label %burst.rd.header" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.65>

State 9 <SV = 8> <Delay = 1.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%phi_ln50 = phi i13 [ 0, %0 ], [ %add_ln50, %burstread.region ]" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 45 'phi' 'phi_ln50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (1.00ns)   --->   "%icmp_ln50 = icmp eq i13 %phi_ln50, -4096" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 46 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 47 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.82ns)   --->   "%add_ln50 = add i13 %phi_ln50, 1" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 48 'add' 'add_ln50' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %burst.rd.end.preheader, label %burstread.region" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 50 [1/1] (8.75ns)   --->   "%m00_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m00_axi_addr)" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 50 'read' 'm00_axi_addr_read' <Predicate = (!icmp_ln50)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 51 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 52 'specpipeline' 'empty_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([36 x i8]* @memcpy_OC_m00_axi_input_buffer_OC_in_data_str) nounwind" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 53 'specloopname' 'empty_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i13 %phi_ln50 to i64" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 54 'zext' 'zext_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr = getelementptr [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln50" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 55 'getelementptr' 'm00_axi_input_buffer_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (1.23ns)   --->   "store i32 %m00_axi_addr_read, i32* %m00_axi_input_buffer_addr, align 4" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 56 'store' <Predicate = (!icmp_ln50)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 57 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../kernel_wrapper_cmodel.cpp:50]   --->   Operation 58 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.65>
ST_12 : Operation 59 [1/1] (0.65ns)   --->   "br label %burst.rd.end"   --->   Operation 59 'br' <Predicate = true> <Delay = 0.65>

State 13 <SV = 10> <Delay = 1.29>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ %i, %1 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 60 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind"   --->   Operation 61 'specpipeline' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (1.00ns)   --->   "%icmp_ln53 = icmp eq i13 %i_0, -4096" [../kernel_wrapper_cmodel.cpp:53]   --->   Operation 62 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.82ns)   --->   "%i = add i13 %i_0, 1" [../kernel_wrapper_cmodel.cpp:53]   --->   Operation 64 'add' 'i' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %burst.wr.header.preheader, label %1" [../kernel_wrapper_cmodel.cpp:53]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i13 %i_0 to i64" [../kernel_wrapper_cmodel.cpp:54]   --->   Operation 66 'zext' 'zext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln54" [../kernel_wrapper_cmodel.cpp:54]   --->   Operation 67 'getelementptr' 'm00_axi_input_buffer_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 68 [2/2] (1.23ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../kernel_wrapper_cmodel.cpp:54]   --->   Operation 68 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln53)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 14 <SV = 11> <Delay = 3.49>
ST_14 : Operation 69 [1/2] (1.23ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../kernel_wrapper_cmodel.cpp:54]   --->   Operation 69 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln53)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 70 [1/1] (1.01ns)   --->   "%add_ln54 = add nsw i32 %m00_axi_input_buffer_load, 1" [../kernel_wrapper_cmodel.cpp:54]   --->   Operation 70 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln54" [../kernel_wrapper_cmodel.cpp:54]   --->   Operation 71 'getelementptr' 'm00_axi_output_buffer_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (1.23ns)   --->   "store i32 %add_ln54, i32* %m00_axi_output_buffer_addr, align 4" [../kernel_wrapper_cmodel.cpp:54]   --->   Operation 72 'store' <Predicate = (!icmp_ln53)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [../kernel_wrapper_cmodel.cpp:53]   --->   Operation 73 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 8.75>
ST_15 : Operation 74 [1/1] (8.75ns)   --->   "%m00_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 74 'writereq' 'm00_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 75 [1/1] (0.65ns)   --->   "br label %burst.wr.header" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.65>

State 16 <SV = 12> <Delay = 1.29>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%phi_ln58 = phi i13 [ %add_ln58, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 76 'phi' 'phi_ln58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (1.00ns)   --->   "%icmp_ln58 = icmp eq i13 %phi_ln58, -4096" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 77 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 78 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 79 [1/1] (0.82ns)   --->   "%add_ln58 = add i13 %phi_ln58, 1" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 79 'add' 'add_ln58' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %memcpy.tail, label %burstwrite.region" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i13 %phi_ln58 to i64" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 81 'zext' 'zext_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln58" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 82 'getelementptr' 'm00_axi_output_buffer_addr_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_16 : Operation 83 [2/2] (1.23ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 83 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 17 <SV = 13> <Delay = 1.23>
ST_17 : Operation 84 [1/2] (1.23ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 84 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln58)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 18 <SV = 14> <Delay = 8.75>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 85 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 86 'specpipeline' 'empty_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopName([41 x i8]* @memcpy_OC_in_data_OC_m00_axi_output_buffer_OC_gep_str) nounwind" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 87 'specloopname' 'empty_12' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : Operation 88 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m00_axi_addr, i32 %m00_axi_output_buffer_load, i4 -1)" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 88 'write' <Predicate = (!icmp_ln58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 89 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 90 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 8.75>
ST_19 : Operation 91 [5/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 91 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 14> <Delay = 8.75>
ST_20 : Operation 92 [4/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 92 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 8.75>
ST_21 : Operation 93 [3/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 93 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 8.75>
ST_22 : Operation 94 [2/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 94 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 8.75>
ST_23 : Operation 95 [1/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../kernel_wrapper_cmodel.cpp:58]   --->   Operation 95 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [../kernel_wrapper_cmodel.cpp:61]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'in_data' [4]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:50) [17]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:50) [17]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:50) [17]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:50) [17]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:50) [17]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:50) [17]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:50) [17]  (8.75 ns)

 <State 9>: 1.01ns
The critical path consists of the following:
	'phi' operation ('phi_ln50', ../kernel_wrapper_cmodel.cpp:50) with incoming values : ('add_ln50', ../kernel_wrapper_cmodel.cpp:50) [20]  (0 ns)
	'icmp' operation ('icmp_ln50', ../kernel_wrapper_cmodel.cpp:50) [21]  (1.01 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:50) [30]  (8.75 ns)

 <State 11>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('m00_axi_input_buffer_addr', ../kernel_wrapper_cmodel.cpp:50) [31]  (0 ns)
	'store' operation ('store_ln50', ../kernel_wrapper_cmodel.cpp:50) of variable 'm00_axi_addr_read', ../kernel_wrapper_cmodel.cpp:50 on array 'm00_axi_input_buffer', ../kernel_wrapper_cmodel.cpp:41 [32]  (1.24 ns)

 <State 12>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../kernel_wrapper_cmodel.cpp:53) [38]  (0.656 ns)

 <State 13>: 1.29ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln53', ../kernel_wrapper_cmodel.cpp:53) [40]  (1.01 ns)
	blocking operation 0.287 ns on control path)

 <State 14>: 3.49ns
The critical path consists of the following:
	'load' operation ('m00_axi_input_buffer_load', ../kernel_wrapper_cmodel.cpp:54) on array 'm00_axi_input_buffer', ../kernel_wrapper_cmodel.cpp:41 [47]  (1.24 ns)
	'add' operation ('add_ln54', ../kernel_wrapper_cmodel.cpp:54) [48]  (1.02 ns)
	'store' operation ('store_ln54', ../kernel_wrapper_cmodel.cpp:54) of variable 'add_ln54', ../kernel_wrapper_cmodel.cpp:54 on array 'm00_axi_output_buffer', ../kernel_wrapper_cmodel.cpp:42 [50]  (1.24 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:58) [53]  (8.75 ns)

 <State 16>: 1.29ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln58', ../kernel_wrapper_cmodel.cpp:58) [57]  (1.01 ns)
	blocking operation 0.287 ns on control path)

 <State 17>: 1.24ns
The critical path consists of the following:
	'load' operation ('m00_axi_output_buffer_load', ../kernel_wrapper_cmodel.cpp:58) on array 'm00_axi_output_buffer', ../kernel_wrapper_cmodel.cpp:42 [67]  (1.24 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:58) [68]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:58) [72]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:58) [72]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:58) [72]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:58) [72]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'm00_axi' (../kernel_wrapper_cmodel.cpp:58) [72]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
