(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param24 = ((({(8'hb0)} + ((8'ha7) ? (8'ha5) : (8'ha7))) ? {(~(8'h9e))} : ((-(8'ha5)) ? ((8'hab) ? (8'h9e) : (8'hab)) : (-(8'hab)))) ? ({((8'ha7) ? (8'hab) : (8'ha2))} ~^ (!((8'ha5) ? (8'ha2) : (8'ha0)))) : (({(8'had)} ? (~|(8'hab)) : ((8'h9f) >> (8'hb0))) ? ((|(8'ha9)) ? {(8'ha1)} : {(8'h9e)}) : (^~(~^(8'ha7))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h40):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire23;
  wire signed [(4'h9):(1'h0)] wire22;
  wire [(4'ha):(1'h0)] wire21;
  wire signed [(2'h2):(1'h0)] wire16;
  wire signed [(2'h3):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire4;
  reg signed [(4'h8):(1'h0)] reg20 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg19 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg18 = (1'h0);
  reg [(4'ha):(1'h0)] reg5 = (1'h0);
  assign y = {wire23,
                 wire22,
                 wire21,
                 wire16,
                 wire6,
                 wire4,
                 reg20,
                 reg19,
                 reg18,
                 reg5,
                 (1'h0)};
  assign wire4 = $unsigned((~|$unsigned(wire2[(3'h4):(2'h3)])));
  always
    @(posedge clk) begin
      reg5 <= (^~$signed($unsigned(wire4)));
    end
  assign wire6 = ({(^~$signed(wire3))} ^ wire2[(3'h4):(1'h0)]);
  module7 #() modinst17 (wire16, clk, wire1, wire3, wire0, wire6);
  always
    @(posedge clk) begin
      reg18 <= ($signed((~&wire16[(2'h2):(2'h2)])) ?
          $unsigned((8'h9e)) : {$unsigned(wire2[(1'h0):(1'h0)])});
      reg19 <= (wire1 ? wire16[(2'h2):(1'h1)] : wire2[(1'h0):(1'h0)]);
      reg20 <= $unsigned(reg19);
    end
  assign wire21 = (($signed($signed((8'haf))) ?
                      (^~$unsigned(wire16)) : ((reg19 ?
                          reg5 : reg18) >>> (wire2 ?
                          wire6 : (8'ha0)))) < (^~$signed((-wire6))));
  assign wire22 = $signed((&wire0));
  assign wire23 = ($unsigned((wire16 ? (-wire3) : (wire16 ^ reg18))) - reg5);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module7  (y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h15):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire11;
  input wire signed [(4'h9):(1'h0)] wire10;
  input wire [(4'hb):(1'h0)] wire9;
  input wire [(2'h2):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire15;
  wire [(4'h9):(1'h0)] wire14;
  wire signed [(2'h2):(1'h0)] wire13;
  wire [(2'h3):(1'h0)] wire12;
  assign y = {wire15, wire14, wire13, wire12, (1'h0)};
  assign wire12 = wire9[(3'h6):(3'h6)];
  assign wire13 = (wire9[(1'h1):(1'h0)] >> (({wire8} && $unsigned(wire12)) ?
                      (-$unsigned(wire11)) : $unsigned($unsigned(wire12))));
  assign wire14 = $unsigned(({wire10} | wire12));
  assign wire15 = wire9;
endmodule