# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Mar 25 2021 00:17:26

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: iCE40UL640, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for LED_Wheel|clk_in
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (LED_Wheel|clk_in:R vs. LED_Wheel|clk_in:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: clk_in
			6.1.2::Path details for port: clk_sys
			6.1.3::Path details for port: n_cs_in
			6.1.4::Path details for port: sdi
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sdo
		6.3::PI to PO Path Details
			6.3.1::Path details for port: clk_out
			6.3.2::Path details for port: n_cs_out
		6.4::Hold Times Path Details
			6.4.1::Path details for port: clk_in
			6.4.2::Path details for port: clk_sys
			6.4.3::Path details for port: n_cs_in
			6.4.4::Path details for port: sdi
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sdo
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: clk_out
			6.6.2::Path details for port: n_cs_out
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: LED_Wheel|clk_in  | Frequency: 16.91 MHz  | Target: 70.82 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
LED_Wheel|clk_in  LED_Wheel|clk_in  14120            -14740      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
clk_in     clk_in      31761        LED_Wheel|clk_in:R     
clk_sys    clk_in      6039         LED_Wheel|clk_in:R     
n_cs_in    clk_in      5377         LED_Wheel|clk_in:R     
sdi        clk_in      32145        LED_Wheel|clk_in:R     


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
sdo        clk_in      15473         LED_Wheel|clk_in:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
clk_sys            clk_out             7181        
n_cs_in            n_cs_out            7181        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
clk_in     clk_in      1322        LED_Wheel|clk_in:R     
clk_sys    clk_in      871         LED_Wheel|clk_in:R     
n_cs_in    clk_in      818         LED_Wheel|clk_in:R     
sdi        clk_in      -7261       LED_Wheel|clk_in:R     


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
sdo        clk_in      13133                 LED_Wheel|clk_in:R     


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
clk_sys            clk_out             6739                
n_cs_in            n_cs_out            6739                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for LED_Wheel|clk_in
**********************************************
Clock: LED_Wheel|clk_in
Frequency: 16.91 MHz | Target: 70.82 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clk_in
Path End         : spi_in.waddr_1_rst_7_LC_4_13_0/sr
Capture Clock    : spi_in.waddr_1_rst_7_LC_4_13_0/clk
Setup Constraint : 7060p
Path slack       : -22505p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)    7060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           5318
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      11954

Launch Clock Arrival Time (LED_Wheel|clk_in:F#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  34459
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      34459
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                         LED_Wheel                      0                 0   COMP  FALL       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   COMP  FALL       1
ipInertedIOPad_clk_in_iopad/DOUT               IO_PAD                       540               540   COMP  FALL       1
ipInertedIOPad_clk_in_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               540   COMP  FALL       1
ipInertedIOPad_clk_in_preio/DIN0               PRE_IO_PIN_TYPE_000001       490              1030   COMP  FALL       1
I__495/I                                       Odrv4                          0              1030  -22505  FALL       1
I__495/O                                       Odrv4                        649              1679  -22505  FALL       1
I__504/I                                       LocalMux                       0              1679  -22505  FALL       1
I__504/O                                       LocalMux                     768              2447  -22505  FALL       1
I__525/I                                       InMux                          0              2447  -22505  FALL       1
I__525/O                                       InMux                        503              2951  -22505  FALL       1
spi_in.data_latch_1_LC_6_13_6/in1              LogicCell40_SEQ_MODE_0000      0              2951  -22505  FALL       1
spi_in.data_latch_1_LC_6_13_6/lcout            LogicCell40_SEQ_MODE_0000   1179              4129  -22505  RISE       2
I__360/I                                       LocalMux                       0              4129  -22505  RISE       1
I__360/O                                       LocalMux                    1099              5229  -22505  RISE       1
I__362/I                                       InMux                          0              5229  -22505  RISE       1
I__362/O                                       InMux                        662              5891  -22505  RISE       1
I__364/I                                       CascadeMux                     0              5891  -22505  RISE       1
I__364/O                                       CascadeMux                     0              5891  -22505  RISE       1
spi_in.data_latch_1_LC_6_13_6/in2              LogicCell40_SEQ_MODE_0000      0              5891  -22505  RISE       1
spi_in.data_latch_1_LC_6_13_6/ltout            LogicCell40_SEQ_MODE_0000    702              6593  -22505  RISE       1
I__359/I                                       CascadeMux                     0              6593  -22505  RISE       1
I__359/O                                       CascadeMux                     0              6593  -22505  RISE       1
spi_in.data_latch_2_LC_6_13_7/in2              LogicCell40_SEQ_MODE_0000      0              6593  -22505  RISE       1
spi_in.data_latch_2_LC_6_13_7/lcout            LogicCell40_SEQ_MODE_0000   1179              7772  -22505  RISE       3
I__487/I                                       LocalMux                       0              7772  -22505  RISE       1
I__487/O                                       LocalMux                    1099              8871  -22505  RISE       1
I__489/I                                       InMux                          0              8871  -22505  RISE       1
I__489/O                                       InMux                        662              9533  -22505  RISE       1
spi_in.data_latch_3_LC_6_13_3/in3              LogicCell40_SEQ_MODE_0000      0              9533  -22505  RISE       1
spi_in.data_latch_3_LC_6_13_3/lcout            LogicCell40_SEQ_MODE_0000    861             10394  -22505  RISE       3
I__436/I                                       LocalMux                       0             10394  -22505  RISE       1
I__436/O                                       LocalMux                    1099             11493  -22505  RISE       1
I__438/I                                       InMux                          0             11493  -22505  RISE       1
I__438/O                                       InMux                        662             12155  -22505  RISE       1
spi_in.data_latch_4_LC_6_13_0/in3              LogicCell40_SEQ_MODE_0000      0             12155  -22505  RISE       1
spi_in.data_latch_4_LC_6_13_0/lcout            LogicCell40_SEQ_MODE_0000    861             13016  -22505  RISE       3
I__427/I                                       LocalMux                       0             13016  -22505  RISE       1
I__427/O                                       LocalMux                    1099             14116  -22505  RISE       1
I__430/I                                       InMux                          0             14116  -22505  RISE       1
I__430/O                                       InMux                        662             14778  -22505  RISE       1
I__433/I                                       CascadeMux                     0             14778  -22505  RISE       1
I__433/O                                       CascadeMux                     0             14778  -22505  RISE       1
spi_in.data_latch_5_LC_6_14_7/in2              LogicCell40_SEQ_MODE_0000      0             14778  -22505  RISE       1
spi_in.data_latch_5_LC_6_14_7/lcout            LogicCell40_SEQ_MODE_0000   1179             15957  -22505  RISE       3
I__422/I                                       LocalMux                       0             15957  -22505  RISE       1
I__422/O                                       LocalMux                    1099             17056  -22505  RISE       1
I__424/I                                       InMux                          0             17056  -22505  RISE       1
I__424/O                                       InMux                        662             17718  -22505  RISE       1
spi_in.data_latch_6_LC_5_14_3/in3              LogicCell40_SEQ_MODE_0000      0             17718  -22505  RISE       1
spi_in.data_latch_6_LC_5_14_3/lcout            LogicCell40_SEQ_MODE_0000    861             18579  -22505  RISE       2
I__265/I                                       LocalMux                       0             18579  -22505  RISE       1
I__265/O                                       LocalMux                    1099             19678  -22505  RISE       1
I__266/I                                       InMux                          0             19678  -22505  RISE       1
I__266/O                                       InMux                        662             20341  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/in3              LogicCell40_SEQ_MODE_0000      0             20341  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/lcout            LogicCell40_SEQ_MODE_0000    861             21201  -22505  RISE       1
I__211/I                                       LocalMux                       0             21201  -22505  RISE       1
I__211/O                                       LocalMux                    1099             22301  -22505  RISE       1
I__212/I                                       InMux                          0             22301  -22505  RISE       1
I__212/O                                       InMux                        662             22963  -22505  RISE       1
I__213/I                                       CascadeMux                     0             22963  -22505  RISE       1
I__213/O                                       CascadeMux                     0             22963  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/in2              LogicCell40_SEQ_MODE_0000      0             22963  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/ltout            LogicCell40_SEQ_MODE_0000    702             23665  -22505  RISE       1
I__210/I                                       CascadeMux                     0             23665  -22505  RISE       1
I__210/O                                       CascadeMux                     0             23665  -22505  RISE       1
spi_in.data_cnt_RNIKC0R5_0_0_LC_5_14_1/in2     LogicCell40_SEQ_MODE_0000      0             23665  -22505  RISE       1
spi_in.data_cnt_RNIKC0R5_0_0_LC_5_14_1/ltout   LogicCell40_SEQ_MODE_0000    702             24367  -22505  RISE       1
I__275/I                                       CascadeMux                     0             24367  -22505  RISE       1
I__275/O                                       CascadeMux                     0             24367  -22505  RISE       1
spi_in.data_cnt_RNI47N56_6_0_LC_5_14_2/in2     LogicCell40_SEQ_MODE_0000      0             24367  -22505  RISE       1
spi_in.data_cnt_RNI47N56_6_0_LC_5_14_2/lcout   LogicCell40_SEQ_MODE_0000   1179             25546  -22505  RISE       3
I__269/I                                       LocalMux                       0             25546  -22505  RISE       1
I__269/O                                       LocalMux                    1099             26645  -22505  RISE       1
I__272/I                                       InMux                          0             26645  -22505  RISE       1
I__272/O                                       InMux                        662             27307  -22505  RISE       1
spi_in.data_cnt_RNI_0_0_LC_5_13_3/in3          LogicCell40_SEQ_MODE_0000      0             27307  -22505  RISE       1
spi_in.data_cnt_RNI_0_0_LC_5_13_3/ltout        LogicCell40_SEQ_MODE_0000    609             27916  -22505  FALL       1
I__238/I                                       CascadeMux                     0             27916  -22505  FALL       1
I__238/O                                       CascadeMux                     0             27916  -22505  FALL       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in2       LogicCell40_SEQ_MODE_0000      0             27916  -22505  FALL       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/ltout     LogicCell40_SEQ_MODE_0000    781             28698  -22505  FALL       1
I__235/I                                       CascadeMux                     0             28698  -22505  FALL       1
I__235/O                                       CascadeMux                     0             28698  -22505  FALL       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/in2    LogicCell40_SEQ_MODE_0000      0             28698  -22505  FALL       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000   1179             29877  -22505  RISE       1
I__233/I                                       LocalMux                       0             29877  -22505  RISE       1
I__233/O                                       LocalMux                    1099             30976  -22505  RISE       1
I__234/I                                       InMux                          0             30976  -22505  RISE       1
I__234/O                                       InMux                        662             31638  -22505  RISE       1
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/in3         LogicCell40_SEQ_MODE_0000      0             31638  -22505  RISE       1
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/lcout       LogicCell40_SEQ_MODE_0000    874             32512  -22505  FALL       1
I__179/I                                       Odrv4                          0             32512  -22505  FALL       1
I__179/O                                       Odrv4                        649             33161  -22505  FALL       1
I__180/I                                       LocalMux                       0             33161  -22505  FALL       1
I__180/O                                       LocalMux                     768             33929  -22505  FALL       1
I__181/I                                       SRMux                          0             33929  -22505  FALL       1
I__181/O                                       SRMux                        530             34459  -22505  FALL       1
spi_in.waddr_1_rst_7_LC_4_13_0/sr              LogicCell40_SEQ_MODE_1010      0             34459  -22505  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__565/I                                   LocalMux                       0              3332  RISE       1
I__565/O                                   LocalMux                    1099              4431  RISE       1
I__572/I                                   ClkMux                         0              4431  RISE       1
I__572/O                                   ClkMux                       887              5318  RISE       1
spi_in.waddr_1_rst_7_LC_4_13_0/clk         LogicCell40_SEQ_MODE_1010      0              5318  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (LED_Wheel|clk_in:R vs. LED_Wheel|clk_in:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_7_LC_1_9_1/lcout
Path End         : spi_in.waddr_1_rst_7_LC_4_13_0/sr
Capture Clock    : spi_in.waddr_1_rst_7_LC_4_13_0/clk
Setup Constraint : 14120p
Path slack       : -14740p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           5318
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      19014

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           7543
+ Clock To Q                                        1391
+ Data Path Delay                                  24820
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      33754
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__578/I                                   Span4Mux_h                     0              4444  RISE       1
I__578/O                                   Span4Mux_h                   517              4961  RISE       1
I__582/I                                   Span4Mux_v                     0              4961  RISE       1
I__582/O                                   Span4Mux_v                   596              5557  RISE       1
I__585/I                                   LocalMux                       0              5557  RISE       1
I__585/O                                   LocalMux                    1099              6656  RISE       1
I__586/I                                   ClkMux                         0              6656  RISE       1
I__586/O                                   ClkMux                       887              7543  RISE       1
spi_in.data_cnt_7_LC_1_9_1/clk             LogicCell40_SEQ_MODE_1011      0              7543  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_7_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1011   1391              8934  -14740  RISE       3
I__165/I                                       Odrv4                          0              8934  -14740  RISE       1
I__165/O                                       Odrv4                        596              9530  -14740  RISE       1
I__168/I                                       Span4Mux_h                     0              9530  -14740  RISE       1
I__168/O                                       Span4Mux_h                   517             10047  -14740  RISE       1
I__171/I                                       LocalMux                       0             10047  -14740  RISE       1
I__171/O                                       LocalMux                    1099             11146  -14740  RISE       1
I__174/I                                       InMux                          0             11146  -14740  RISE       1
I__174/O                                       InMux                        662             11808  -14740  RISE       1
I__175/I                                       CascadeMux                     0             11808  -14740  RISE       1
I__175/O                                       CascadeMux                     0             11808  -14740  RISE       1
spi_in.data_cnt_RNI41G91_0_3_LC_4_11_1/in2     LogicCell40_SEQ_MODE_0000      0             11808  -14740  RISE       1
spi_in.data_cnt_RNI41G91_0_3_LC_4_11_1/lcout   LogicCell40_SEQ_MODE_0000   1179             12987  -14740  RISE       1
I__391/I                                       Odrv4                          0             12987  -14740  RISE       1
I__391/O                                       Odrv4                        596             13583  -14740  RISE       1
I__392/I                                       LocalMux                       0             13583  -14740  RISE       1
I__392/O                                       LocalMux                    1099             14682  -14740  RISE       1
I__393/I                                       InMux                          0             14682  -14740  RISE       1
I__393/O                                       InMux                        662             15344  -14740  RISE       1
spi_in.data_cnt_RNICI083_0_LC_6_11_6/in1       LogicCell40_SEQ_MODE_0000      0             15344  -14740  RISE       1
spi_in.data_cnt_RNICI083_0_LC_6_11_6/lcout     LogicCell40_SEQ_MODE_0000   1179             16523  -14740  RISE       7
I__447/I                                       Odrv4                          0             16523  -14740  RISE       1
I__447/O                                       Odrv4                        596             17119  -14740  RISE       1
I__448/I                                       LocalMux                       0             17119  -14740  RISE       1
I__448/O                                       LocalMux                    1099             18218  -14740  RISE       1
I__452/I                                       InMux                          0             18218  -14740  RISE       1
I__452/O                                       InMux                        662             18881  -14740  RISE       1
spi_in.data_cnt_RNIKC0R5_4_0_LC_6_14_6/in1     LogicCell40_SEQ_MODE_0000      0             18881  -14740  RISE       1
spi_in.data_cnt_RNIKC0R5_4_0_LC_6_14_6/lcout   LogicCell40_SEQ_MODE_0000   1179             20059  -14740  RISE       1
I__434/I                                       LocalMux                       0             20059  -14740  RISE       1
I__434/O                                       LocalMux                    1099             21159  -14740  RISE       1
I__435/I                                       InMux                          0             21159  -14740  RISE       1
I__435/O                                       InMux                        662             21821  -14740  RISE       1
spi_in.data_cnt_RNI47N56_2_0_LC_6_14_0/in3     LogicCell40_SEQ_MODE_0000      0             21821  -14740  RISE       1
spi_in.data_cnt_RNI47N56_2_0_LC_6_14_0/lcout   LogicCell40_SEQ_MODE_0000    861             22682  -14740  RISE       3
I__441/I                                       LocalMux                       0             22682  -14740  RISE       1
I__441/O                                       LocalMux                    1099             23781  -14740  RISE       1
I__442/I                                       InMux                          0             23781  -14740  RISE       1
I__442/O                                       InMux                        662             24443  -14740  RISE       1
spi_in.data_cnt_RNI_0_LC_6_14_3/in1            LogicCell40_SEQ_MODE_0000      0             24443  -14740  RISE       1
spi_in.data_cnt_RNI_0_LC_6_14_3/lcout          LogicCell40_SEQ_MODE_0000   1179             25622  -15137  RISE       1
I__479/I                                       LocalMux                       0             25622  -15137  RISE       1
I__479/O                                       LocalMux                    1099             26721  -15137  RISE       1
I__480/I                                       InMux                          0             26721  -15137  RISE       1
I__480/O                                       InMux                        662             27384  -15137  RISE       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in3       LogicCell40_SEQ_MODE_0000      0             27384  -15137  RISE       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/ltout     LogicCell40_SEQ_MODE_0000    609             27993  -17640  FALL       1
I__235/I                                       CascadeMux                     0             27993  -17640  FALL       1
I__235/O                                       CascadeMux                     0             27993  -17640  FALL       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/in2    LogicCell40_SEQ_MODE_0000      0             27993  -17640  FALL       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000   1179             29172  -17640  RISE       1
I__233/I                                       LocalMux                       0             29172  -17640  RISE       1
I__233/O                                       LocalMux                    1099             30271  -17640  RISE       1
I__234/I                                       InMux                          0             30271  -17640  RISE       1
I__234/O                                       InMux                        662             30933  -17640  RISE       1
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/in3         LogicCell40_SEQ_MODE_0000      0             30933  -17640  RISE       1
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/lcout       LogicCell40_SEQ_MODE_0000    874             31807  -17640  FALL       1
I__179/I                                       Odrv4                          0             31807  -17640  FALL       1
I__179/O                                       Odrv4                        649             32456  -17640  FALL       1
I__180/I                                       LocalMux                       0             32456  -17640  FALL       1
I__180/O                                       LocalMux                     768             33225  -17640  FALL       1
I__181/I                                       SRMux                          0             33225  -17640  FALL       1
I__181/O                                       SRMux                        530             33754  -17640  FALL       1
spi_in.waddr_1_rst_7_LC_4_13_0/sr              LogicCell40_SEQ_MODE_1010      0             33754  -17640  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__565/I                                   LocalMux                       0              3332  RISE       1
I__565/O                                   LocalMux                    1099              4431  RISE       1
I__572/I                                   ClkMux                         0              4431  RISE       1
I__572/O                                   ClkMux                       887              5318  RISE       1
spi_in.waddr_1_rst_7_LC_4_13_0/clk         LogicCell40_SEQ_MODE_1010      0              5318  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: clk_in    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : clk_in
Clock Port        : clk_in
Clock Reference   : LED_Wheel|clk_in:R
Setup Time        : 31761


Data Path Delay               36655
+ Setup Time                    424
- Capture Clock Path Delay    -5318
---------------------------- ------
Setup to Clock                31761

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                         LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT               IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0               PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__494/I                                       LocalMux                   0      1080               RISE  1       
I__494/O                                       LocalMux                   1099   2179               RISE  1       
I__503/I                                       InMux                      0      2179               RISE  1       
I__503/O                                       InMux                      662    2842               RISE  1       
spi_in.data_latch_0_LC_7_14_5/in3              LogicCell40_SEQ_MODE_0000  0      2842               RISE  1       
spi_in.data_latch_0_LC_7_14_5/lcout            LogicCell40_SEQ_MODE_0000  861    3702               RISE  2       
I__619/I                                       LocalMux                   0      3702               RISE  1       
I__619/O                                       LocalMux                   1099   4802               RISE  1       
I__621/I                                       InMux                      0      4802               RISE  1       
I__621/O                                       InMux                      662    5464               RISE  1       
spi_in.data_latch_1_LC_6_13_6/in3              LogicCell40_SEQ_MODE_0000  0      5464               RISE  1       
spi_in.data_latch_1_LC_6_13_6/lcout            LogicCell40_SEQ_MODE_0000  861    6325               RISE  2       
I__360/I                                       LocalMux                   0      6325               RISE  1       
I__360/O                                       LocalMux                   1099   7424               RISE  1       
I__362/I                                       InMux                      0      7424               RISE  1       
I__362/O                                       InMux                      662    8086               RISE  1       
I__364/I                                       CascadeMux                 0      8086               RISE  1       
I__364/O                                       CascadeMux                 0      8086               RISE  1       
spi_in.data_latch_1_LC_6_13_6/in2              LogicCell40_SEQ_MODE_0000  0      8086               RISE  1       
spi_in.data_latch_1_LC_6_13_6/ltout            LogicCell40_SEQ_MODE_0000  702    8788               RISE  1       
I__359/I                                       CascadeMux                 0      8788               RISE  1       
I__359/O                                       CascadeMux                 0      8788               RISE  1       
spi_in.data_latch_2_LC_6_13_7/in2              LogicCell40_SEQ_MODE_0000  0      8788               RISE  1       
spi_in.data_latch_2_LC_6_13_7/lcout            LogicCell40_SEQ_MODE_0000  1179   9967               RISE  3       
I__487/I                                       LocalMux                   0      9967               RISE  1       
I__487/O                                       LocalMux                   1099   11066              RISE  1       
I__489/I                                       InMux                      0      11066              RISE  1       
I__489/O                                       InMux                      662    11729              RISE  1       
spi_in.data_latch_3_LC_6_13_3/in3              LogicCell40_SEQ_MODE_0000  0      11729              RISE  1       
spi_in.data_latch_3_LC_6_13_3/lcout            LogicCell40_SEQ_MODE_0000  861    12590              RISE  3       
I__436/I                                       LocalMux                   0      12590              RISE  1       
I__436/O                                       LocalMux                   1099   13689              RISE  1       
I__438/I                                       InMux                      0      13689              RISE  1       
I__438/O                                       InMux                      662    14351              RISE  1       
spi_in.data_latch_4_LC_6_13_0/in3              LogicCell40_SEQ_MODE_0000  0      14351              RISE  1       
spi_in.data_latch_4_LC_6_13_0/lcout            LogicCell40_SEQ_MODE_0000  861    15212              RISE  3       
I__427/I                                       LocalMux                   0      15212              RISE  1       
I__427/O                                       LocalMux                   1099   16311              RISE  1       
I__430/I                                       InMux                      0      16311              RISE  1       
I__430/O                                       InMux                      662    16973              RISE  1       
I__433/I                                       CascadeMux                 0      16973              RISE  1       
I__433/O                                       CascadeMux                 0      16973              RISE  1       
spi_in.data_latch_5_LC_6_14_7/in2              LogicCell40_SEQ_MODE_0000  0      16973              RISE  1       
spi_in.data_latch_5_LC_6_14_7/lcout            LogicCell40_SEQ_MODE_0000  1179   18152              RISE  3       
I__422/I                                       LocalMux                   0      18152              RISE  1       
I__422/O                                       LocalMux                   1099   19252              RISE  1       
I__424/I                                       InMux                      0      19252              RISE  1       
I__424/O                                       InMux                      662    19914              RISE  1       
spi_in.data_latch_6_LC_5_14_3/in3              LogicCell40_SEQ_MODE_0000  0      19914              RISE  1       
spi_in.data_latch_6_LC_5_14_3/lcout            LogicCell40_SEQ_MODE_0000  861    20775              RISE  2       
I__265/I                                       LocalMux                   0      20775              RISE  1       
I__265/O                                       LocalMux                   1099   21874              RISE  1       
I__266/I                                       InMux                      0      21874              RISE  1       
I__266/O                                       InMux                      662    22536              RISE  1       
spi_in.data_latch_7_LC_5_14_0/in3              LogicCell40_SEQ_MODE_0000  0      22536              RISE  1       
spi_in.data_latch_7_LC_5_14_0/lcout            LogicCell40_SEQ_MODE_0000  861    23397              RISE  1       
I__211/I                                       LocalMux                   0      23397              RISE  1       
I__211/O                                       LocalMux                   1099   24496              RISE  1       
I__212/I                                       InMux                      0      24496              RISE  1       
I__212/O                                       InMux                      662    25159              RISE  1       
I__213/I                                       CascadeMux                 0      25159              RISE  1       
I__213/O                                       CascadeMux                 0      25159              RISE  1       
spi_in.data_latch_7_LC_5_14_0/in2              LogicCell40_SEQ_MODE_0000  0      25159              RISE  1       
spi_in.data_latch_7_LC_5_14_0/ltout            LogicCell40_SEQ_MODE_0000  702    25861              RISE  1       
I__210/I                                       CascadeMux                 0      25861              RISE  1       
I__210/O                                       CascadeMux                 0      25861              RISE  1       
spi_in.data_cnt_RNIKC0R5_0_0_LC_5_14_1/in2     LogicCell40_SEQ_MODE_0000  0      25861              RISE  1       
spi_in.data_cnt_RNIKC0R5_0_0_LC_5_14_1/ltout   LogicCell40_SEQ_MODE_0000  702    26563              RISE  1       
I__275/I                                       CascadeMux                 0      26563              RISE  1       
I__275/O                                       CascadeMux                 0      26563              RISE  1       
spi_in.data_cnt_RNI47N56_6_0_LC_5_14_2/in2     LogicCell40_SEQ_MODE_0000  0      26563              RISE  1       
spi_in.data_cnt_RNI47N56_6_0_LC_5_14_2/lcout   LogicCell40_SEQ_MODE_0000  1179   27741              RISE  3       
I__269/I                                       LocalMux                   0      27741              RISE  1       
I__269/O                                       LocalMux                   1099   28841              RISE  1       
I__272/I                                       InMux                      0      28841              RISE  1       
I__272/O                                       InMux                      662    29503              RISE  1       
spi_in.data_cnt_RNI_0_0_LC_5_13_3/in3          LogicCell40_SEQ_MODE_0000  0      29503              RISE  1       
spi_in.data_cnt_RNI_0_0_LC_5_13_3/ltout        LogicCell40_SEQ_MODE_0000  609    30112              FALL  1       
I__238/I                                       CascadeMux                 0      30112              FALL  1       
I__238/O                                       CascadeMux                 0      30112              FALL  1       
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in2       LogicCell40_SEQ_MODE_0000  0      30112              FALL  1       
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/ltout     LogicCell40_SEQ_MODE_0000  781    30893              FALL  1       
I__235/I                                       CascadeMux                 0      30893              FALL  1       
I__235/O                                       CascadeMux                 0      30893              FALL  1       
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/in2    LogicCell40_SEQ_MODE_0000  0      30893              FALL  1       
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000  1179   32072              RISE  1       
I__233/I                                       LocalMux                   0      32072              RISE  1       
I__233/O                                       LocalMux                   1099   33172              RISE  1       
I__234/I                                       InMux                      0      33172              RISE  1       
I__234/O                                       InMux                      662    33834              RISE  1       
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/in3         LogicCell40_SEQ_MODE_0000  0      33834              RISE  1       
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/lcout       LogicCell40_SEQ_MODE_0000  874    34708              FALL  1       
I__179/I                                       Odrv4                      0      34708              FALL  1       
I__179/O                                       Odrv4                      649    35357              FALL  1       
I__180/I                                       LocalMux                   0      35357              FALL  1       
I__180/O                                       LocalMux                   768    36125              FALL  1       
I__181/I                                       SRMux                      0      36125              FALL  1       
I__181/O                                       SRMux                      530    36655              FALL  1       
spi_in.waddr_1_rst_7_LC_4_13_0/sr              LogicCell40_SEQ_MODE_1010  0      36655              FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__501/I                                   Odrv4                      0      1080               RISE  1       
I__501/O                                   Odrv4                      596    1676               RISE  1       
I__522/I                                   IoSpan4Mux                 0      1676               RISE  1       
I__522/O                                   IoSpan4Mux                 622    2299               RISE  1       
I__543/I                                   Span4Mux_v                 0      2299               RISE  1       
I__543/O                                   Span4Mux_v                 596    2895               RISE  1       
I__556/I                                   Span4Mux_s2_v              0      2895               RISE  1       
I__556/O                                   Span4Mux_s2_v              437    3332               RISE  1       
I__565/I                                   LocalMux                   0      3332               RISE  1       
I__565/O                                   LocalMux                   1099   4431               RISE  1       
I__572/I                                   ClkMux                     0      4431               RISE  1       
I__572/O                                   ClkMux                     887    5318               RISE  1       
spi_in.waddr_1_rst_7_LC_4_13_0/clk         LogicCell40_SEQ_MODE_1010  0      5318               RISE  1       

6.1.2::Path details for port: clk_sys   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : clk_sys
Clock Port        : clk_in
Clock Reference   : LED_Wheel|clk_in:R
Setup Time        : 6039


Data Path Delay                9278
+ Setup Time                    424
- Capture Clock Path Delay    -3663
---------------------------- ------
Setup to Clock                 6039

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_sys                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_sys_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_sys_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_sys_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_sys_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__702/I                                    Odrv12                     0      1080               RISE  1       
I__702/O                                    Odrv12                     1073   2153               RISE  1       
I__708/I                                    Span12Mux_s8_h             0      2153               RISE  1       
I__708/O                                    Span12Mux_s8_h             755    2908               RISE  1       
I__719/I                                    LocalMux                   0      2908               RISE  1       
I__719/O                                    LocalMux                   1099   4007               RISE  1       
I__727/I                                    InMux                      0      4007               RISE  1       
I__727/O                                    InMux                      662    4669               RISE  1       
spi_in.data_cnt_rst_7_RNO_LC_6_11_3/in1     LogicCell40_SEQ_MODE_0000  0      4669               RISE  1       
spi_in.data_cnt_rst_7_RNO_LC_6_11_3/lcout   LogicCell40_SEQ_MODE_0000  1232   5901               FALL  1       
I__316/I                                    Odrv12                     0      5901               FALL  1       
I__316/O                                    Odrv12                     1232   7133               FALL  1       
I__317/I                                    Sp12to4                    0      7133               FALL  1       
I__317/O                                    Sp12to4                    848    7980               FALL  1       
I__318/I                                    LocalMux                   0      7980               FALL  1       
I__318/O                                    LocalMux                   768    8749               FALL  1       
I__319/I                                    SRMux                      0      8749               FALL  1       
I__319/O                                    SRMux                      530    9278               FALL  1       
spi_in.data_cnt_rst_7_LC_5_12_3/sr          LogicCell40_SEQ_MODE_1010  0      9278               FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__498/I                                   Odrv4                      0      1080               RISE  1       
I__498/O                                   Odrv4                      596    1676               RISE  1       
I__517/I                                   LocalMux                   0      1676               RISE  1       
I__517/O                                   LocalMux                   1099   2775               RISE  1       
I__532/I                                   ClkMux                     0      2775               RISE  1       
I__532/O                                   ClkMux                     887    3663               RISE  1       
spi_in.data_cnt_rst_7_LC_5_12_3/clk        LogicCell40_SEQ_MODE_1010  0      3663               RISE  1       

6.1.3::Path details for port: n_cs_in   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : n_cs_in
Clock Port        : clk_in
Clock Reference   : LED_Wheel|clk_in:R
Setup Time        : 5377


Data Path Delay                8616
+ Setup Time                    424
- Capture Clock Path Delay    -3663
---------------------------- ------
Setup to Clock                 5377

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
n_cs_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_n_cs_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_n_cs_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_n_cs_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_n_cs_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__658/I                                    Odrv4                      0      1080               RISE  1       
I__658/O                                    Odrv4                      596    1676               RISE  1       
I__665/I                                    Span4Mux_h                 0      1676               RISE  1       
I__665/O                                    Span4Mux_h                 517    2193               RISE  1       
I__674/I                                    LocalMux                   0      2193               RISE  1       
I__674/O                                    LocalMux                   1099   3292               RISE  1       
I__687/I                                    InMux                      0      3292               RISE  1       
I__687/O                                    InMux                      662    3954               RISE  1       
spi_in.data_cnt_rst_7_RNO_LC_6_11_3/in0     LogicCell40_SEQ_MODE_0000  0      3954               RISE  1       
spi_in.data_cnt_rst_7_RNO_LC_6_11_3/lcout   LogicCell40_SEQ_MODE_0000  1285   5239               FALL  1       
I__316/I                                    Odrv12                     0      5239               FALL  1       
I__316/O                                    Odrv12                     1232   6471               FALL  1       
I__317/I                                    Sp12to4                    0      6471               FALL  1       
I__317/O                                    Sp12to4                    848    7318               FALL  1       
I__318/I                                    LocalMux                   0      7318               FALL  1       
I__318/O                                    LocalMux                   768    8086               FALL  1       
I__319/I                                    SRMux                      0      8086               FALL  1       
I__319/O                                    SRMux                      530    8616               FALL  1       
spi_in.data_cnt_rst_7_LC_5_12_3/sr          LogicCell40_SEQ_MODE_1010  0      8616               FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__498/I                                   Odrv4                      0      1080               RISE  1       
I__498/O                                   Odrv4                      596    1676               RISE  1       
I__517/I                                   LocalMux                   0      1676               RISE  1       
I__517/O                                   LocalMux                   1099   2775               RISE  1       
I__532/I                                   ClkMux                     0      2775               RISE  1       
I__532/O                                   ClkMux                     887    3663               RISE  1       
spi_in.data_cnt_rst_7_LC_5_12_3/clk        LogicCell40_SEQ_MODE_1010  0      3663               RISE  1       

6.1.4::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : clk_in
Clock Reference   : LED_Wheel|clk_in:R
Setup Time        : 32145


Data Path Delay               37039
+ Setup Time                    424
- Capture Clock Path Delay    -5318
---------------------------- ------
Setup to Clock                32145

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                            LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_sdi_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_sdi_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
ipInertedIOPad_sdi_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_sdi_preio/DIN0                  PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__623/I                                       LocalMux                   0      1080               RISE  1       
I__623/O                                       LocalMux                   1099   2179               RISE  1       
I__624/I                                       InMux                      0      2179               RISE  1       
I__624/O                                       InMux                      662    2842               RISE  1       
spi_in.data_latch_0_LC_7_14_5/in0              LogicCell40_SEQ_MODE_0000  0      2842               RISE  1       
spi_in.data_latch_0_LC_7_14_5/lcout            LogicCell40_SEQ_MODE_0000  1245   4087               RISE  2       
I__619/I                                       LocalMux                   0      4087               RISE  1       
I__619/O                                       LocalMux                   1099   5186               RISE  1       
I__621/I                                       InMux                      0      5186               RISE  1       
I__621/O                                       InMux                      662    5848               RISE  1       
spi_in.data_latch_1_LC_6_13_6/in3              LogicCell40_SEQ_MODE_0000  0      5848               RISE  1       
spi_in.data_latch_1_LC_6_13_6/lcout            LogicCell40_SEQ_MODE_0000  861    6709               RISE  2       
I__360/I                                       LocalMux                   0      6709               RISE  1       
I__360/O                                       LocalMux                   1099   7808               RISE  1       
I__362/I                                       InMux                      0      7808               RISE  1       
I__362/O                                       InMux                      662    8470               RISE  1       
I__364/I                                       CascadeMux                 0      8470               RISE  1       
I__364/O                                       CascadeMux                 0      8470               RISE  1       
spi_in.data_latch_1_LC_6_13_6/in2              LogicCell40_SEQ_MODE_0000  0      8470               RISE  1       
spi_in.data_latch_1_LC_6_13_6/ltout            LogicCell40_SEQ_MODE_0000  702    9172               RISE  1       
I__359/I                                       CascadeMux                 0      9172               RISE  1       
I__359/O                                       CascadeMux                 0      9172               RISE  1       
spi_in.data_latch_2_LC_6_13_7/in2              LogicCell40_SEQ_MODE_0000  0      9172               RISE  1       
spi_in.data_latch_2_LC_6_13_7/lcout            LogicCell40_SEQ_MODE_0000  1179   10351              RISE  3       
I__487/I                                       LocalMux                   0      10351              RISE  1       
I__487/O                                       LocalMux                   1099   11451              RISE  1       
I__489/I                                       InMux                      0      11451              RISE  1       
I__489/O                                       InMux                      662    12113              RISE  1       
spi_in.data_latch_3_LC_6_13_3/in3              LogicCell40_SEQ_MODE_0000  0      12113              RISE  1       
spi_in.data_latch_3_LC_6_13_3/lcout            LogicCell40_SEQ_MODE_0000  861    12974              RISE  3       
I__436/I                                       LocalMux                   0      12974              RISE  1       
I__436/O                                       LocalMux                   1099   14073              RISE  1       
I__438/I                                       InMux                      0      14073              RISE  1       
I__438/O                                       InMux                      662    14735              RISE  1       
spi_in.data_latch_4_LC_6_13_0/in3              LogicCell40_SEQ_MODE_0000  0      14735              RISE  1       
spi_in.data_latch_4_LC_6_13_0/lcout            LogicCell40_SEQ_MODE_0000  861    15596              RISE  3       
I__427/I                                       LocalMux                   0      15596              RISE  1       
I__427/O                                       LocalMux                   1099   16695              RISE  1       
I__430/I                                       InMux                      0      16695              RISE  1       
I__430/O                                       InMux                      662    17358              RISE  1       
I__433/I                                       CascadeMux                 0      17358              RISE  1       
I__433/O                                       CascadeMux                 0      17358              RISE  1       
spi_in.data_latch_5_LC_6_14_7/in2              LogicCell40_SEQ_MODE_0000  0      17358              RISE  1       
spi_in.data_latch_5_LC_6_14_7/lcout            LogicCell40_SEQ_MODE_0000  1179   18536              RISE  3       
I__422/I                                       LocalMux                   0      18536              RISE  1       
I__422/O                                       LocalMux                   1099   19636              RISE  1       
I__424/I                                       InMux                      0      19636              RISE  1       
I__424/O                                       InMux                      662    20298              RISE  1       
spi_in.data_latch_6_LC_5_14_3/in3              LogicCell40_SEQ_MODE_0000  0      20298              RISE  1       
spi_in.data_latch_6_LC_5_14_3/lcout            LogicCell40_SEQ_MODE_0000  861    21159              RISE  2       
I__265/I                                       LocalMux                   0      21159              RISE  1       
I__265/O                                       LocalMux                   1099   22258              RISE  1       
I__266/I                                       InMux                      0      22258              RISE  1       
I__266/O                                       InMux                      662    22920              RISE  1       
spi_in.data_latch_7_LC_5_14_0/in3              LogicCell40_SEQ_MODE_0000  0      22920              RISE  1       
spi_in.data_latch_7_LC_5_14_0/lcout            LogicCell40_SEQ_MODE_0000  861    23781              RISE  1       
I__211/I                                       LocalMux                   0      23781              RISE  1       
I__211/O                                       LocalMux                   1099   24880              RISE  1       
I__212/I                                       InMux                      0      24880              RISE  1       
I__212/O                                       InMux                      662    25543              RISE  1       
I__213/I                                       CascadeMux                 0      25543              RISE  1       
I__213/O                                       CascadeMux                 0      25543              RISE  1       
spi_in.data_latch_7_LC_5_14_0/in2              LogicCell40_SEQ_MODE_0000  0      25543              RISE  1       
spi_in.data_latch_7_LC_5_14_0/ltout            LogicCell40_SEQ_MODE_0000  702    26245              RISE  1       
I__210/I                                       CascadeMux                 0      26245              RISE  1       
I__210/O                                       CascadeMux                 0      26245              RISE  1       
spi_in.data_cnt_RNIKC0R5_0_0_LC_5_14_1/in2     LogicCell40_SEQ_MODE_0000  0      26245              RISE  1       
spi_in.data_cnt_RNIKC0R5_0_0_LC_5_14_1/ltout   LogicCell40_SEQ_MODE_0000  702    26947              RISE  1       
I__275/I                                       CascadeMux                 0      26947              RISE  1       
I__275/O                                       CascadeMux                 0      26947              RISE  1       
spi_in.data_cnt_RNI47N56_6_0_LC_5_14_2/in2     LogicCell40_SEQ_MODE_0000  0      26947              RISE  1       
spi_in.data_cnt_RNI47N56_6_0_LC_5_14_2/lcout   LogicCell40_SEQ_MODE_0000  1179   28125              RISE  3       
I__269/I                                       LocalMux                   0      28125              RISE  1       
I__269/O                                       LocalMux                   1099   29225              RISE  1       
I__272/I                                       InMux                      0      29225              RISE  1       
I__272/O                                       InMux                      662    29887              RISE  1       
spi_in.data_cnt_RNI_0_0_LC_5_13_3/in3          LogicCell40_SEQ_MODE_0000  0      29887              RISE  1       
spi_in.data_cnt_RNI_0_0_LC_5_13_3/ltout        LogicCell40_SEQ_MODE_0000  609    30496              FALL  1       
I__238/I                                       CascadeMux                 0      30496              FALL  1       
I__238/O                                       CascadeMux                 0      30496              FALL  1       
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in2       LogicCell40_SEQ_MODE_0000  0      30496              FALL  1       
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/ltout     LogicCell40_SEQ_MODE_0000  781    31278              FALL  1       
I__235/I                                       CascadeMux                 0      31278              FALL  1       
I__235/O                                       CascadeMux                 0      31278              FALL  1       
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/in2    LogicCell40_SEQ_MODE_0000  0      31278              FALL  1       
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000  1179   32456              RISE  1       
I__233/I                                       LocalMux                   0      32456              RISE  1       
I__233/O                                       LocalMux                   1099   33556              RISE  1       
I__234/I                                       InMux                      0      33556              RISE  1       
I__234/O                                       InMux                      662    34218              RISE  1       
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/in3         LogicCell40_SEQ_MODE_0000  0      34218              RISE  1       
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/lcout       LogicCell40_SEQ_MODE_0000  874    35092              FALL  1       
I__179/I                                       Odrv4                      0      35092              FALL  1       
I__179/O                                       Odrv4                      649    35741              FALL  1       
I__180/I                                       LocalMux                   0      35741              FALL  1       
I__180/O                                       LocalMux                   768    36509              FALL  1       
I__181/I                                       SRMux                      0      36509              FALL  1       
I__181/O                                       SRMux                      530    37039              FALL  1       
spi_in.waddr_1_rst_7_LC_4_13_0/sr              LogicCell40_SEQ_MODE_1010  0      37039              FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__501/I                                   Odrv4                      0      1080               RISE  1       
I__501/O                                   Odrv4                      596    1676               RISE  1       
I__522/I                                   IoSpan4Mux                 0      1676               RISE  1       
I__522/O                                   IoSpan4Mux                 622    2299               RISE  1       
I__543/I                                   Span4Mux_v                 0      2299               RISE  1       
I__543/O                                   Span4Mux_v                 596    2895               RISE  1       
I__556/I                                   Span4Mux_s2_v              0      2895               RISE  1       
I__556/O                                   Span4Mux_s2_v              437    3332               RISE  1       
I__565/I                                   LocalMux                   0      3332               RISE  1       
I__565/O                                   LocalMux                   1099   4431               RISE  1       
I__572/I                                   ClkMux                     0      4431               RISE  1       
I__572/O                                   ClkMux                     887    5318               RISE  1       
spi_in.waddr_1_rst_7_LC_4_13_0/clk         LogicCell40_SEQ_MODE_1010  0      5318               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : clk_in
Clock Reference    : LED_Wheel|clk_in:R
Clock to Out Delay : 15473


Launch Clock Path Delay        5318
+ Clock To Q Delay             1391
+ Data Path Delay              8764
---------------------------- ------
Clock To Out Delay            15473

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__501/I                                   Odrv4                      0      1080               RISE  1       
I__501/O                                   Odrv4                      596    1676               RISE  1       
I__522/I                                   IoSpan4Mux                 0      1676               RISE  1       
I__522/O                                   IoSpan4Mux                 622    2299               RISE  1       
I__543/I                                   Span4Mux_v                 0      2299               RISE  1       
I__543/O                                   Span4Mux_v                 596    2895               RISE  1       
I__556/I                                   Span4Mux_s2_v              0      2895               RISE  1       
I__556/O                                   Span4Mux_s2_v              437    3332               RISE  1       
I__565/I                                   LocalMux                   0      3332               RISE  1       
I__565/O                                   LocalMux                   1099   4431               RISE  1       
I__572/I                                   ClkMux                     0      4431               RISE  1       
I__572/O                                   ClkMux                     887    5318               RISE  1       
spi_in.waddr_1_rst_7_LC_4_13_0/clk         LogicCell40_SEQ_MODE_1010  0      5318               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_in.waddr_1_rst_7_LC_4_13_0/lcout          LogicCell40_SEQ_MODE_1010  1391   6709               RISE  3       
I__223/I                                      LocalMux                   0      6709               RISE  1       
I__223/O                                      LocalMux                   1099   7808               RISE  1       
I__226/I                                      InMux                      0      7808               RISE  1       
I__226/O                                      InMux                      662    8470               RISE  1       
spi_in.waddr_1_rst_7_RNIQR6F_LC_5_13_7/in1    LogicCell40_SEQ_MODE_0000  0      8470               RISE  1       
spi_in.waddr_1_rst_7_RNIQR6F_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000  1179   9649               RISE  1       
I__214/I                                      Odrv4                      0      9649               RISE  1       
I__214/O                                      Odrv4                      596    10245              RISE  1       
I__215/I                                      Span4Mux_s1_v              0      10245              RISE  1       
I__215/O                                      Span4Mux_s1_v              344    10590              RISE  1       
I__216/I                                      LocalMux                   0      10590              RISE  1       
I__216/O                                      LocalMux                   1099   11689              RISE  1       
I__217/I                                      IoInMux                    0      11689              RISE  1       
I__217/O                                      IoInMux                    662    12351              RISE  1       
ipInertedIOPad_sdo_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      12351              RISE  1       
ipInertedIOPad_sdo_preio/PADOUT               PRE_IO_PIN_TYPE_011001     768    13119              FALL  1       
ipInertedIOPad_sdo_iopad/DIN                  IO_PAD                     0      13119              FALL  1       
ipInertedIOPad_sdo_iopad/PACKAGEPIN:out       IO_PAD                     2353   15473              FALL  1       
sdo                                           LED_Wheel                  0      15473              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: clk_out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : clk_out
Input Port       : clk_sys
Pad to Pad Delay : 7181

Pad to Pad Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk_sys                                      LED_Wheel               0      0                  RISE  1       
ipInertedIOPad_clk_sys_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  RISE  1       
ipInertedIOPad_clk_sys_iopad/DOUT            IO_PAD                  590    590                RISE  1       
ipInertedIOPad_clk_sys_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
ipInertedIOPad_clk_sys_preio/DIN0            PRE_IO_PIN_TYPE_000001  490    1080               RISE  1       
I__700/I                                     Odrv4                   0      1080               RISE  1       
I__700/O                                     Odrv4                   596    1676               RISE  1       
I__705/I                                     IoSpan4Mux              0      1676               RISE  1       
I__705/O                                     IoSpan4Mux              622    2299               RISE  1       
I__713/I                                     LocalMux                0      2299               RISE  1       
I__713/O                                     LocalMux                1099   3398               RISE  1       
I__723/I                                     IoInMux                 0      3398               RISE  1       
I__723/O                                     IoInMux                 662    4060               RISE  1       
ipInertedIOPad_clk_out_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      4060               RISE  1       
ipInertedIOPad_clk_out_preio/PADOUT          PRE_IO_PIN_TYPE_011001  768    4828               FALL  1       
ipInertedIOPad_clk_out_iopad/DIN             IO_PAD                  0      4828               FALL  1       
ipInertedIOPad_clk_out_iopad/PACKAGEPIN:out  IO_PAD                  2353   7181               FALL  1       
clk_out                                      LED_Wheel               0      7181               FALL  1       

6.3.2::Path details for port: n_cs_out  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : n_cs_out
Input Port       : n_cs_in
Pad to Pad Delay : 7181

Pad to Pad Path
pin name                                      model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------  ----------------------  -----  -----------------  ----  ------  
n_cs_in                                       LED_Wheel               0      0                  RISE  1       
ipInertedIOPad_n_cs_in_iopad/PACKAGEPIN:in    IO_PAD                  0      0                  RISE  1       
ipInertedIOPad_n_cs_in_iopad/DOUT             IO_PAD                  590    590                RISE  1       
ipInertedIOPad_n_cs_in_preio/PADIN            PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
ipInertedIOPad_n_cs_in_preio/DIN0             PRE_IO_PIN_TYPE_000001  490    1080               RISE  1       
I__657/I                                      Odrv4                   0      1080               RISE  1       
I__657/O                                      Odrv4                   596    1676               RISE  1       
I__664/I                                      IoSpan4Mux              0      1676               RISE  1       
I__664/O                                      IoSpan4Mux              622    2299               RISE  1       
I__673/I                                      LocalMux                0      2299               RISE  1       
I__673/O                                      LocalMux                1099   3398               RISE  1       
I__684/I                                      IoInMux                 0      3398               RISE  1       
I__684/O                                      IoInMux                 662    4060               RISE  1       
ipInertedIOPad_n_cs_out_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      4060               RISE  1       
ipInertedIOPad_n_cs_out_preio/PADOUT          PRE_IO_PIN_TYPE_011001  768    4828               FALL  1       
ipInertedIOPad_n_cs_out_iopad/DIN             IO_PAD                  0      4828               FALL  1       
ipInertedIOPad_n_cs_out_iopad/PACKAGEPIN:out  IO_PAD                  2353   7181               FALL  1       
n_cs_out                                      LED_Wheel               0      7181               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: clk_in    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : clk_in
Clock Port        : clk_in
Clock Reference   : LED_Wheel|clk_in:R
Hold Time         : 1322


Capture Clock Path Delay       4855
+ Hold  Time                      0
- Data Path Delay             -3533
---------------------------- ------
Hold Time                      1322

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  FALL  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1030               FALL  1       
I__500/I                                   Odrv12                     0      1030               FALL  1       
I__500/O                                   Odrv12                     1232   2262               FALL  1       
I__521/I                                   LocalMux                   0      2262               FALL  1       
I__521/O                                   LocalMux                   768    3030               FALL  1       
I__541/I                                   InMux                      0      3030               FALL  1       
I__541/O                                   InMux                      503    3533               FALL  1       
spi_in.data_cnt_0_LC_6_7_0/in3             LogicCell40_SEQ_MODE_1011  0      3533               FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__502/I                                   Odrv4                      0      1080               RISE  1       
I__502/O                                   Odrv4                      596    1676               RISE  1       
I__524/I                                   Span4Mux_v                 0      1676               RISE  1       
I__524/O                                   Span4Mux_v                 596    2272               RISE  1       
I__546/I                                   Span4Mux_v                 0      2272               RISE  1       
I__546/O                                   Span4Mux_v                 596    2868               RISE  1       
I__560/I                                   LocalMux                   0      2868               RISE  1       
I__560/O                                   LocalMux                   1099   3967               RISE  1       
I__571/I                                   ClkMux                     0      3967               RISE  1       
I__571/O                                   ClkMux                     887    4855               RISE  1       
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011  0      4855               RISE  1       

6.4.2::Path details for port: clk_sys   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : clk_sys
Clock Port        : clk_in
Clock Reference   : LED_Wheel|clk_in:R
Hold Time         : 871


Capture Clock Path Delay       7543
+ Hold  Time                      0
- Data Path Delay             -6672
---------------------------- ------
Hold Time                       871

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_sys                                     LED_Wheel                  0      0                  FALL  1       
ipInertedIOPad_clk_sys_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_clk_sys_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_clk_sys_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_clk_sys_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1030               FALL  1       
I__703/I                                    Odrv4                      0      1030               FALL  1       
I__703/O                                    Odrv4                      649    1679               FALL  1       
I__710/I                                    Span4Mux_v                 0      1679               FALL  1       
I__710/O                                    Span4Mux_v                 649    2328               FALL  1       
I__722/I                                    Span4Mux_h                 0      2328               FALL  1       
I__722/O                                    Span4Mux_h                 543    2871               FALL  1       
I__732/I                                    LocalMux                   0      2871               FALL  1       
I__732/O                                    LocalMux                   768    3639               FALL  1       
I__739/I                                    InMux                      0      3639               FALL  1       
I__739/O                                    InMux                      503    4143               FALL  1       
spi_in.data_cnt_RNO_7_LC_2_10_5/in1         LogicCell40_SEQ_MODE_0000  0      4143               FALL  1       
spi_in.data_cnt_RNO_7_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000  1232   5374               FALL  1       
I__109/I                                    LocalMux                   0      5374               FALL  1       
I__109/O                                    LocalMux                   768    6142               FALL  1       
I__110/I                                    SRMux                      0      6142               FALL  1       
I__110/O                                    SRMux                      530    6672               FALL  1       
spi_in.data_cnt_7_LC_1_9_1/sr               LogicCell40_SEQ_MODE_1011  0      6672               FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__501/I                                   Odrv4                      0      1080               RISE  1       
I__501/O                                   Odrv4                      596    1676               RISE  1       
I__522/I                                   IoSpan4Mux                 0      1676               RISE  1       
I__522/O                                   IoSpan4Mux                 622    2299               RISE  1       
I__543/I                                   Span4Mux_v                 0      2299               RISE  1       
I__543/O                                   Span4Mux_v                 596    2895               RISE  1       
I__556/I                                   Span4Mux_s2_v              0      2895               RISE  1       
I__556/O                                   Span4Mux_s2_v              437    3332               RISE  1       
I__566/I                                   Span4Mux_v                 0      3332               RISE  1       
I__566/O                                   Span4Mux_v                 596    3928               RISE  1       
I__574/I                                   Span4Mux_h                 0      3928               RISE  1       
I__574/O                                   Span4Mux_h                 517    4444               RISE  1       
I__578/I                                   Span4Mux_h                 0      4444               RISE  1       
I__578/O                                   Span4Mux_h                 517    4961               RISE  1       
I__582/I                                   Span4Mux_v                 0      4961               RISE  1       
I__582/O                                   Span4Mux_v                 596    5557               RISE  1       
I__585/I                                   LocalMux                   0      5557               RISE  1       
I__585/O                                   LocalMux                   1099   6656               RISE  1       
I__586/I                                   ClkMux                     0      6656               RISE  1       
I__586/O                                   ClkMux                     887    7543               RISE  1       
spi_in.data_cnt_7_LC_1_9_1/clk             LogicCell40_SEQ_MODE_1011  0      7543               RISE  1       

6.4.3::Path details for port: n_cs_in   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : n_cs_in
Clock Port        : clk_in
Clock Reference   : LED_Wheel|clk_in:R
Hold Time         : 818


Capture Clock Path Delay       7543
+ Hold  Time                      0
- Data Path Delay             -6725
---------------------------- ------
Hold Time                       818

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
n_cs_in                                     LED_Wheel                  0      0                  FALL  1       
ipInertedIOPad_n_cs_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_n_cs_in_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_n_cs_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_n_cs_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1030               FALL  1       
I__660/I                                    Odrv4                      0      1030               FALL  1       
I__660/O                                    Odrv4                      649    1679               FALL  1       
I__668/I                                    Span4Mux_v                 0      1679               FALL  1       
I__668/O                                    Span4Mux_v                 649    2328               FALL  1       
I__678/I                                    Span4Mux_h                 0      2328               FALL  1       
I__678/O                                    Span4Mux_h                 543    2871               FALL  1       
I__694/I                                    LocalMux                   0      2871               FALL  1       
I__694/O                                    LocalMux                   768    3639               FALL  1       
I__697/I                                    InMux                      0      3639               FALL  1       
I__697/O                                    InMux                      503    4143               FALL  1       
spi_in.data_cnt_RNO_7_LC_2_10_5/in0         LogicCell40_SEQ_MODE_0000  0      4143               FALL  1       
spi_in.data_cnt_RNO_7_LC_2_10_5/lcout       LogicCell40_SEQ_MODE_0000  1285   5427               FALL  1       
I__109/I                                    LocalMux                   0      5427               FALL  1       
I__109/O                                    LocalMux                   768    6195               FALL  1       
I__110/I                                    SRMux                      0      6195               FALL  1       
I__110/O                                    SRMux                      530    6725               FALL  1       
spi_in.data_cnt_7_LC_1_9_1/sr               LogicCell40_SEQ_MODE_1011  0      6725               FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__501/I                                   Odrv4                      0      1080               RISE  1       
I__501/O                                   Odrv4                      596    1676               RISE  1       
I__522/I                                   IoSpan4Mux                 0      1676               RISE  1       
I__522/O                                   IoSpan4Mux                 622    2299               RISE  1       
I__543/I                                   Span4Mux_v                 0      2299               RISE  1       
I__543/O                                   Span4Mux_v                 596    2895               RISE  1       
I__556/I                                   Span4Mux_s2_v              0      2895               RISE  1       
I__556/O                                   Span4Mux_s2_v              437    3332               RISE  1       
I__566/I                                   Span4Mux_v                 0      3332               RISE  1       
I__566/O                                   Span4Mux_v                 596    3928               RISE  1       
I__574/I                                   Span4Mux_h                 0      3928               RISE  1       
I__574/O                                   Span4Mux_h                 517    4444               RISE  1       
I__578/I                                   Span4Mux_h                 0      4444               RISE  1       
I__578/O                                   Span4Mux_h                 517    4961               RISE  1       
I__582/I                                   Span4Mux_v                 0      4961               RISE  1       
I__582/O                                   Span4Mux_v                 596    5557               RISE  1       
I__585/I                                   LocalMux                   0      5557               RISE  1       
I__585/O                                   LocalMux                   1099   6656               RISE  1       
I__586/I                                   ClkMux                     0      6656               RISE  1       
I__586/O                                   ClkMux                     887    7543               RISE  1       
spi_in.data_cnt_7_LC_1_9_1/clk             LogicCell40_SEQ_MODE_1011  0      7543               RISE  1       

6.4.4::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : clk_in
Clock Reference   : LED_Wheel|clk_in:R
Hold Time         : -7261


Capture Clock Path Delay       4285
+ Hold  Time                      0
- Data Path Delay            -11546
---------------------------- ------
Hold Time                     -7261

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                           LED_Wheel                  0      0                  FALL  1       
ipInertedIOPad_sdi_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_sdi_iopad/DOUT                 IO_PAD                     540    540                FALL  1       
ipInertedIOPad_sdi_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_sdi_preio/DIN0                 PRE_IO_PIN_TYPE_000001     490    1030               FALL  1       
I__623/I                                      LocalMux                   0      1030               FALL  1       
I__623/O                                      LocalMux                   768    1798               FALL  1       
I__624/I                                      InMux                      0      1798               FALL  1       
I__624/O                                      InMux                      503    2302               FALL  1       
spi_in.data_latch_0_LC_7_14_5/in0             LogicCell40_SEQ_MODE_0000  0      2302               FALL  1       
spi_in.data_latch_0_LC_7_14_5/lcout           LogicCell40_SEQ_MODE_0000  1285   3586               FALL  2       
I__619/I                                      LocalMux                   0      3586               FALL  1       
I__619/O                                      LocalMux                   768    4354               FALL  1       
I__621/I                                      InMux                      0      4354               FALL  1       
I__621/O                                      InMux                      503    4858               FALL  1       
spi_in.data_latch_1_LC_6_13_6/in3             LogicCell40_SEQ_MODE_0000  0      4858               FALL  1       
spi_in.data_latch_1_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_0000  874    5732               FALL  2       
I__361/I                                      LocalMux                   0      5732               FALL  1       
I__361/O                                      LocalMux                   768    6500               FALL  1       
I__363/I                                      InMux                      0      6500               FALL  1       
I__363/O                                      InMux                      503    7003               FALL  1       
spi_in.data_cnt_RNIKC0R5_5_0_LC_5_13_1/in3    LogicCell40_SEQ_MODE_0000  0      7003               FALL  1       
spi_in.data_cnt_RNIKC0R5_5_0_LC_5_13_1/ltout  LogicCell40_SEQ_MODE_0000  583    7586               RISE  1       
I__247/I                                      CascadeMux                 0      7586               RISE  1       
I__247/O                                      CascadeMux                 0      7586               RISE  1       
spi_in.data_cnt_RNI47N56_1_0_LC_5_13_2/in2    LogicCell40_SEQ_MODE_0000  0      7586               RISE  1       
spi_in.data_cnt_RNI47N56_1_0_LC_5_13_2/ltout  LogicCell40_SEQ_MODE_0000  702    8288               RISE  1       
I__242/I                                      CascadeMux                 0      8288               RISE  1       
I__242/O                                      CascadeMux                 0      8288               RISE  1       
spi_in.data_cnt_RNI_0_0_LC_5_13_3/in2         LogicCell40_SEQ_MODE_0000  0      8288               RISE  1       
spi_in.data_cnt_RNI_0_0_LC_5_13_3/ltout       LogicCell40_SEQ_MODE_0000  781    9069               FALL  1       
I__238/I                                      CascadeMux                 0      9069               FALL  1       
I__238/O                                      CascadeMux                 0      9069               FALL  1       
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in2      LogicCell40_SEQ_MODE_0000  0      9069               FALL  1       
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/lcout    LogicCell40_SEQ_MODE_0000  1205   10275              FALL  1       
I__236/I                                      LocalMux                   0      10275              FALL  1       
I__236/O                                      LocalMux                   768    11043              FALL  1       
I__237/I                                      InMux                      0      11043              FALL  1       
I__237/O                                      InMux                      503    11546              FALL  1       
spi_in.waddr_1_0_LC_4_14_0/in3                LogicCell40_SEQ_MODE_1011  0      11546              FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__501/I                                   Odrv4                      0      1080               RISE  1       
I__501/O                                   Odrv4                      596    1676               RISE  1       
I__522/I                                   IoSpan4Mux                 0      1676               RISE  1       
I__522/O                                   IoSpan4Mux                 622    2299               RISE  1       
I__542/I                                   LocalMux                   0      2299               RISE  1       
I__542/O                                   LocalMux                   1099   3398               RISE  1       
I__555/I                                   ClkMux                     0      3398               RISE  1       
I__555/O                                   ClkMux                     887    4285               RISE  1       
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011  0      4285               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : clk_in
Clock Reference    : LED_Wheel|clk_in:R
Clock to Out Delay : 13133


Launch Clock Path Delay        4285
+ Clock To Q Delay             1391
+ Data Path Delay              7457
---------------------------- ------
Clock To Out Delay            13133

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_in                                     LED_Wheel                  0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001     490    1080               RISE  1       
I__501/I                                   Odrv4                      0      1080               RISE  1       
I__501/O                                   Odrv4                      596    1676               RISE  1       
I__522/I                                   IoSpan4Mux                 0      1676               RISE  1       
I__522/O                                   IoSpan4Mux                 622    2299               RISE  1       
I__542/I                                   LocalMux                   0      2299               RISE  1       
I__542/O                                   LocalMux                   1099   3398               RISE  1       
I__555/I                                   ClkMux                     0      3398               RISE  1       
I__555/O                                   ClkMux                     887    4285               RISE  1       
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011  0      4285               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi_in.waddr_1_0_LC_4_14_0/lcout              LogicCell40_SEQ_MODE_1011  1391   5676               FALL  3       
I__218/I                                      LocalMux                   0      5676               FALL  1       
I__218/O                                      LocalMux                   768    6444               FALL  1       
I__221/I                                      InMux                      0      6444               FALL  1       
I__221/O                                      InMux                      503    6947               FALL  1       
spi_in.waddr_1_rst_7_RNIQR6F_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000  0      6947               FALL  1       
spi_in.waddr_1_rst_7_RNIQR6F_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000  874    7822               FALL  1       
I__214/I                                      Odrv4                      0      7822               FALL  1       
I__214/O                                      Odrv4                      649    8470               FALL  1       
I__215/I                                      Span4Mux_s1_v              0      8470               FALL  1       
I__215/O                                      Span4Mux_s1_v              344    8815               FALL  1       
I__216/I                                      LocalMux                   0      8815               FALL  1       
I__216/O                                      LocalMux                   768    9583               FALL  1       
I__217/I                                      IoInMux                    0      9583               FALL  1       
I__217/O                                      IoInMux                    503    10086              FALL  1       
ipInertedIOPad_sdo_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      10086              FALL  1       
ipInertedIOPad_sdo_preio/PADOUT               PRE_IO_PIN_TYPE_011001     755    10841              RISE  1       
ipInertedIOPad_sdo_iopad/DIN                  IO_PAD                     0      10841              RISE  1       
ipInertedIOPad_sdo_iopad/PACKAGEPIN:out       IO_PAD                     2292   13133              RISE  1       
sdo                                           LED_Wheel                  0      13133              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: clk_out   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : clk_out
Input Port       : clk_sys
Pad to Pad Delay : 6739

Pad to Pad Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk_sys                                      LED_Wheel               0      0                  FALL  1       
ipInertedIOPad_clk_sys_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  FALL  1       
ipInertedIOPad_clk_sys_iopad/DOUT            IO_PAD                  540    540                FALL  1       
ipInertedIOPad_clk_sys_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
ipInertedIOPad_clk_sys_preio/DIN0            PRE_IO_PIN_TYPE_000001  490    1030               FALL  1       
I__700/I                                     Odrv4                   0      1030               FALL  1       
I__700/O                                     Odrv4                   649    1679               FALL  1       
I__705/I                                     IoSpan4Mux              0      1679               FALL  1       
I__705/O                                     IoSpan4Mux              742    2421               FALL  1       
I__713/I                                     LocalMux                0      2421               FALL  1       
I__713/O                                     LocalMux                768    3189               FALL  1       
I__723/I                                     IoInMux                 0      3189               FALL  1       
I__723/O                                     IoInMux                 503    3692               FALL  1       
ipInertedIOPad_clk_out_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3692               FALL  1       
ipInertedIOPad_clk_out_preio/PADOUT          PRE_IO_PIN_TYPE_011001  755    4447               RISE  1       
ipInertedIOPad_clk_out_iopad/DIN             IO_PAD                  0      4447               RISE  1       
ipInertedIOPad_clk_out_iopad/PACKAGEPIN:out  IO_PAD                  2292   6739               RISE  1       
clk_out                                      LED_Wheel               0      6739               RISE  1       

6.6.2::Path details for port: n_cs_out  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : n_cs_out
Input Port       : n_cs_in
Pad to Pad Delay : 6739

Pad to Pad Path
pin name                                      model name              delay  cummulative delay  edge  Fanout  
--------------------------------------------  ----------------------  -----  -----------------  ----  ------  
n_cs_in                                       LED_Wheel               0      0                  FALL  1       
ipInertedIOPad_n_cs_in_iopad/PACKAGEPIN:in    IO_PAD                  0      0                  FALL  1       
ipInertedIOPad_n_cs_in_iopad/DOUT             IO_PAD                  540    540                FALL  1       
ipInertedIOPad_n_cs_in_preio/PADIN            PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
ipInertedIOPad_n_cs_in_preio/DIN0             PRE_IO_PIN_TYPE_000001  490    1030               FALL  1       
I__657/I                                      Odrv4                   0      1030               FALL  1       
I__657/O                                      Odrv4                   649    1679               FALL  1       
I__664/I                                      IoSpan4Mux              0      1679               FALL  1       
I__664/O                                      IoSpan4Mux              742    2421               FALL  1       
I__673/I                                      LocalMux                0      2421               FALL  1       
I__673/O                                      LocalMux                768    3189               FALL  1       
I__684/I                                      IoInMux                 0      3189               FALL  1       
I__684/O                                      IoInMux                 503    3692               FALL  1       
ipInertedIOPad_n_cs_out_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      3692               FALL  1       
ipInertedIOPad_n_cs_out_preio/PADOUT          PRE_IO_PIN_TYPE_011001  755    4447               RISE  1       
ipInertedIOPad_n_cs_out_iopad/DIN             IO_PAD                  0      4447               RISE  1       
ipInertedIOPad_n_cs_out_iopad/PACKAGEPIN:out  IO_PAD                  2292   6739               RISE  1       
n_cs_out                                      LED_Wheel               0      6739               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.waddr_1_rst_7_LC_4_13_0/sr
Capture Clock    : spi_in.waddr_1_rst_7_LC_4_13_0/clk
Setup Constraint : 7060p
Path slack       : -22505p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)    7060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           5318
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      11954

Launch Clock Arrival Time (LED_Wheel|clk_in:F#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  34459
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      34459
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                         LED_Wheel                      0                 0   COMP  FALL       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   COMP  FALL       1
ipInertedIOPad_clk_in_iopad/DOUT               IO_PAD                       540               540   COMP  FALL       1
ipInertedIOPad_clk_in_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               540   COMP  FALL       1
ipInertedIOPad_clk_in_preio/DIN0               PRE_IO_PIN_TYPE_000001       490              1030   COMP  FALL       1
I__495/I                                       Odrv4                          0              1030  -22505  FALL       1
I__495/O                                       Odrv4                        649              1679  -22505  FALL       1
I__504/I                                       LocalMux                       0              1679  -22505  FALL       1
I__504/O                                       LocalMux                     768              2447  -22505  FALL       1
I__525/I                                       InMux                          0              2447  -22505  FALL       1
I__525/O                                       InMux                        503              2951  -22505  FALL       1
spi_in.data_latch_1_LC_6_13_6/in1              LogicCell40_SEQ_MODE_0000      0              2951  -22505  FALL       1
spi_in.data_latch_1_LC_6_13_6/lcout            LogicCell40_SEQ_MODE_0000   1179              4129  -22505  RISE       2
I__360/I                                       LocalMux                       0              4129  -22505  RISE       1
I__360/O                                       LocalMux                    1099              5229  -22505  RISE       1
I__362/I                                       InMux                          0              5229  -22505  RISE       1
I__362/O                                       InMux                        662              5891  -22505  RISE       1
I__364/I                                       CascadeMux                     0              5891  -22505  RISE       1
I__364/O                                       CascadeMux                     0              5891  -22505  RISE       1
spi_in.data_latch_1_LC_6_13_6/in2              LogicCell40_SEQ_MODE_0000      0              5891  -22505  RISE       1
spi_in.data_latch_1_LC_6_13_6/ltout            LogicCell40_SEQ_MODE_0000    702              6593  -22505  RISE       1
I__359/I                                       CascadeMux                     0              6593  -22505  RISE       1
I__359/O                                       CascadeMux                     0              6593  -22505  RISE       1
spi_in.data_latch_2_LC_6_13_7/in2              LogicCell40_SEQ_MODE_0000      0              6593  -22505  RISE       1
spi_in.data_latch_2_LC_6_13_7/lcout            LogicCell40_SEQ_MODE_0000   1179              7772  -22505  RISE       3
I__487/I                                       LocalMux                       0              7772  -22505  RISE       1
I__487/O                                       LocalMux                    1099              8871  -22505  RISE       1
I__489/I                                       InMux                          0              8871  -22505  RISE       1
I__489/O                                       InMux                        662              9533  -22505  RISE       1
spi_in.data_latch_3_LC_6_13_3/in3              LogicCell40_SEQ_MODE_0000      0              9533  -22505  RISE       1
spi_in.data_latch_3_LC_6_13_3/lcout            LogicCell40_SEQ_MODE_0000    861             10394  -22505  RISE       3
I__436/I                                       LocalMux                       0             10394  -22505  RISE       1
I__436/O                                       LocalMux                    1099             11493  -22505  RISE       1
I__438/I                                       InMux                          0             11493  -22505  RISE       1
I__438/O                                       InMux                        662             12155  -22505  RISE       1
spi_in.data_latch_4_LC_6_13_0/in3              LogicCell40_SEQ_MODE_0000      0             12155  -22505  RISE       1
spi_in.data_latch_4_LC_6_13_0/lcout            LogicCell40_SEQ_MODE_0000    861             13016  -22505  RISE       3
I__427/I                                       LocalMux                       0             13016  -22505  RISE       1
I__427/O                                       LocalMux                    1099             14116  -22505  RISE       1
I__430/I                                       InMux                          0             14116  -22505  RISE       1
I__430/O                                       InMux                        662             14778  -22505  RISE       1
I__433/I                                       CascadeMux                     0             14778  -22505  RISE       1
I__433/O                                       CascadeMux                     0             14778  -22505  RISE       1
spi_in.data_latch_5_LC_6_14_7/in2              LogicCell40_SEQ_MODE_0000      0             14778  -22505  RISE       1
spi_in.data_latch_5_LC_6_14_7/lcout            LogicCell40_SEQ_MODE_0000   1179             15957  -22505  RISE       3
I__422/I                                       LocalMux                       0             15957  -22505  RISE       1
I__422/O                                       LocalMux                    1099             17056  -22505  RISE       1
I__424/I                                       InMux                          0             17056  -22505  RISE       1
I__424/O                                       InMux                        662             17718  -22505  RISE       1
spi_in.data_latch_6_LC_5_14_3/in3              LogicCell40_SEQ_MODE_0000      0             17718  -22505  RISE       1
spi_in.data_latch_6_LC_5_14_3/lcout            LogicCell40_SEQ_MODE_0000    861             18579  -22505  RISE       2
I__265/I                                       LocalMux                       0             18579  -22505  RISE       1
I__265/O                                       LocalMux                    1099             19678  -22505  RISE       1
I__266/I                                       InMux                          0             19678  -22505  RISE       1
I__266/O                                       InMux                        662             20341  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/in3              LogicCell40_SEQ_MODE_0000      0             20341  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/lcout            LogicCell40_SEQ_MODE_0000    861             21201  -22505  RISE       1
I__211/I                                       LocalMux                       0             21201  -22505  RISE       1
I__211/O                                       LocalMux                    1099             22301  -22505  RISE       1
I__212/I                                       InMux                          0             22301  -22505  RISE       1
I__212/O                                       InMux                        662             22963  -22505  RISE       1
I__213/I                                       CascadeMux                     0             22963  -22505  RISE       1
I__213/O                                       CascadeMux                     0             22963  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/in2              LogicCell40_SEQ_MODE_0000      0             22963  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/ltout            LogicCell40_SEQ_MODE_0000    702             23665  -22505  RISE       1
I__210/I                                       CascadeMux                     0             23665  -22505  RISE       1
I__210/O                                       CascadeMux                     0             23665  -22505  RISE       1
spi_in.data_cnt_RNIKC0R5_0_0_LC_5_14_1/in2     LogicCell40_SEQ_MODE_0000      0             23665  -22505  RISE       1
spi_in.data_cnt_RNIKC0R5_0_0_LC_5_14_1/ltout   LogicCell40_SEQ_MODE_0000    702             24367  -22505  RISE       1
I__275/I                                       CascadeMux                     0             24367  -22505  RISE       1
I__275/O                                       CascadeMux                     0             24367  -22505  RISE       1
spi_in.data_cnt_RNI47N56_6_0_LC_5_14_2/in2     LogicCell40_SEQ_MODE_0000      0             24367  -22505  RISE       1
spi_in.data_cnt_RNI47N56_6_0_LC_5_14_2/lcout   LogicCell40_SEQ_MODE_0000   1179             25546  -22505  RISE       3
I__269/I                                       LocalMux                       0             25546  -22505  RISE       1
I__269/O                                       LocalMux                    1099             26645  -22505  RISE       1
I__272/I                                       InMux                          0             26645  -22505  RISE       1
I__272/O                                       InMux                        662             27307  -22505  RISE       1
spi_in.data_cnt_RNI_0_0_LC_5_13_3/in3          LogicCell40_SEQ_MODE_0000      0             27307  -22505  RISE       1
spi_in.data_cnt_RNI_0_0_LC_5_13_3/ltout        LogicCell40_SEQ_MODE_0000    609             27916  -22505  FALL       1
I__238/I                                       CascadeMux                     0             27916  -22505  FALL       1
I__238/O                                       CascadeMux                     0             27916  -22505  FALL       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in2       LogicCell40_SEQ_MODE_0000      0             27916  -22505  FALL       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/ltout     LogicCell40_SEQ_MODE_0000    781             28698  -22505  FALL       1
I__235/I                                       CascadeMux                     0             28698  -22505  FALL       1
I__235/O                                       CascadeMux                     0             28698  -22505  FALL       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/in2    LogicCell40_SEQ_MODE_0000      0             28698  -22505  FALL       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000   1179             29877  -22505  RISE       1
I__233/I                                       LocalMux                       0             29877  -22505  RISE       1
I__233/O                                       LocalMux                    1099             30976  -22505  RISE       1
I__234/I                                       InMux                          0             30976  -22505  RISE       1
I__234/O                                       InMux                        662             31638  -22505  RISE       1
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/in3         LogicCell40_SEQ_MODE_0000      0             31638  -22505  RISE       1
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/lcout       LogicCell40_SEQ_MODE_0000    874             32512  -22505  FALL       1
I__179/I                                       Odrv4                          0             32512  -22505  FALL       1
I__179/O                                       Odrv4                        649             33161  -22505  FALL       1
I__180/I                                       LocalMux                       0             33161  -22505  FALL       1
I__180/O                                       LocalMux                     768             33929  -22505  FALL       1
I__181/I                                       SRMux                          0             33929  -22505  FALL       1
I__181/O                                       SRMux                        530             34459  -22505  FALL       1
spi_in.waddr_1_rst_7_LC_4_13_0/sr              LogicCell40_SEQ_MODE_1010      0             34459  -22505  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__565/I                                   LocalMux                       0              3332  RISE       1
I__565/O                                   LocalMux                    1099              4431  RISE       1
I__572/I                                   ClkMux                         0              4431  RISE       1
I__572/O                                   ClkMux                       887              5318  RISE       1
spi_in.waddr_1_rst_7_LC_4_13_0/clk         LogicCell40_SEQ_MODE_1010      0              5318  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.waddr_1_0_LC_4_14_0/sr
Capture Clock    : spi_in.waddr_1_0_LC_4_14_0/clk
Setup Constraint : 7060p
Path slack       : -22055p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)    7060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4285
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      10921

Launch Clock Arrival Time (LED_Wheel|clk_in:F#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  32976
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      32976
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                         LED_Wheel                      0                 0   COMP  FALL       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   COMP  FALL       1
ipInertedIOPad_clk_in_iopad/DOUT               IO_PAD                       540               540   COMP  FALL       1
ipInertedIOPad_clk_in_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               540   COMP  FALL       1
ipInertedIOPad_clk_in_preio/DIN0               PRE_IO_PIN_TYPE_000001       490              1030   COMP  FALL       1
I__495/I                                       Odrv4                          0              1030  -22505  FALL       1
I__495/O                                       Odrv4                        649              1679  -22505  FALL       1
I__504/I                                       LocalMux                       0              1679  -22505  FALL       1
I__504/O                                       LocalMux                     768              2447  -22505  FALL       1
I__525/I                                       InMux                          0              2447  -22505  FALL       1
I__525/O                                       InMux                        503              2951  -22505  FALL       1
spi_in.data_latch_1_LC_6_13_6/in1              LogicCell40_SEQ_MODE_0000      0              2951  -22505  FALL       1
spi_in.data_latch_1_LC_6_13_6/lcout            LogicCell40_SEQ_MODE_0000   1179              4129  -22505  RISE       2
I__360/I                                       LocalMux                       0              4129  -22505  RISE       1
I__360/O                                       LocalMux                    1099              5229  -22505  RISE       1
I__362/I                                       InMux                          0              5229  -22505  RISE       1
I__362/O                                       InMux                        662              5891  -22505  RISE       1
I__364/I                                       CascadeMux                     0              5891  -22505  RISE       1
I__364/O                                       CascadeMux                     0              5891  -22505  RISE       1
spi_in.data_latch_1_LC_6_13_6/in2              LogicCell40_SEQ_MODE_0000      0              5891  -22505  RISE       1
spi_in.data_latch_1_LC_6_13_6/ltout            LogicCell40_SEQ_MODE_0000    702              6593  -22505  RISE       1
I__359/I                                       CascadeMux                     0              6593  -22505  RISE       1
I__359/O                                       CascadeMux                     0              6593  -22505  RISE       1
spi_in.data_latch_2_LC_6_13_7/in2              LogicCell40_SEQ_MODE_0000      0              6593  -22505  RISE       1
spi_in.data_latch_2_LC_6_13_7/lcout            LogicCell40_SEQ_MODE_0000   1179              7772  -22505  RISE       3
I__487/I                                       LocalMux                       0              7772  -22505  RISE       1
I__487/O                                       LocalMux                    1099              8871  -22505  RISE       1
I__489/I                                       InMux                          0              8871  -22505  RISE       1
I__489/O                                       InMux                        662              9533  -22505  RISE       1
spi_in.data_latch_3_LC_6_13_3/in3              LogicCell40_SEQ_MODE_0000      0              9533  -22505  RISE       1
spi_in.data_latch_3_LC_6_13_3/lcout            LogicCell40_SEQ_MODE_0000    861             10394  -22505  RISE       3
I__436/I                                       LocalMux                       0             10394  -22505  RISE       1
I__436/O                                       LocalMux                    1099             11493  -22505  RISE       1
I__438/I                                       InMux                          0             11493  -22505  RISE       1
I__438/O                                       InMux                        662             12155  -22505  RISE       1
spi_in.data_latch_4_LC_6_13_0/in3              LogicCell40_SEQ_MODE_0000      0             12155  -22505  RISE       1
spi_in.data_latch_4_LC_6_13_0/lcout            LogicCell40_SEQ_MODE_0000    861             13016  -22505  RISE       3
I__427/I                                       LocalMux                       0             13016  -22505  RISE       1
I__427/O                                       LocalMux                    1099             14116  -22505  RISE       1
I__430/I                                       InMux                          0             14116  -22505  RISE       1
I__430/O                                       InMux                        662             14778  -22505  RISE       1
I__433/I                                       CascadeMux                     0             14778  -22505  RISE       1
I__433/O                                       CascadeMux                     0             14778  -22505  RISE       1
spi_in.data_latch_5_LC_6_14_7/in2              LogicCell40_SEQ_MODE_0000      0             14778  -22505  RISE       1
spi_in.data_latch_5_LC_6_14_7/lcout            LogicCell40_SEQ_MODE_0000   1179             15957  -22505  RISE       3
I__422/I                                       LocalMux                       0             15957  -22505  RISE       1
I__422/O                                       LocalMux                    1099             17056  -22505  RISE       1
I__424/I                                       InMux                          0             17056  -22505  RISE       1
I__424/O                                       InMux                        662             17718  -22505  RISE       1
spi_in.data_latch_6_LC_5_14_3/in3              LogicCell40_SEQ_MODE_0000      0             17718  -22505  RISE       1
spi_in.data_latch_6_LC_5_14_3/lcout            LogicCell40_SEQ_MODE_0000    861             18579  -22505  RISE       2
I__265/I                                       LocalMux                       0             18579  -22505  RISE       1
I__265/O                                       LocalMux                    1099             19678  -22505  RISE       1
I__266/I                                       InMux                          0             19678  -22505  RISE       1
I__266/O                                       InMux                        662             20341  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/in3              LogicCell40_SEQ_MODE_0000      0             20341  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/lcout            LogicCell40_SEQ_MODE_0000    861             21201  -22505  RISE       1
I__211/I                                       LocalMux                       0             21201  -22505  RISE       1
I__211/O                                       LocalMux                    1099             22301  -22505  RISE       1
I__212/I                                       InMux                          0             22301  -22505  RISE       1
I__212/O                                       InMux                        662             22963  -22505  RISE       1
I__213/I                                       CascadeMux                     0             22963  -22505  RISE       1
I__213/O                                       CascadeMux                     0             22963  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/in2              LogicCell40_SEQ_MODE_0000      0             22963  -22505  RISE       1
spi_in.data_latch_7_LC_5_14_0/ltout            LogicCell40_SEQ_MODE_0000    702             23665  -22505  RISE       1
I__210/I                                       CascadeMux                     0             23665  -22505  RISE       1
I__210/O                                       CascadeMux                     0             23665  -22505  RISE       1
spi_in.data_cnt_RNIKC0R5_0_0_LC_5_14_1/in2     LogicCell40_SEQ_MODE_0000      0             23665  -22505  RISE       1
spi_in.data_cnt_RNIKC0R5_0_0_LC_5_14_1/ltout   LogicCell40_SEQ_MODE_0000    702             24367  -22505  RISE       1
I__275/I                                       CascadeMux                     0             24367  -22505  RISE       1
I__275/O                                       CascadeMux                     0             24367  -22505  RISE       1
spi_in.data_cnt_RNI47N56_6_0_LC_5_14_2/in2     LogicCell40_SEQ_MODE_0000      0             24367  -22505  RISE       1
spi_in.data_cnt_RNI47N56_6_0_LC_5_14_2/lcout   LogicCell40_SEQ_MODE_0000   1179             25546  -22505  RISE       3
I__269/I                                       LocalMux                       0             25546  -22505  RISE       1
I__269/O                                       LocalMux                    1099             26645  -22505  RISE       1
I__272/I                                       InMux                          0             26645  -22505  RISE       1
I__272/O                                       InMux                        662             27307  -22505  RISE       1
spi_in.data_cnt_RNI_0_0_LC_5_13_3/in3          LogicCell40_SEQ_MODE_0000      0             27307  -22505  RISE       1
spi_in.data_cnt_RNI_0_0_LC_5_13_3/ltout        LogicCell40_SEQ_MODE_0000    609             27916  -22505  FALL       1
I__238/I                                       CascadeMux                     0             27916  -22505  FALL       1
I__238/O                                       CascadeMux                     0             27916  -22505  FALL       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in2       LogicCell40_SEQ_MODE_0000      0             27916  -22505  FALL       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/ltout     LogicCell40_SEQ_MODE_0000    781             28698  -22505  FALL       1
I__235/I                                       CascadeMux                     0             28698  -22505  FALL       1
I__235/O                                       CascadeMux                     0             28698  -22505  FALL       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/in2    LogicCell40_SEQ_MODE_0000      0             28698  -22505  FALL       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/ltout  LogicCell40_SEQ_MODE_0000    781             29479  -22054  FALL       1
I__232/I                                       CascadeMux                     0             29479  -22054  FALL       1
I__232/O                                       CascadeMux                     0             29479  -22054  FALL       1
spi_in.waddr_1_RNO_0_0_LC_5_13_6/in2           LogicCell40_SEQ_MODE_0000      0             29479  -22054  FALL       1
spi_in.waddr_1_RNO_0_0_LC_5_13_6/lcout         LogicCell40_SEQ_MODE_0000   1205             30685  -22054  FALL       1
I__228/I                                       Odrv4                          0             30685  -22054  FALL       1
I__228/O                                       Odrv4                        649             31334  -22054  FALL       1
I__229/I                                       Span4Mux_s1_v                  0             31334  -22054  FALL       1
I__229/O                                       Span4Mux_s1_v                344             31678  -22054  FALL       1
I__230/I                                       LocalMux                       0             31678  -22054  FALL       1
I__230/O                                       LocalMux                     768             32446  -22054  FALL       1
I__231/I                                       SRMux                          0             32446  -22054  FALL       1
I__231/O                                       SRMux                        530             32976  -22054  FALL       1
spi_in.waddr_1_0_LC_4_14_0/sr                  LogicCell40_SEQ_MODE_1011      0             32976  -22054  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.waddr_1_0_LC_4_14_0/in3
Capture Clock    : spi_in.waddr_1_0_LC_4_14_0/clk
Setup Constraint : 7060p
Path slack       : -19750p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)    7060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4285
- Setup Time                                         -728
-------------------------------------------------   ----- 
End-of-path required time (ps)                      10617

Launch Clock Arrival Time (LED_Wheel|clk_in:F#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  30367
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      30367
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                        LED_Wheel                      0                 0   COMP  FALL       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   COMP  FALL       1
ipInertedIOPad_clk_in_iopad/DOUT              IO_PAD                       540               540   COMP  FALL       1
ipInertedIOPad_clk_in_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               540   COMP  FALL       1
ipInertedIOPad_clk_in_preio/DIN0              PRE_IO_PIN_TYPE_000001       490              1030   COMP  FALL       1
I__495/I                                      Odrv4                          0              1030  -22505  FALL       1
I__495/O                                      Odrv4                        649              1679  -22505  FALL       1
I__504/I                                      LocalMux                       0              1679  -22505  FALL       1
I__504/O                                      LocalMux                     768              2447  -22505  FALL       1
I__525/I                                      InMux                          0              2447  -22505  FALL       1
I__525/O                                      InMux                        503              2951  -22505  FALL       1
spi_in.data_latch_1_LC_6_13_6/in1             LogicCell40_SEQ_MODE_0000      0              2951  -22505  FALL       1
spi_in.data_latch_1_LC_6_13_6/lcout           LogicCell40_SEQ_MODE_0000   1179              4129  -22505  RISE       2
I__360/I                                      LocalMux                       0              4129  -22505  RISE       1
I__360/O                                      LocalMux                    1099              5229  -22505  RISE       1
I__362/I                                      InMux                          0              5229  -22505  RISE       1
I__362/O                                      InMux                        662              5891  -22505  RISE       1
I__364/I                                      CascadeMux                     0              5891  -22505  RISE       1
I__364/O                                      CascadeMux                     0              5891  -22505  RISE       1
spi_in.data_latch_1_LC_6_13_6/in2             LogicCell40_SEQ_MODE_0000      0              5891  -22505  RISE       1
spi_in.data_latch_1_LC_6_13_6/ltout           LogicCell40_SEQ_MODE_0000    702              6593  -22505  RISE       1
I__359/I                                      CascadeMux                     0              6593  -22505  RISE       1
I__359/O                                      CascadeMux                     0              6593  -22505  RISE       1
spi_in.data_latch_2_LC_6_13_7/in2             LogicCell40_SEQ_MODE_0000      0              6593  -22505  RISE       1
spi_in.data_latch_2_LC_6_13_7/lcout           LogicCell40_SEQ_MODE_0000   1179              7772  -22505  RISE       3
I__487/I                                      LocalMux                       0              7772  -22505  RISE       1
I__487/O                                      LocalMux                    1099              8871  -22505  RISE       1
I__489/I                                      InMux                          0              8871  -22505  RISE       1
I__489/O                                      InMux                        662              9533  -22505  RISE       1
spi_in.data_latch_3_LC_6_13_3/in3             LogicCell40_SEQ_MODE_0000      0              9533  -22505  RISE       1
spi_in.data_latch_3_LC_6_13_3/lcout           LogicCell40_SEQ_MODE_0000    861             10394  -22505  RISE       3
I__436/I                                      LocalMux                       0             10394  -22505  RISE       1
I__436/O                                      LocalMux                    1099             11493  -22505  RISE       1
I__438/I                                      InMux                          0             11493  -22505  RISE       1
I__438/O                                      InMux                        662             12155  -22505  RISE       1
spi_in.data_latch_4_LC_6_13_0/in3             LogicCell40_SEQ_MODE_0000      0             12155  -22505  RISE       1
spi_in.data_latch_4_LC_6_13_0/lcout           LogicCell40_SEQ_MODE_0000    861             13016  -22505  RISE       3
I__427/I                                      LocalMux                       0             13016  -22505  RISE       1
I__427/O                                      LocalMux                    1099             14116  -22505  RISE       1
I__430/I                                      InMux                          0             14116  -22505  RISE       1
I__430/O                                      InMux                        662             14778  -22505  RISE       1
I__433/I                                      CascadeMux                     0             14778  -22505  RISE       1
I__433/O                                      CascadeMux                     0             14778  -22505  RISE       1
spi_in.data_latch_5_LC_6_14_7/in2             LogicCell40_SEQ_MODE_0000      0             14778  -22505  RISE       1
spi_in.data_latch_5_LC_6_14_7/lcout           LogicCell40_SEQ_MODE_0000   1179             15957  -22505  RISE       3
I__422/I                                      LocalMux                       0             15957  -22505  RISE       1
I__422/O                                      LocalMux                    1099             17056  -22505  RISE       1
I__424/I                                      InMux                          0             17056  -22505  RISE       1
I__424/O                                      InMux                        662             17718  -22505  RISE       1
spi_in.data_latch_6_LC_5_14_3/in3             LogicCell40_SEQ_MODE_0000      0             17718  -22505  RISE       1
spi_in.data_latch_6_LC_5_14_3/lcout           LogicCell40_SEQ_MODE_0000    861             18579  -22505  RISE       2
I__265/I                                      LocalMux                       0             18579  -22505  RISE       1
I__265/O                                      LocalMux                    1099             19678  -22505  RISE       1
I__267/I                                      InMux                          0             19678  -22160  RISE       1
I__267/O                                      InMux                        662             20341  -22160  RISE       1
I__268/I                                      CascadeMux                     0             20341  -22160  RISE       1
I__268/O                                      CascadeMux                     0             20341  -22160  RISE       1
spi_in.data_latch_6_LC_5_14_3/in2             LogicCell40_SEQ_MODE_0000      0             20341  -22160  RISE       1
spi_in.data_latch_6_LC_5_14_3/ltout           LogicCell40_SEQ_MODE_0000    781             21122  -22160  FALL       1
I__264/I                                      CascadeMux                     0             21122  -22160  FALL       1
I__264/O                                      CascadeMux                     0             21122  -22160  FALL       1
spi_in.data_cnt_RNIKC0R5_1_0_LC_5_14_4/in2    LogicCell40_SEQ_MODE_0000      0             21122  -22160  FALL       1
spi_in.data_cnt_RNIKC0R5_1_0_LC_5_14_4/lcout  LogicCell40_SEQ_MODE_0000   1179             22301  -22160  RISE       1
I__255/I                                      LocalMux                       0             22301  -22160  RISE       1
I__255/O                                      LocalMux                    1099             23400  -22160  RISE       1
I__256/I                                      InMux                          0             23400  -22160  RISE       1
I__256/O                                      InMux                        662             24062  -22160  RISE       1
spi_in.data_cnt_RNI47N56_5_0_LC_5_14_7/in3    LogicCell40_SEQ_MODE_0000      0             24062  -22160  RISE       1
spi_in.data_cnt_RNI47N56_5_0_LC_5_14_7/lcout  LogicCell40_SEQ_MODE_0000    861             24923  -22160  RISE       3
I__250/I                                      LocalMux                       0             24923  -22160  RISE       1
I__250/O                                      LocalMux                    1099             26022  -22160  RISE       1
I__252/I                                      InMux                          0             26022  -22160  RISE       1
I__252/O                                      InMux                        662             26685  -22160  RISE       1
spi_in.data_cnt_RNI_0_0_LC_5_13_3/in1         LogicCell40_SEQ_MODE_0000      0             26685  -22160  RISE       1
spi_in.data_cnt_RNI_0_0_LC_5_13_3/ltout       LogicCell40_SEQ_MODE_0000    742             27426  -22015  RISE       1
I__238/I                                      CascadeMux                     0             27426  -22015  RISE       1
I__238/O                                      CascadeMux                     0             27426  -22015  RISE       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in2      LogicCell40_SEQ_MODE_0000      0             27426  -22015  RISE       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/lcout    LogicCell40_SEQ_MODE_0000   1179             28605  -19750  RISE       1
I__236/I                                      LocalMux                       0             28605  -19750  RISE       1
I__236/O                                      LocalMux                    1099             29704  -19750  RISE       1
I__237/I                                      InMux                          0             29704  -19750  RISE       1
I__237/O                                      InMux                        662             30367  -19750  RISE       1
spi_in.waddr_1_0_LC_4_14_0/in3                LogicCell40_SEQ_MODE_1011      0             30367  -19750  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_rst_LC_7_10_0/sr
Capture Clock    : spi_in.data_cnt_rst_LC_7_10_0/clk
Setup Constraint : 14120p
Path slack       : -5204p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4775
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18471

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  15853
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      23675
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0             14828  -5204  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278             15106  -5204  RISE       2
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryin    LogicCell40_SEQ_MODE_0000      0             15106  -5204  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryout   LogicCell40_SEQ_MODE_0000    278             15384  -5204  RISE       2
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/carryin   LogicCell40_SEQ_MODE_0000      0             15384  -5204  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/carryout  LogicCell40_SEQ_MODE_0000    278             15662  -5204  RISE       1
IN_MUX_bfv_6_11_0_/carryinitin                           ICE_CARRY_IN_MUX               0             15662  -5204  RISE       1
IN_MUX_bfv_6_11_0_/carryinitout                          ICE_CARRY_IN_MUX             556             16219  -5204  RISE       1
I__329/I                                                 InMux                          0             16219  -5204  RISE       1
I__329/O                                                 InMux                        662             16881  -5204  RISE       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/in3       LogicCell40_SEQ_MODE_0000      0             16881  -5204  RISE       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_0000    861             17742  -5204  RISE       2
I__376/I                                                 LocalMux                       0             17742  -5204  RISE       1
I__376/O                                                 LocalMux                    1099             18841  -5204  RISE       1
I__378/I                                                 InMux                          0             18841  -5204  RISE       1
I__378/O                                                 InMux                        662             19503  -5204  RISE       1
spi_in.data_cnt_rst_RNO_LC_6_11_7/in1                    LogicCell40_SEQ_MODE_0000      0             19503  -5204  RISE       1
spi_in.data_cnt_rst_RNO_LC_6_11_7/lcout                  LogicCell40_SEQ_MODE_0000   1232             20735  -5204  FALL       1
I__741/I                                                 Odrv4                          0             20735  -5204  FALL       1
I__741/O                                                 Odrv4                        649             21384  -5204  FALL       1
I__742/I                                                 Span4Mux_s1_v                  0             21384  -5204  FALL       1
I__742/O                                                 Span4Mux_s1_v                344             21728  -5204  FALL       1
I__743/I                                                 Span4Mux_v                     0             21728  -5204  FALL       1
I__743/O                                                 Span4Mux_v                   649             22377  -5204  FALL       1
I__744/I                                                 LocalMux                       0             22377  -5204  FALL       1
I__744/O                                                 LocalMux                     768             23145  -5204  FALL       1
I__745/I                                                 SRMux                          0             23145  -5204  FALL       1
I__745/O                                                 SRMux                        530             23675  -5204  FALL       1
spi_in.data_cnt_rst_LC_7_10_0/sr                         LogicCell40_SEQ_MODE_1010      0             23675  -5204  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__545/I                                   Span4Mux_h                     0              2272  RISE       1
I__545/O                                   Span4Mux_h                   517              2789  RISE       1
I__559/I                                   LocalMux                       0              2789  RISE       1
I__559/O                                   LocalMux                    1099              3888  RISE       1
I__570/I                                   ClkMux                         0              3888  RISE       1
I__570/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_rst_LC_7_10_0/clk          LogicCell40_SEQ_MODE_1010      0              4775  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_8_LC_6_12_3/sr
Capture Clock    : spi_in.data_cnt_8_LC_6_12_3/clk
Setup Constraint : 14120p
Path slack       : -3733p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3663
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17783

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  13694
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      21516
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0             14828  -5204  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278             15106  -5204  RISE       2
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryin    LogicCell40_SEQ_MODE_0000      0             15106  -5204  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryout   LogicCell40_SEQ_MODE_0000    278             15384  -5204  RISE       2
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/carryin   LogicCell40_SEQ_MODE_0000      0             15384  -5204  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/carryout  LogicCell40_SEQ_MODE_0000    278             15662  -5204  RISE       1
IN_MUX_bfv_6_11_0_/carryinitin                           ICE_CARRY_IN_MUX               0             15662  -5204  RISE       1
IN_MUX_bfv_6_11_0_/carryinitout                          ICE_CARRY_IN_MUX             556             16219  -5204  RISE       1
I__329/I                                                 InMux                          0             16219  -5204  RISE       1
I__329/O                                                 InMux                        662             16881  -5204  RISE       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/in3       LogicCell40_SEQ_MODE_0000      0             16881  -5204  RISE       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/ltout     LogicCell40_SEQ_MODE_0000    583             17464  -3734  RISE       1
I__328/I                                                 CascadeMux                     0             17464  -3734  RISE       1
I__328/O                                                 CascadeMux                     0             17464  -3734  RISE       1
spi_in.data_cnt_RNO_8_LC_6_11_1/in2                      LogicCell40_SEQ_MODE_0000      0             17464  -3734  RISE       1
spi_in.data_cnt_RNO_8_LC_6_11_1/lcout                    LogicCell40_SEQ_MODE_0000   1179             18642  -3734  RISE       1
I__365/I                                                 Odrv4                          0             18642  -3734  RISE       1
I__365/O                                                 Odrv4                        596             19238  -3734  RISE       1
I__366/I                                                 Span4Mux_s3_v                  0             19238  -3734  RISE       1
I__366/O                                                 Span4Mux_s3_v                543             19781  -3734  RISE       1
I__367/I                                                 LocalMux                       0             19781  -3734  RISE       1
I__367/O                                                 LocalMux                    1099             20881  -3734  RISE       1
I__368/I                                                 SRMux                          0             20881  -3734  RISE       1
I__368/O                                                 SRMux                        636             21516  -3734  RISE       1
spi_in.data_cnt_8_LC_6_12_3/sr                           LogicCell40_SEQ_MODE_1011      0             21516  -3734  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__516/I                                   LocalMux                       0              1676  RISE       1
I__516/O                                   LocalMux                    1099              2775  RISE       1
I__531/I                                   ClkMux                         0              2775  RISE       1
I__531/O                                   ClkMux                       887              3663  RISE       1
spi_in.data_cnt_8_LC_6_12_3/clk            LogicCell40_SEQ_MODE_1011      0              3663  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_rst_4_LC_2_11_2/sr
Capture Clock    : spi_in.data_cnt_rst_4_LC_2_11_2/clk
Setup Constraint : 14120p
Path slack       : -3562p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4775
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18471

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  14211
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      22033
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                        LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                InMux                          0              9994  -5204  RISE       1
I__609/O                                                InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                  LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                InMux                          0             12934  -5204  RISE       1
I__290/O                                                InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1       LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
I__276/I                                                InMux                          0             14272  -3561  RISE       1
I__276/O                                                InMux                        662             14934  -3561  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/in3       LogicCell40_SEQ_MODE_0000      0             14934  -3561  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/lcout     LogicCell40_SEQ_MODE_0000    861             15795  -3561  RISE       3
I__277/I                                                Odrv12                         0             15795  -3561  RISE       1
I__277/O                                                Odrv12                      1073             16868  -3561  RISE       1
I__279/I                                                LocalMux                       0             16868  -3561  RISE       1
I__279/O                                                LocalMux                    1099             17967  -3561  RISE       1
I__282/I                                                InMux                          0             17967  -3561  RISE       1
I__282/O                                                InMux                        662             18629  -3561  RISE       1
spi_in.data_cnt_rst_4_RNO_LC_2_10_7/in3                 LogicCell40_SEQ_MODE_0000      0             18629  -3561  RISE       1
spi_in.data_cnt_rst_4_RNO_LC_2_10_7/lcout               LogicCell40_SEQ_MODE_0000    874             19503  -3561  FALL       1
I__135/I                                                Odrv12                         0             19503  -3561  FALL       1
I__135/O                                                Odrv12                      1232             20735  -3561  FALL       1
I__136/I                                                LocalMux                       0             20735  -3561  FALL       1
I__136/O                                                LocalMux                     768             21503  -3561  FALL       1
I__137/I                                                SRMux                          0             21503  -3561  FALL       1
I__137/O                                                SRMux                        530             22033  -3561  FALL       1
spi_in.data_cnt_rst_4_LC_2_11_2/sr                      LogicCell40_SEQ_MODE_1010      0             22033  -3561  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__534/I                                   Span4Mux_v                     0              2193  RISE       1
I__534/O                                   Span4Mux_v                   596              2789  RISE       1
I__549/I                                   LocalMux                       0              2789  RISE       1
I__549/O                                   LocalMux                    1099              3888  RISE       1
I__561/I                                   ClkMux                         0              3888  RISE       1
I__561/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_rst_4_LC_2_11_2/clk        LogicCell40_SEQ_MODE_1010      0              4775  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_rst_0_LC_4_10_0/sr
Capture Clock    : spi_in.data_cnt_rst_0_LC_4_10_0/clk
Setup Constraint : 14120p
Path slack       : -3509p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4881
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18577

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  14264
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      22086
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0             14828  -5204  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278             15106  -5204  RISE       2
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryin    LogicCell40_SEQ_MODE_0000      0             15106  -5204  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryout   LogicCell40_SEQ_MODE_0000    278             15384  -5204  RISE       2
I__330/I                                                 InMux                          0             15384  -3508  RISE       1
I__330/O                                                 InMux                        662             16046  -3508  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/in3       LogicCell40_SEQ_MODE_0000      0             16046  -3508  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/lcout     LogicCell40_SEQ_MODE_0000    861             16907  -3508  RISE       3
I__331/I                                                 Odrv4                          0             16907  -3508  RISE       1
I__331/O                                                 Odrv4                        596             17503  -3508  RISE       1
I__332/I                                                 LocalMux                       0             17503  -3508  RISE       1
I__332/O                                                 LocalMux                    1099             18603  -3508  RISE       1
I__334/I                                                 InMux                          0             18603  -3508  RISE       1
I__334/O                                                 InMux                        662             19265  -3508  RISE       1
spi_in.data_cnt_rst_0_RNO_LC_5_10_2/in3                  LogicCell40_SEQ_MODE_0000      0             19265  -3508  RISE       1
spi_in.data_cnt_rst_0_RNO_LC_5_10_2/lcout                LogicCell40_SEQ_MODE_0000    874             20139  -3508  FALL       1
I__207/I                                                 Odrv4                          0             20139  -3508  FALL       1
I__207/O                                                 Odrv4                        649             20788  -3508  FALL       1
I__208/I                                                 LocalMux                       0             20788  -3508  FALL       1
I__208/O                                                 LocalMux                     768             21556  -3508  FALL       1
I__209/I                                                 SRMux                          0             21556  -3508  FALL       1
I__209/O                                                 SRMux                        530             22086  -3508  FALL       1
spi_in.data_cnt_rst_0_LC_4_10_0/sr                       LogicCell40_SEQ_MODE_1010      0             22086  -3508  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__557/I                                   LocalMux                       0              2895  RISE       1
I__557/O                                   LocalMux                    1099              3994  RISE       1
I__568/I                                   ClkMux                         0              3994  RISE       1
I__568/O                                   ClkMux                       887              4881  RISE       1
spi_in.data_cnt_rst_0_LC_4_10_0/clk        LogicCell40_SEQ_MODE_1010      0              4881  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_5_LC_1_10_0/sr
Capture Clock    : spi_in.data_cnt_5_LC_1_10_0/clk
Setup Constraint : 14120p
Path slack       : -3482p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4775
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18895

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  14555
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      22377
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
I__345/I                                                 InMux                          0             14828  -3482  RISE       1
I__345/O                                                 InMux                        662             15490  -3482  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/in3        LogicCell40_SEQ_MODE_0000      0             15490  -3482  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/lcout      LogicCell40_SEQ_MODE_0000    861             16351  -3482  RISE       3
I__347/I                                                 Odrv12                         0             16351  -3482  RISE       1
I__347/O                                                 Odrv12                      1073             17424  -3482  RISE       1
I__349/I                                                 LocalMux                       0             17424  -3482  RISE       1
I__349/O                                                 LocalMux                    1099             18523  -3482  RISE       1
I__351/I                                                 InMux                          0             18523  -3482  RISE       1
I__351/O                                                 InMux                        662             19185  -3482  RISE       1
spi_in.data_cnt_RNO_5_LC_2_10_2/in3                      LogicCell40_SEQ_MODE_0000      0             19185  -3482  RISE       1
spi_in.data_cnt_RNO_5_LC_2_10_2/lcout                    LogicCell40_SEQ_MODE_0000    861             20046  -3482  RISE       1
I__115/I                                                 Odrv4                          0             20046  -3482  RISE       1
I__115/O                                                 Odrv4                        596             20642  -3482  RISE       1
I__116/I                                                 LocalMux                       0             20642  -3482  RISE       1
I__116/O                                                 LocalMux                    1099             21742  -3482  RISE       1
I__117/I                                                 SRMux                          0             21742  -3482  RISE       1
I__117/O                                                 SRMux                        636             22377  -3482  RISE       1
spi_in.data_cnt_5_LC_1_10_0/sr                           LogicCell40_SEQ_MODE_1011      0             22377  -3482  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__535/I                                   Span4Mux_v                     0              2193  RISE       1
I__535/O                                   Span4Mux_v                   596              2789  RISE       1
I__551/I                                   LocalMux                       0              2789  RISE       1
I__551/O                                   LocalMux                    1099              3888  RISE       1
I__563/I                                   ClkMux                         0              3888  RISE       1
I__563/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_5_LC_1_10_0/clk            LogicCell40_SEQ_MODE_1011      0              4775  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_3_LC_2_9_7/sr
Capture Clock    : spi_in.data_cnt_3_LC_2_9_7/clk
Setup Constraint : 14120p
Path slack       : -3323p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4775
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18895

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  14396
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      22218
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                        LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                InMux                          0              9994  -5204  RISE       1
I__609/O                                                InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                  LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                InMux                          0             12934  -5204  RISE       1
I__290/O                                                InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1       LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
I__276/I                                                InMux                          0             14272  -3561  RISE       1
I__276/O                                                InMux                        662             14934  -3561  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/in3       LogicCell40_SEQ_MODE_0000      0             14934  -3561  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/lcout     LogicCell40_SEQ_MODE_0000    861             15795  -3561  RISE       3
I__277/I                                                Odrv12                         0             15795  -3561  RISE       1
I__277/O                                                Odrv12                      1073             16868  -3561  RISE       1
I__279/I                                                LocalMux                       0             16868  -3561  RISE       1
I__279/O                                                LocalMux                    1099             17967  -3561  RISE       1
I__281/I                                                InMux                          0             17967  -3323  RISE       1
I__281/O                                                InMux                        662             18629  -3323  RISE       1
spi_in.data_cnt_RNO_3_LC_2_10_3/in3                     LogicCell40_SEQ_MODE_0000      0             18629  -3323  RISE       1
spi_in.data_cnt_RNO_3_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_0000    861             19490  -3323  RISE       1
I__111/I                                                Odrv4                          0             19490  -3323  RISE       1
I__111/O                                                Odrv4                        596             20086  -3323  RISE       1
I__112/I                                                Span4Mux_s3_h                  0             20086  -3323  RISE       1
I__112/O                                                Span4Mux_s3_h                397             20483  -3323  RISE       1
I__113/I                                                LocalMux                       0             20483  -3323  RISE       1
I__113/O                                                LocalMux                    1099             21583  -3323  RISE       1
I__114/I                                                SRMux                          0             21583  -3323  RISE       1
I__114/O                                                SRMux                        636             22218  -3323  RISE       1
spi_in.data_cnt_3_LC_2_9_7/sr                           LogicCell40_SEQ_MODE_1011      0             22218  -3323  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__534/I                                   Span4Mux_v                     0              2193  RISE       1
I__534/O                                   Span4Mux_v                   596              2789  RISE       1
I__550/I                                   LocalMux                       0              2789  RISE       1
I__550/O                                   LocalMux                    1099              3888  RISE       1
I__562/I                                   ClkMux                         0              3888  RISE       1
I__562/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_3_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1011      0              4775  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_rst_2_LC_5_7_2/sr
Capture Clock    : spi_in.data_cnt_rst_2_LC_5_7_2/clk
Setup Constraint : 14120p
Path slack       : -3006p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4775
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18471

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  13655
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      21477
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
I__345/I                                                 InMux                          0             14828  -3482  RISE       1
I__345/O                                                 InMux                        662             15490  -3482  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/in3        LogicCell40_SEQ_MODE_0000      0             15490  -3482  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/lcout      LogicCell40_SEQ_MODE_0000    861             16351  -3482  RISE       3
I__346/I                                                 LocalMux                       0             16351  -3005  RISE       1
I__346/O                                                 LocalMux                    1099             17450  -3005  RISE       1
I__348/I                                                 InMux                          0             17450  -3005  RISE       1
I__348/O                                                 InMux                        662             18113  -3005  RISE       1
spi_in.data_cnt_rst_2_RNO_LC_5_9_5/in3                   LogicCell40_SEQ_MODE_0000      0             18113  -3005  RISE       1
spi_in.data_cnt_rst_2_RNO_LC_5_9_5/lcout                 LogicCell40_SEQ_MODE_0000    874             18987  -3005  FALL       1
I__154/I                                                 Odrv4                          0             18987  -3005  FALL       1
I__154/O                                                 Odrv4                        649             19636  -3005  FALL       1
I__155/I                                                 Span4Mux_h                     0             19636  -3005  FALL       1
I__155/O                                                 Span4Mux_h                   543             20179  -3005  FALL       1
I__156/I                                                 LocalMux                       0             20179  -3005  FALL       1
I__156/O                                                 LocalMux                     768             20947  -3005  FALL       1
I__157/I                                                 SRMux                          0             20947  -3005  FALL       1
I__157/O                                                 SRMux                        530             21477  -3005  FALL       1
spi_in.data_cnt_rst_2_LC_5_7_2/sr                        LogicCell40_SEQ_MODE_1010      0             21477  -3005  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__519/I                                   Span4Mux_v                     0              1676  RISE       1
I__519/O                                   Span4Mux_v                   596              2272  RISE       1
I__538/I                                   Span4Mux_h                     0              2272  RISE       1
I__538/O                                   Span4Mux_h                   517              2789  RISE       1
I__554/I                                   LocalMux                       0              2789  RISE       1
I__554/O                                   LocalMux                    1099              3888  RISE       1
I__564/I                                   ClkMux                         0              3888  RISE       1
I__564/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_rst_2_LC_5_7_2/clk         LogicCell40_SEQ_MODE_1010      0              4775  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_rst_3_LC_5_11_1/sr
Capture Clock    : spi_in.data_cnt_rst_3_LC_5_11_1/clk
Setup Constraint : 14120p
Path slack       : -2780p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4179
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17875

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  12833
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      20655
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                        LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                InMux                          0              9994  -5204  RISE       1
I__609/O                                                InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                  LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                InMux                          0             12934  -5204  RISE       1
I__290/O                                                InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1       LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin   LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout  LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
I__355/I                                                InMux                          0             14550  -2780  RISE       1
I__355/O                                                InMux                        662             15212  -2780  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/in3      LogicCell40_SEQ_MODE_0000      0             15212  -2780  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/lcout    LogicCell40_SEQ_MODE_0000    861             16073  -2780  RISE       3
I__593/I                                                LocalMux                       0             16073  -2780  RISE       1
I__593/O                                                LocalMux                    1099             17172  -2780  RISE       1
I__596/I                                                InMux                          0             17172  -2780  RISE       1
I__596/O                                                InMux                        662             17834  -2780  RISE       1
spi_in.data_cnt_rst_3_RNO_LC_6_11_2/in3                 LogicCell40_SEQ_MODE_0000      0             17834  -2780  RISE       1
spi_in.data_cnt_rst_3_RNO_LC_6_11_2/lcout               LogicCell40_SEQ_MODE_0000    874             18709  -2780  FALL       1
I__325/I                                                Odrv4                          0             18709  -2780  FALL       1
I__325/O                                                Odrv4                        649             19358  -2780  FALL       1
I__326/I                                                LocalMux                       0             19358  -2780  FALL       1
I__326/O                                                LocalMux                     768             20126  -2780  FALL       1
I__327/I                                                SRMux                          0             20126  -2780  FALL       1
I__327/O                                                SRMux                        530             20655  -2780  FALL       1
spi_in.data_cnt_rst_3_LC_5_11_1/sr                      LogicCell40_SEQ_MODE_1010      0             20655  -2780  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__533/I                                   LocalMux                       0              2193  RISE       1
I__533/O                                   LocalMux                    1099              3292  RISE       1
I__548/I                                   ClkMux                         0              3292  RISE       1
I__548/O                                   ClkMux                       887              4179  RISE       1
spi_in.data_cnt_rst_3_LC_5_11_1/clk        LogicCell40_SEQ_MODE_1010      0              4179  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_8_LC_6_12_3/in1
Capture Clock    : spi_in.data_cnt_8_LC_6_12_3/clk
Setup Constraint : 14120p
Path slack       : -2780p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3663
- Setup Time                                        -1060
-------------------------------------------------   ----- 
End-of-path required time (ps)                      16723

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  11681
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      19503
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0             14828  -5204  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278             15106  -5204  RISE       2
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryin    LogicCell40_SEQ_MODE_0000      0             15106  -5204  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryout   LogicCell40_SEQ_MODE_0000    278             15384  -5204  RISE       2
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/carryin   LogicCell40_SEQ_MODE_0000      0             15384  -5204  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/carryout  LogicCell40_SEQ_MODE_0000    278             15662  -5204  RISE       1
IN_MUX_bfv_6_11_0_/carryinitin                           ICE_CARRY_IN_MUX               0             15662  -5204  RISE       1
IN_MUX_bfv_6_11_0_/carryinitout                          ICE_CARRY_IN_MUX             556             16219  -5204  RISE       1
I__329/I                                                 InMux                          0             16219  -5204  RISE       1
I__329/O                                                 InMux                        662             16881  -5204  RISE       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/in3       LogicCell40_SEQ_MODE_0000      0             16881  -5204  RISE       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/lcout     LogicCell40_SEQ_MODE_0000    861             17742  -5204  RISE       2
I__377/I                                                 LocalMux                       0             17742  -2780  RISE       1
I__377/O                                                 LocalMux                    1099             18841  -2780  RISE       1
I__379/I                                                 InMux                          0             18841  -2780  RISE       1
I__379/O                                                 InMux                        662             19503  -2780  RISE       1
spi_in.data_cnt_8_LC_6_12_3/in1                          LogicCell40_SEQ_MODE_1011      0             19503  -2780  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__516/I                                   LocalMux                       0              1676  RISE       1
I__516/O                                   LocalMux                    1099              2775  RISE       1
I__531/I                                   ClkMux                         0              2775  RISE       1
I__531/O                                   ClkMux                       887              3663  RISE       1
spi_in.data_cnt_8_LC_6_12_3/clk            LogicCell40_SEQ_MODE_1011      0              3663  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_rst_1_LC_6_8_2/sr
Capture Clock    : spi_in.data_cnt_rst_1_LC_6_8_2/clk
Setup Constraint : 14120p
Path slack       : -2608p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4259
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17955

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  12741
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      20563
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0             14828  -5204  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278             15106  -5204  RISE       2
I__342/I                                                 InMux                          0             15106  -2608  RISE       1
I__342/O                                                 InMux                        662             15768  -2608  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/in3        LogicCell40_SEQ_MODE_0000      0             15768  -2608  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/lcout      LogicCell40_SEQ_MODE_0000    861             16629  -2608  RISE       3
I__409/I                                                 LocalMux                       0             16629  -2608  RISE       1
I__409/O                                                 LocalMux                    1099             17728  -2608  RISE       1
I__412/I                                                 InMux                          0             17728  -2608  RISE       1
I__412/O                                                 InMux                        662             18391  -2608  RISE       1
spi_in.data_cnt_rst_1_RNO_LC_6_9_5/in3                   LogicCell40_SEQ_MODE_0000      0             18391  -2608  RISE       1
spi_in.data_cnt_rst_1_RNO_LC_6_9_5/lcout                 LogicCell40_SEQ_MODE_0000    874             19265  -2608  FALL       1
I__310/I                                                 LocalMux                       0             19265  -2608  FALL       1
I__310/O                                                 LocalMux                     768             20033  -2608  FALL       1
I__311/I                                                 SRMux                          0             20033  -2608  FALL       1
I__311/O                                                 SRMux                        530             20563  -2608  FALL       1
spi_in.data_cnt_rst_1_LC_6_8_2/sr                        LogicCell40_SEQ_MODE_1010      0             20563  -2608  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__519/I                                   Span4Mux_v                     0              1676  RISE       1
I__519/O                                   Span4Mux_v                   596              2272  RISE       1
I__536/I                                   LocalMux                       0              2272  RISE       1
I__536/O                                   LocalMux                    1099              3371  RISE       1
I__552/I                                   ClkMux                         0              3371  RISE       1
I__552/O                                   ClkMux                       887              4259  RISE       1
spi_in.data_cnt_rst_1_LC_6_8_2/clk         LogicCell40_SEQ_MODE_1010      0              4259  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_0_LC_6_7_0/lcout
Path End         : spi_in.data_cnt_rst_7_LC_5_12_3/sr
Capture Clock    : spi_in.data_cnt_rst_7_LC_5_12_3/clk
Setup Constraint : 14120p
Path slack       : -2449p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3663
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17359

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           4855
+ Clock To Q                                        1391
+ Data Path Delay                                  13563
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      19808
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_0_LC_6_7_0/lcout           LogicCell40_SEQ_MODE_1011   1391              6245  -8475  RISE       3
I__383/I                                   Odrv12                         0              6245  -8475  RISE       1
I__383/O                                   Odrv12                      1073              7318  -8475  RISE       1
I__384/I                                   LocalMux                       0              7318  -8475  RISE       1
I__384/O                                   LocalMux                    1099              8418  -8475  RISE       1
I__387/I                                   InMux                          0              8418  -4118  RISE       1
I__387/O                                   InMux                        662              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/in1    LogicCell40_SEQ_MODE_0000      0              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10259  -4118  RISE       2
I__400/I                                   LocalMux                       0             10259  -4118  RISE       1
I__400/O                                   LocalMux                    1099             11358  -4118  RISE       1
I__402/I                                   InMux                          0             11358  -4118  RISE       1
I__402/O                                   InMux                        662             12020  -4118  RISE       1
I__404/I                                   CascadeMux                     0             12020  -4118  RISE       1
I__404/O                                   CascadeMux                     0             12020  -4118  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in2    LogicCell40_SEQ_MODE_0000      0             12020  -4118  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_0000   1179             13199  -2449  RISE       2
I__320/I                                   Odrv4                          0             13199  -2449  RISE       1
I__320/O                                   Odrv4                        596             13795  -2449  RISE       1
I__322/I                                   LocalMux                       0             13795  -2449  RISE       1
I__322/O                                   LocalMux                    1099             14894  -2449  RISE       1
I__324/I                                   InMux                          0             14894  -2449  RISE       1
I__324/O                                   InMux                        662             15556  -2449  RISE       1
spi_in.data_cnt_rst_7_RNO_LC_6_11_3/in3    LogicCell40_SEQ_MODE_0000      0             15556  -2449  RISE       1
spi_in.data_cnt_rst_7_RNO_LC_6_11_3/lcout  LogicCell40_SEQ_MODE_0000    874             16430  -2449  FALL       1
I__316/I                                   Odrv12                         0             16430  -2449  FALL       1
I__316/O                                   Odrv12                      1232             17662  -2449  FALL       1
I__317/I                                   Sp12to4                        0             17662  -2449  FALL       1
I__317/O                                   Sp12to4                      848             18510  -2449  FALL       1
I__318/I                                   LocalMux                       0             18510  -2449  FALL       1
I__318/O                                   LocalMux                     768             19278  -2449  FALL       1
I__319/I                                   SRMux                          0             19278  -2449  FALL       1
I__319/O                                   SRMux                        530             19808  -2449  FALL       1
spi_in.data_cnt_rst_7_LC_5_12_3/sr         LogicCell40_SEQ_MODE_1010      0             19808  -2449  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__517/I                                   LocalMux                       0              1676  RISE       1
I__517/O                                   LocalMux                    1099              2775  RISE       1
I__532/I                                   ClkMux                         0              2775  RISE       1
I__532/O                                   ClkMux                       887              3663  RISE       1
spi_in.data_cnt_rst_7_LC_5_12_3/clk        LogicCell40_SEQ_MODE_1010      0              3663  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_rst_6_LC_4_8_1/lcout
Path End         : spi_in.data_cnt_rst_5_LC_5_8_7/sr
Capture Clock    : spi_in.data_cnt_rst_5_LC_5_8_7/clk
Setup Constraint : 14120p
Path slack       : -1548p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4259
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17955

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6947
+ Clock To Q                                        1391
+ Data Path Delay                                  11165
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      19503
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__578/I                                   Span4Mux_h                     0              4444  RISE       1
I__578/O                                   Span4Mux_h                   517              4961  RISE       1
I__581/I                                   LocalMux                       0              4961  RISE       1
I__581/O                                   LocalMux                    1099              6060  RISE       1
I__584/I                                   ClkMux                         0              6060  RISE       1
I__584/O                                   ClkMux                       887              6947  RISE       1
spi_in.data_cnt_rst_6_LC_4_8_1/clk         LogicCell40_SEQ_MODE_1010      0              6947  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_rst_6_LC_4_8_1/lcout                    LogicCell40_SEQ_MODE_1010   1391              8338  -12303  RISE       3
I__150/I                                                LocalMux                       0              8338  -12303  RISE       1
I__150/O                                                LocalMux                    1099              9437  -12303  RISE       1
I__153/I                                                InMux                          0              9437  -4608  RISE       1
I__153/O                                                InMux                        662             10100  -4608  RISE       1
spi_in.data_cnt_RNIISNK_1_LC_5_9_3/in3                  LogicCell40_SEQ_MODE_0000      0             10100  -4608  RISE       1
spi_in.data_cnt_RNIISNK_1_LC_5_9_3/lcout                LogicCell40_SEQ_MODE_0000    861             10960  -4608  RISE       1
I__299/I                                                LocalMux                       0             10960  -4608  RISE       1
I__299/O                                                LocalMux                    1099             12060  -4608  RISE       1
I__300/I                                                InMux                          0             12060  -4608  RISE       1
I__300/O                                                InMux                        662             12722  -4608  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/in1       LogicCell40_SEQ_MODE_0000      0             12722  -4608  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    675             13397  -4608  RISE       2
I__288/I                                                InMux                          0             13397  -1548  RISE       1
I__288/O                                                InMux                        662             14060  -1548  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in3       LogicCell40_SEQ_MODE_0000      0             14060  -1548  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/lcout     LogicCell40_SEQ_MODE_0000    861             14921  -1548  RISE       3
I__612/I                                                LocalMux                       0             14921  -1548  RISE       1
I__612/O                                                LocalMux                    1099             16020  -1548  RISE       1
I__615/I                                                InMux                          0             16020  -1548  RISE       1
I__615/O                                                InMux                        662             16682  -1548  RISE       1
spi_in.data_cnt_rst_5_RNO_LC_5_9_0/in3                  LogicCell40_SEQ_MODE_0000      0             16682  -1548  RISE       1
spi_in.data_cnt_rst_5_RNO_LC_5_9_0/lcout                LogicCell40_SEQ_MODE_0000    874             17556  -1548  FALL       1
I__118/I                                                Odrv4                          0             17556  -1548  FALL       1
I__118/O                                                Odrv4                        649             18205  -1548  FALL       1
I__119/I                                                LocalMux                       0             18205  -1548  FALL       1
I__119/O                                                LocalMux                     768             18973  -1548  FALL       1
I__120/I                                                SRMux                          0             18973  -1548  FALL       1
I__120/O                                                SRMux                        530             19503  -1548  FALL       1
spi_in.data_cnt_rst_5_LC_5_8_7/sr                       LogicCell40_SEQ_MODE_1010      0             19503  -1548  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__519/I                                   Span4Mux_v                     0              1676  RISE       1
I__519/O                                   Span4Mux_v                   596              2272  RISE       1
I__537/I                                   LocalMux                       0              2272  RISE       1
I__537/O                                   LocalMux                    1099              3371  RISE       1
I__553/I                                   ClkMux                         0              3371  RISE       1
I__553/O                                   ClkMux                       887              4259  RISE       1
spi_in.data_cnt_rst_5_LC_5_8_7/clk         LogicCell40_SEQ_MODE_1010      0              4259  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_4_LC_8_10_1/sr
Capture Clock    : spi_in.data_cnt_4_LC_8_10_1/clk
Setup Constraint : 14120p
Path slack       : -1429p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4881
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18577

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  12184
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      20006
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                        LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                InMux                          0              9994  -5204  RISE       1
I__609/O                                                InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                  LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                InMux                          0             12934  -5204  RISE       1
I__290/O                                                InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1       LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin   LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout  LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
I__355/I                                                InMux                          0             14550  -2780  RISE       1
I__355/O                                                InMux                        662             15212  -2780  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/in3      LogicCell40_SEQ_MODE_0000      0             15212  -2780  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/lcout    LogicCell40_SEQ_MODE_0000    861             16073  -2780  RISE       3
I__594/I                                                LocalMux                       0             16073  -1429  RISE       1
I__594/O                                                LocalMux                    1099             17172  -1429  RISE       1
I__597/I                                                InMux                          0             17172  -1429  RISE       1
I__597/O                                                InMux                        662             17834  -1429  RISE       1
spi_in.data_cnt_RNO_4_LC_7_11_5/in3                     LogicCell40_SEQ_MODE_0000      0             17834  -1429  RISE       1
spi_in.data_cnt_RNO_4_LC_7_11_5/lcout                   LogicCell40_SEQ_MODE_0000    874             18709  -1429  FALL       1
I__492/I                                                LocalMux                       0             18709  -1429  FALL       1
I__492/O                                                LocalMux                     768             19477  -1429  FALL       1
I__493/I                                                SRMux                          0             19477  -1429  FALL       1
I__493/O                                                SRMux                        530             20006  -1429  FALL       1
spi_in.data_cnt_4_LC_8_10_1/sr                          LogicCell40_SEQ_MODE_1011      0             20006  -1429  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__523/I                                   IoSpan4Mux                     0              1676  RISE       1
I__523/O                                   IoSpan4Mux                   622              2299  RISE       1
I__544/I                                   Span4Mux_v                     0              2299  RISE       1
I__544/O                                   Span4Mux_v                   596              2895  RISE       1
I__558/I                                   LocalMux                       0              2895  RISE       1
I__558/O                                   LocalMux                    1099              3994  RISE       1
I__569/I                                   ClkMux                         0              3994  RISE       1
I__569/O                                   ClkMux                       887              4881  RISE       1
spi_in.data_cnt_4_LC_8_10_1/clk            LogicCell40_SEQ_MODE_1011      0              4881  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_5_LC_1_10_0/in1
Capture Clock    : spi_in.data_cnt_5_LC_1_10_0/clk
Setup Constraint : 14120p
Path slack       : -1349p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4775
- Setup Time                                        -1060
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17836

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  11363
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      19185
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
I__345/I                                                 InMux                          0             14828  -3482  RISE       1
I__345/O                                                 InMux                        662             15490  -3482  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/in3        LogicCell40_SEQ_MODE_0000      0             15490  -3482  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/lcout      LogicCell40_SEQ_MODE_0000    861             16351  -3482  RISE       3
I__347/I                                                 Odrv12                         0             16351  -3482  RISE       1
I__347/O                                                 Odrv12                      1073             17424  -3482  RISE       1
I__350/I                                                 LocalMux                       0             17424  -1350  RISE       1
I__350/O                                                 LocalMux                    1099             18523  -1350  RISE       1
I__352/I                                                 InMux                          0             18523  -1350  RISE       1
I__352/O                                                 InMux                        662             19185  -1350  RISE       1
spi_in.data_cnt_5_LC_1_10_0/in1                          LogicCell40_SEQ_MODE_1011      0             19185  -1350  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__535/I                                   Span4Mux_v                     0              2193  RISE       1
I__535/O                                   Span4Mux_v                   596              2789  RISE       1
I__551/I                                   LocalMux                       0              2789  RISE       1
I__551/O                                   LocalMux                    1099              3888  RISE       1
I__563/I                                   ClkMux                         0              3888  RISE       1
I__563/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_5_LC_1_10_0/clk            LogicCell40_SEQ_MODE_1011      0              4775  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_0_LC_6_7_0/lcout
Path End         : spi_in.data_cnt_0_LC_6_7_0/sr
Capture Clock    : spi_in.data_cnt_0_LC_6_7_0/clk
Setup Constraint : 14120p
Path slack       : -1257p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4855
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18551

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           4855
+ Clock To Q                                        1391
+ Data Path Delay                                  13563
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      19808
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_0_LC_6_7_0/lcout           LogicCell40_SEQ_MODE_1011   1391              6245  -8475  RISE       3
I__383/I                                   Odrv12                         0              6245  -8475  RISE       1
I__383/O                                   Odrv12                      1073              7318  -8475  RISE       1
I__384/I                                   LocalMux                       0              7318  -8475  RISE       1
I__384/O                                   LocalMux                    1099              8418  -8475  RISE       1
I__387/I                                   InMux                          0              8418  -4118  RISE       1
I__387/O                                   InMux                        662              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/in1    LogicCell40_SEQ_MODE_0000      0              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10259  -4118  RISE       2
I__400/I                                   LocalMux                       0             10259  -4118  RISE       1
I__400/O                                   LocalMux                    1099             11358  -4118  RISE       1
I__402/I                                   InMux                          0             11358  -4118  RISE       1
I__402/O                                   InMux                        662             12020  -4118  RISE       1
I__404/I                                   CascadeMux                     0             12020  -4118  RISE       1
I__404/O                                   CascadeMux                     0             12020  -4118  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in2    LogicCell40_SEQ_MODE_0000      0             12020  -4118  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_0000   1179             13199  -2449  RISE       2
I__320/I                                   Odrv4                          0             13199  -2449  RISE       1
I__320/O                                   Odrv4                        596             13795  -2449  RISE       1
I__321/I                                   LocalMux                       0             13795  -1257  RISE       1
I__321/O                                   LocalMux                    1099             14894  -1257  RISE       1
I__323/I                                   InMux                          0             14894  -1257  RISE       1
I__323/O                                   InMux                        662             15556  -1257  RISE       1
spi_in.data_cnt_RNO_0_LC_6_9_3/in3         LogicCell40_SEQ_MODE_0000      0             15556  -1257  RISE       1
spi_in.data_cnt_RNO_0_LC_6_9_3/lcout       LogicCell40_SEQ_MODE_0000    874             16430  -1257  FALL       1
I__312/I                                   Odrv12                         0             16430  -1257  FALL       1
I__312/O                                   Odrv12                      1232             17662  -1257  FALL       1
I__313/I                                   Sp12to4                        0             17662  -1257  FALL       1
I__313/O                                   Sp12to4                      848             18510  -1257  FALL       1
I__314/I                                   LocalMux                       0             18510  -1257  FALL       1
I__314/O                                   LocalMux                     768             19278  -1257  FALL       1
I__315/I                                   SRMux                          0             19278  -1257  FALL       1
I__315/O                                   SRMux                        530             19808  -1257  FALL       1
spi_in.data_cnt_0_LC_6_7_0/sr              LogicCell40_SEQ_MODE_1011      0             19808  -1257  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_6_LC_7_8_0/sr
Capture Clock    : spi_in.data_cnt_6_LC_7_8_0/clk
Setup Constraint : 14120p
Path slack       : -1085p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           6431
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      20127

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  13390
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      21212
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0             14828  -5204  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278             15106  -5204  RISE       2
I__342/I                                                 InMux                          0             15106  -2608  RISE       1
I__342/O                                                 InMux                        662             15768  -2608  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/in3        LogicCell40_SEQ_MODE_0000      0             15768  -2608  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/lcout      LogicCell40_SEQ_MODE_0000    861             16629  -2608  RISE       3
I__410/I                                                 LocalMux                       0             16629  -1085  RISE       1
I__410/O                                                 LocalMux                    1099             17728  -1085  RISE       1
I__413/I                                                 InMux                          0             17728  -1085  RISE       1
I__413/O                                                 InMux                        662             18391  -1085  RISE       1
spi_in.data_cnt_RNO_6_LC_7_9_0/in3                       LogicCell40_SEQ_MODE_0000      0             18391  -1085  RISE       1
spi_in.data_cnt_RNO_6_LC_7_9_0/lcout                     LogicCell40_SEQ_MODE_0000    874             19265  -1085  FALL       1
I__406/I                                                 Odrv4                          0             19265  -1085  FALL       1
I__406/O                                                 Odrv4                        649             19914  -1085  FALL       1
I__407/I                                                 LocalMux                       0             19914  -1085  FALL       1
I__407/O                                                 LocalMux                     768             20682  -1085  FALL       1
I__408/I                                                 SRMux                          0             20682  -1085  FALL       1
I__408/O                                                 SRMux                        530             21212  -1085  FALL       1
spi_in.data_cnt_6_LC_7_8_0/sr                            LogicCell40_SEQ_MODE_1011      0             21212  -1085  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__577/I                                   LocalMux                       0              4444  RISE       1
I__577/O                                   LocalMux                    1099              5543  RISE       1
I__580/I                                   ClkMux                         0              5543  RISE       1
I__580/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_6_LC_7_8_0/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_7_LC_1_9_1/sr
Capture Clock    : spi_in.data_cnt_7_LC_1_9_1/clk
Setup Constraint : 14120p
Path slack       : -713p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           7543
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      21240

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  14131
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      21953
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0             14828  -5204  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278             15106  -5204  RISE       2
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryin    LogicCell40_SEQ_MODE_0000      0             15106  -5204  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryout   LogicCell40_SEQ_MODE_0000    278             15384  -5204  RISE       2
I__330/I                                                 InMux                          0             15384  -3508  RISE       1
I__330/O                                                 InMux                        662             16046  -3508  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/in3       LogicCell40_SEQ_MODE_0000      0             16046  -3508  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/lcout     LogicCell40_SEQ_MODE_0000    861             16907  -3508  RISE       3
I__331/I                                                 Odrv4                          0             16907  -3508  RISE       1
I__331/O                                                 Odrv4                        596             17503  -3508  RISE       1
I__333/I                                                 Span4Mux_h                     0             17503   -714  RISE       1
I__333/O                                                 Span4Mux_h                   517             18020   -714  RISE       1
I__335/I                                                 LocalMux                       0             18020   -714  RISE       1
I__335/O                                                 LocalMux                    1099             19119   -714  RISE       1
I__337/I                                                 InMux                          0             19119   -714  RISE       1
I__337/O                                                 InMux                        662             19781   -714  RISE       1
spi_in.data_cnt_RNO_7_LC_2_10_5/in3                      LogicCell40_SEQ_MODE_0000      0             19781   -714  RISE       1
spi_in.data_cnt_RNO_7_LC_2_10_5/lcout                    LogicCell40_SEQ_MODE_0000    874             20655   -714  FALL       1
I__109/I                                                 LocalMux                       0             20655   -714  FALL       1
I__109/O                                                 LocalMux                     768             21424   -714  FALL       1
I__110/I                                                 SRMux                          0             21424   -714  FALL       1
I__110/O                                                 SRMux                        530             21953   -714  FALL       1
spi_in.data_cnt_7_LC_1_9_1/sr                            LogicCell40_SEQ_MODE_1011      0             21953   -714  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__578/I                                   Span4Mux_h                     0              4444  RISE       1
I__578/O                                   Span4Mux_h                   517              4961  RISE       1
I__582/I                                   Span4Mux_v                     0              4961  RISE       1
I__582/O                                   Span4Mux_v                   596              5557  RISE       1
I__585/I                                   LocalMux                       0              5557  RISE       1
I__585/O                                   LocalMux                    1099              6656  RISE       1
I__586/I                                   ClkMux                         0              6656  RISE       1
I__586/O                                   ClkMux                       887              7543  RISE       1
spi_in.data_cnt_7_LC_1_9_1/clk             LogicCell40_SEQ_MODE_1011      0              7543  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_4_LC_8_10_1/in0
Capture Clock    : spi_in.data_cnt_4_LC_8_10_1/clk
Setup Constraint : 14120p
Path slack       : -661p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4881
- Setup Time                                        -1232
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17769

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  10608
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      18430
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                        LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                InMux                          0              9994  -5204  RISE       1
I__609/O                                                InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                  LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                InMux                          0             12934  -5204  RISE       1
I__290/O                                                InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1       LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin   LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout  LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
I__355/I                                                InMux                          0             14550  -2780  RISE       1
I__355/O                                                InMux                        662             15212  -2780  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/in3      LogicCell40_SEQ_MODE_0000      0             15212  -2780  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/lcout    LogicCell40_SEQ_MODE_0000    861             16073  -2780  RISE       3
I__595/I                                                Odrv4                          0             16073   -661  RISE       1
I__595/O                                                Odrv4                        596             16669   -661  RISE       1
I__598/I                                                LocalMux                       0             16669   -661  RISE       1
I__598/O                                                LocalMux                    1099             17768   -661  RISE       1
I__599/I                                                InMux                          0             17768   -661  RISE       1
I__599/O                                                InMux                        662             18430   -661  RISE       1
spi_in.data_cnt_4_LC_8_10_1/in0                         LogicCell40_SEQ_MODE_1011      0             18430   -661  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__523/I                                   IoSpan4Mux                     0              1676  RISE       1
I__523/O                                   IoSpan4Mux                   622              2299  RISE       1
I__544/I                                   Span4Mux_v                     0              2299  RISE       1
I__544/O                                   Span4Mux_v                   596              2895  RISE       1
I__558/I                                   LocalMux                       0              2895  RISE       1
I__558/O                                   LocalMux                    1099              3994  RISE       1
I__569/I                                   ClkMux                         0              3994  RISE       1
I__569/O                                   ClkMux                       887              4881  RISE       1
spi_in.data_cnt_4_LC_8_10_1/clk            LogicCell40_SEQ_MODE_1011      0              4881  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_3_LC_2_9_7/in3
Capture Clock    : spi_in.data_cnt_3_LC_2_9_7/clk
Setup Constraint : 14120p
Path slack       : -502p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4775
- Setup Time                                         -728
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18167

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  10847
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      18669
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                        LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                InMux                          0              9994  -5204  RISE       1
I__609/O                                                InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                  LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                InMux                          0             12934  -5204  RISE       1
I__290/O                                                InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1       LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
I__276/I                                                InMux                          0             14272  -3561  RISE       1
I__276/O                                                InMux                        662             14934  -3561  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/in3       LogicCell40_SEQ_MODE_0000      0             14934  -3561  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/lcout     LogicCell40_SEQ_MODE_0000    861             15795  -3561  RISE       3
I__278/I                                                Odrv4                          0             15795   -502  RISE       1
I__278/O                                                Odrv4                        596             16391   -502  RISE       1
I__280/I                                                Span4Mux_h                     0             16391   -502  RISE       1
I__280/O                                                Span4Mux_h                   517             16907   -502  RISE       1
I__283/I                                                LocalMux                       0             16907   -502  RISE       1
I__283/O                                                LocalMux                    1099             18007   -502  RISE       1
I__284/I                                                InMux                          0             18007   -502  RISE       1
I__284/O                                                InMux                        662             18669   -502  RISE       1
spi_in.data_cnt_3_LC_2_9_7/in3                          LogicCell40_SEQ_MODE_1011      0             18669   -502  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__534/I                                   Span4Mux_v                     0              2193  RISE       1
I__534/O                                   Span4Mux_v                   596              2789  RISE       1
I__550/I                                   LocalMux                       0              2789  RISE       1
I__550/O                                   LocalMux                    1099              3888  RISE       1
I__562/I                                   ClkMux                         0              3888  RISE       1
I__562/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_3_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1011      0              4775  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_7_LC_1_9_1/in3
Capture Clock    : spi_in.data_cnt_7_LC_1_9_1/clk
Setup Constraint : 14120p
Path slack       : 558p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           7543
- Setup Time                                         -728
-------------------------------------------------   ----- 
End-of-path required time (ps)                      20935

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  12555
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      20377
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0             14828  -5204  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278             15106  -5204  RISE       2
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryin    LogicCell40_SEQ_MODE_0000      0             15106  -5204  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryout   LogicCell40_SEQ_MODE_0000    278             15384  -5204  RISE       2
I__330/I                                                 InMux                          0             15384  -3508  RISE       1
I__330/O                                                 InMux                        662             16046  -3508  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/in3       LogicCell40_SEQ_MODE_0000      0             16046  -3508  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/lcout     LogicCell40_SEQ_MODE_0000    861             16907  -3508  RISE       3
I__331/I                                                 Odrv4                          0             16907  -3508  RISE       1
I__331/O                                                 Odrv4                        596             17503  -3508  RISE       1
I__333/I                                                 Span4Mux_h                     0             17503   -714  RISE       1
I__333/O                                                 Span4Mux_h                   517             18020   -714  RISE       1
I__336/I                                                 Span4Mux_v                     0             18020    558  RISE       1
I__336/O                                                 Span4Mux_v                   596             18616    558  RISE       1
I__338/I                                                 LocalMux                       0             18616    558  RISE       1
I__338/O                                                 LocalMux                    1099             19715    558  RISE       1
I__339/I                                                 InMux                          0             19715    558  RISE       1
I__339/O                                                 InMux                        662             20377    558  RISE       1
spi_in.data_cnt_7_LC_1_9_1/in3                           LogicCell40_SEQ_MODE_1011      0             20377    558  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__578/I                                   Span4Mux_h                     0              4444  RISE       1
I__578/O                                   Span4Mux_h                   517              4961  RISE       1
I__582/I                                   Span4Mux_v                     0              4961  RISE       1
I__582/O                                   Span4Mux_v                   596              5557  RISE       1
I__585/I                                   LocalMux                       0              5557  RISE       1
I__585/O                                   LocalMux                    1099              6656  RISE       1
I__586/I                                   ClkMux                         0              6656  RISE       1
I__586/O                                   ClkMux                       887              7543  RISE       1
spi_in.data_cnt_7_LC_1_9_1/clk             LogicCell40_SEQ_MODE_1011      0              7543  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_rst_6_LC_4_8_1/lcout
Path End         : spi_in.data_cnt_2_LC_8_9_4/sr
Capture Clock    : spi_in.data_cnt_2_LC_8_9_4/clk
Setup Constraint : 14120p
Path slack       : 624p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           6431
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      20127

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6947
+ Clock To Q                                        1391
+ Data Path Delay                                  11165
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      19503
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__578/I                                   Span4Mux_h                     0              4444  RISE       1
I__578/O                                   Span4Mux_h                   517              4961  RISE       1
I__581/I                                   LocalMux                       0              4961  RISE       1
I__581/O                                   LocalMux                    1099              6060  RISE       1
I__584/I                                   ClkMux                         0              6060  RISE       1
I__584/O                                   ClkMux                       887              6947  RISE       1
spi_in.data_cnt_rst_6_LC_4_8_1/clk         LogicCell40_SEQ_MODE_1010      0              6947  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_rst_6_LC_4_8_1/lcout                    LogicCell40_SEQ_MODE_1010   1391              8338  -12303  RISE       3
I__150/I                                                LocalMux                       0              8338  -12303  RISE       1
I__150/O                                                LocalMux                    1099              9437  -12303  RISE       1
I__153/I                                                InMux                          0              9437  -4608  RISE       1
I__153/O                                                InMux                        662             10100  -4608  RISE       1
spi_in.data_cnt_RNIISNK_1_LC_5_9_3/in3                  LogicCell40_SEQ_MODE_0000      0             10100  -4608  RISE       1
spi_in.data_cnt_RNIISNK_1_LC_5_9_3/lcout                LogicCell40_SEQ_MODE_0000    861             10960  -4608  RISE       1
I__299/I                                                LocalMux                       0             10960  -4608  RISE       1
I__299/O                                                LocalMux                    1099             12060  -4608  RISE       1
I__300/I                                                InMux                          0             12060  -4608  RISE       1
I__300/O                                                InMux                        662             12722  -4608  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/in1       LogicCell40_SEQ_MODE_0000      0             12722  -4608  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    675             13397  -4608  RISE       2
I__288/I                                                InMux                          0             13397  -1548  RISE       1
I__288/O                                                InMux                        662             14060  -1548  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in3       LogicCell40_SEQ_MODE_0000      0             14060  -1548  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/lcout     LogicCell40_SEQ_MODE_0000    861             14921  -1548  RISE       3
I__611/I                                                LocalMux                       0             14921    624  RISE       1
I__611/O                                                LocalMux                    1099             16020    624  RISE       1
I__614/I                                                InMux                          0             16020    624  RISE       1
I__614/O                                                InMux                        662             16682    624  RISE       1
spi_in.data_cnt_RNO_2_LC_7_9_6/in3                      LogicCell40_SEQ_MODE_0000      0             16682    624  RISE       1
spi_in.data_cnt_RNO_2_LC_7_9_6/lcout                    LogicCell40_SEQ_MODE_0000    874             17556    624  FALL       1
I__600/I                                                Odrv4                          0             17556    624  FALL       1
I__600/O                                                Odrv4                        649             18205    624  FALL       1
I__601/I                                                LocalMux                       0             18205    624  FALL       1
I__601/O                                                LocalMux                     768             18973    624  FALL       1
I__602/I                                                SRMux                          0             18973    624  FALL       1
I__602/O                                                SRMux                        530             19503    624  FALL       1
spi_in.data_cnt_2_LC_8_9_4/sr                           LogicCell40_SEQ_MODE_1011      0             19503    624  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_2_LC_8_9_4/lcout
Path End         : spi_in.data_cnt_6_LC_7_8_0/in3
Capture Clock    : spi_in.data_cnt_6_LC_7_8_0/clk
Setup Constraint : 14120p
Path slack       : 835p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           6431
- Setup Time                                         -728
-------------------------------------------------   ----- 
End-of-path required time (ps)                      19822

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6431
+ Clock To Q                                        1391
+ Data Path Delay                                  11165
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      18987
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_2_LC_8_9_4/lcout                         LogicCell40_SEQ_MODE_1011   1391              7822  -12700  RISE       3
I__604/I                                                 Odrv12                         0              7822  -5204  RISE       1
I__604/O                                                 Odrv12                      1073              8894  -5204  RISE       1
I__606/I                                                 LocalMux                       0              8894  -5204  RISE       1
I__606/O                                                 LocalMux                    1099              9994  -5204  RISE       1
I__609/I                                                 InMux                          0              9994  -5204  RISE       1
I__609/O                                                 InMux                        662             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/in1                   LogicCell40_SEQ_MODE_0000      0             10656  -5204  RISE       1
spi_in.data_cnt_RNIITNK_2_LC_6_9_7/lcout                 LogicCell40_SEQ_MODE_0000   1179             11835  -5204  RISE       1
I__289/I                                                 LocalMux                       0             11835  -5204  RISE       1
I__289/O                                                 LocalMux                    1099             12934  -5204  RISE       1
I__290/I                                                 InMux                          0             12934  -5204  RISE       1
I__290/O                                                 InMux                        662             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in1        LogicCell40_SEQ_MODE_0000      0             13596  -5204  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    675             14272  -5204  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0             14272  -5204  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278             14550  -5204  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0             14550  -5204  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278             14828  -5204  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0             14828  -5204  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278             15106  -5204  RISE       2
I__342/I                                                 InMux                          0             15106  -2608  RISE       1
I__342/O                                                 InMux                        662             15768  -2608  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/in3        LogicCell40_SEQ_MODE_0000      0             15768  -2608  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/lcout      LogicCell40_SEQ_MODE_0000    861             16629  -2608  RISE       3
I__411/I                                                 Odrv4                          0             16629    836  RISE       1
I__411/O                                                 Odrv4                        596             17225    836  RISE       1
I__414/I                                                 LocalMux                       0             17225    836  RISE       1
I__414/O                                                 LocalMux                    1099             18324    836  RISE       1
I__415/I                                                 InMux                          0             18324    836  RISE       1
I__415/O                                                 InMux                        662             18987    836  RISE       1
spi_in.data_cnt_6_LC_7_8_0/in3                           LogicCell40_SEQ_MODE_1011      0             18987    836  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__577/I                                   LocalMux                       0              4444  RISE       1
I__577/O                                   LocalMux                    1099              5543  RISE       1
I__580/I                                   ClkMux                         0              5543  RISE       1
I__580/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_6_LC_7_8_0/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_0_LC_6_7_0/lcout
Path End         : spi_in.data_cnt_1_LC_4_9_6/sr
Capture Clock    : spi_in.data_cnt_1_LC_4_9_6/clk
Setup Constraint : 14120p
Path slack       : 875p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           5914
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      19610

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           4855
+ Clock To Q                                        1391
+ Data Path Delay                                  12490
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      18735
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_0_LC_6_7_0/lcout                     LogicCell40_SEQ_MODE_1011   1391              6245  -8475  RISE       3
I__383/I                                             Odrv12                         0              6245  -8475  RISE       1
I__383/O                                             Odrv12                      1073              7318  -8475  RISE       1
I__384/I                                             LocalMux                       0              7318  -8475  RISE       1
I__384/O                                             LocalMux                    1099              8418  -8475  RISE       1
I__387/I                                             InMux                          0              8418  -4118  RISE       1
I__387/O                                             InMux                        662              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/in1              LogicCell40_SEQ_MODE_0000      0              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/lcout            LogicCell40_SEQ_MODE_0000   1179             10259  -4118  RISE       2
I__400/I                                             LocalMux                       0             10259  -4118  RISE       1
I__400/O                                             LocalMux                    1099             11358  -4118  RISE       1
I__402/I                                             InMux                          0             11358  -4118  RISE       1
I__402/O                                             InMux                        662             12020  -4118  RISE       1
I__404/I                                             CascadeMux                     0             12020  -4118  RISE       1
I__404/O                                             CascadeMux                     0             12020  -4118  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in2              LogicCell40_SEQ_MODE_0000      0             12020  -4118  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout         LogicCell40_SEQ_MODE_0000    609             12629  -4118  RISE       2
I__291/I                                             InMux                          0             12629    875  RISE       1
I__291/O                                             InMux                        662             13292    875  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/in3    LogicCell40_SEQ_MODE_0000      0             13292    875  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_0000    861             14152    875  RISE       3
I__292/I                                             LocalMux                       0             14152    875  RISE       1
I__292/O                                             LocalMux                    1099             15252    875  RISE       1
I__294/I                                             InMux                          0             15252    875  RISE       1
I__294/O                                             InMux                        662             15914    875  RISE       1
spi_in.data_cnt_RNO_1_LC_5_9_2/in3                   LogicCell40_SEQ_MODE_0000      0             15914    875  RISE       1
spi_in.data_cnt_RNO_1_LC_5_9_2/lcout                 LogicCell40_SEQ_MODE_0000    874             16788    875  FALL       1
I__176/I                                             Odrv4                          0             16788    875  FALL       1
I__176/O                                             Odrv4                        649             17437    875  FALL       1
I__177/I                                             LocalMux                       0             17437    875  FALL       1
I__177/O                                             LocalMux                     768             18205    875  FALL       1
I__178/I                                             SRMux                          0             18205    875  FALL       1
I__178/O                                             SRMux                        530             18735    875  FALL       1
spi_in.data_cnt_1_LC_4_9_6/sr                        LogicCell40_SEQ_MODE_1011      0             18735    875  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__573/I                                   LocalMux                       0              3928  RISE       1
I__573/O                                   LocalMux                    1099              5027  RISE       1
I__576/I                                   ClkMux                         0              5027  RISE       1
I__576/O                                   ClkMux                       887              5914  RISE       1
spi_in.data_cnt_1_LC_4_9_6/clk             LogicCell40_SEQ_MODE_1011      0              5914  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_0_LC_6_7_0/lcout
Path End         : spi_in.data_cnt_rst_6_LC_4_8_1/sr
Capture Clock    : spi_in.data_cnt_rst_6_LC_4_8_1/clk
Setup Constraint : 14120p
Path slack       : 955p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           6947
- Setup Time                                         -424
-------------------------------------------------   ----- 
End-of-path required time (ps)                      20644

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           4855
+ Clock To Q                                        1391
+ Data Path Delay                                  13444
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      19689
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_0_LC_6_7_0/lcout                     LogicCell40_SEQ_MODE_1011   1391              6245  -8475  RISE       3
I__383/I                                             Odrv12                         0              6245  -8475  RISE       1
I__383/O                                             Odrv12                      1073              7318  -8475  RISE       1
I__384/I                                             LocalMux                       0              7318  -8475  RISE       1
I__384/O                                             LocalMux                    1099              8418  -8475  RISE       1
I__387/I                                             InMux                          0              8418  -4118  RISE       1
I__387/O                                             InMux                        662              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/in1              LogicCell40_SEQ_MODE_0000      0              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/lcout            LogicCell40_SEQ_MODE_0000   1179             10259  -4118  RISE       2
I__400/I                                             LocalMux                       0             10259  -4118  RISE       1
I__400/O                                             LocalMux                    1099             11358  -4118  RISE       1
I__402/I                                             InMux                          0             11358  -4118  RISE       1
I__402/O                                             InMux                        662             12020  -4118  RISE       1
I__404/I                                             CascadeMux                     0             12020  -4118  RISE       1
I__404/O                                             CascadeMux                     0             12020  -4118  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in2              LogicCell40_SEQ_MODE_0000      0             12020  -4118  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout         LogicCell40_SEQ_MODE_0000    609             12629  -4118  RISE       2
I__291/I                                             InMux                          0             12629    875  RISE       1
I__291/O                                             InMux                        662             13292    875  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/in3    LogicCell40_SEQ_MODE_0000      0             13292    875  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_0000    861             14152    875  RISE       3
I__292/I                                             LocalMux                       0             14152    875  RISE       1
I__292/O                                             LocalMux                    1099             15252    875  RISE       1
I__295/I                                             InMux                          0             15252    955  RISE       1
I__295/O                                             InMux                        662             15914    955  RISE       1
spi_in.data_cnt_rst_6_RNO_LC_5_9_7/in0               LogicCell40_SEQ_MODE_0000      0             15914    955  RISE       1
spi_in.data_cnt_rst_6_RNO_LC_5_9_7/lcout             LogicCell40_SEQ_MODE_0000   1285             17199    955  FALL       1
I__141/I                                             Odrv4                          0             17199    955  FALL       1
I__141/O                                             Odrv4                        649             17848    955  FALL       1
I__142/I                                             Span4Mux_h                     0             17848    955  FALL       1
I__142/O                                             Span4Mux_h                   543             18391    955  FALL       1
I__143/I                                             LocalMux                       0             18391    955  FALL       1
I__143/O                                             LocalMux                     768             19159    955  FALL       1
I__144/I                                             SRMux                          0             19159    955  FALL       1
I__144/O                                             SRMux                        530             19689    955  FALL       1
spi_in.data_cnt_rst_6_LC_4_8_1/sr                    LogicCell40_SEQ_MODE_1010      0             19689    955  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__578/I                                   Span4Mux_h                     0              4444  RISE       1
I__578/O                                   Span4Mux_h                   517              4961  RISE       1
I__581/I                                   LocalMux                       0              4961  RISE       1
I__581/O                                   LocalMux                    1099              6060  RISE       1
I__584/I                                   ClkMux                         0              6060  RISE       1
I__584/O                                   ClkMux                       887              6947  RISE       1
spi_in.data_cnt_rst_6_LC_4_8_1/clk         LogicCell40_SEQ_MODE_1010      0              6947  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_rst_6_LC_4_8_1/lcout
Path End         : spi_in.data_cnt_2_LC_8_9_4/in3
Capture Clock    : spi_in.data_cnt_2_LC_8_9_4/clk
Setup Constraint : 14120p
Path slack       : 2027p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           6431
- Setup Time                                         -728
-------------------------------------------------   ----- 
End-of-path required time (ps)                      19822

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           6947
+ Clock To Q                                        1391
+ Data Path Delay                                   9457
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      17795
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__578/I                                   Span4Mux_h                     0              4444  RISE       1
I__578/O                                   Span4Mux_h                   517              4961  RISE       1
I__581/I                                   LocalMux                       0              4961  RISE       1
I__581/O                                   LocalMux                    1099              6060  RISE       1
I__584/I                                   ClkMux                         0              6060  RISE       1
I__584/O                                   ClkMux                       887              6947  RISE       1
spi_in.data_cnt_rst_6_LC_4_8_1/clk         LogicCell40_SEQ_MODE_1010      0              6947  RISE       1

Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_rst_6_LC_4_8_1/lcout                    LogicCell40_SEQ_MODE_1010   1391              8338  -12303  RISE       3
I__150/I                                                LocalMux                       0              8338  -12303  RISE       1
I__150/O                                                LocalMux                    1099              9437  -12303  RISE       1
I__153/I                                                InMux                          0              9437  -4608  RISE       1
I__153/O                                                InMux                        662             10100  -4608  RISE       1
spi_in.data_cnt_RNIISNK_1_LC_5_9_3/in3                  LogicCell40_SEQ_MODE_0000      0             10100  -4608  RISE       1
spi_in.data_cnt_RNIISNK_1_LC_5_9_3/lcout                LogicCell40_SEQ_MODE_0000    861             10960  -4608  RISE       1
I__299/I                                                LocalMux                       0             10960  -4608  RISE       1
I__299/O                                                LocalMux                    1099             12060  -4608  RISE       1
I__300/I                                                InMux                          0             12060  -4608  RISE       1
I__300/O                                                InMux                        662             12722  -4608  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/in1       LogicCell40_SEQ_MODE_0000      0             12722  -4608  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    675             13397  -4608  RISE       2
I__288/I                                                InMux                          0             13397  -1548  RISE       1
I__288/O                                                InMux                        662             14060  -1548  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in3       LogicCell40_SEQ_MODE_0000      0             14060  -1548  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/lcout     LogicCell40_SEQ_MODE_0000    861             14921  -1548  RISE       3
I__613/I                                                Odrv4                          0             14921   2028  RISE       1
I__613/O                                                Odrv4                        596             15517   2028  RISE       1
I__616/I                                                Span4Mux_h                     0             15517   2028  RISE       1
I__616/O                                                Span4Mux_h                   517             16033   2028  RISE       1
I__617/I                                                LocalMux                       0             16033   2028  RISE       1
I__617/O                                                LocalMux                    1099             17132   2028  RISE       1
I__618/I                                                InMux                          0             17132   2028  RISE       1
I__618/O                                                InMux                        662             17795   2028  RISE       1
spi_in.data_cnt_2_LC_8_9_4/in3                          LogicCell40_SEQ_MODE_1011      0             17795   2028  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_0_LC_6_7_0/lcout
Path End         : spi_in.data_cnt_1_LC_4_9_6/in3
Capture Clock    : spi_in.data_cnt_1_LC_4_9_6/clk
Setup Constraint : 14120p
Path slack       : 2200p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           5914
- Setup Time                                         -728
-------------------------------------------------   ----- 
End-of-path required time (ps)                      19306

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           4855
+ Clock To Q                                        1391
+ Data Path Delay                                  10861
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      17106
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_0_LC_6_7_0/lcout                     LogicCell40_SEQ_MODE_1011   1391              6245  -8475  RISE       3
I__383/I                                             Odrv12                         0              6245  -8475  RISE       1
I__383/O                                             Odrv12                      1073              7318  -8475  RISE       1
I__384/I                                             LocalMux                       0              7318  -8475  RISE       1
I__384/O                                             LocalMux                    1099              8418  -8475  RISE       1
I__387/I                                             InMux                          0              8418  -4118  RISE       1
I__387/O                                             InMux                        662              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/in1              LogicCell40_SEQ_MODE_0000      0              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/lcout            LogicCell40_SEQ_MODE_0000   1179             10259  -4118  RISE       2
I__400/I                                             LocalMux                       0             10259  -4118  RISE       1
I__400/O                                             LocalMux                    1099             11358  -4118  RISE       1
I__402/I                                             InMux                          0             11358  -4118  RISE       1
I__402/O                                             InMux                        662             12020  -4118  RISE       1
I__404/I                                             CascadeMux                     0             12020  -4118  RISE       1
I__404/O                                             CascadeMux                     0             12020  -4118  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in2              LogicCell40_SEQ_MODE_0000      0             12020  -4118  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout         LogicCell40_SEQ_MODE_0000    609             12629  -4118  RISE       2
I__291/I                                             InMux                          0             12629    875  RISE       1
I__291/O                                             InMux                        662             13292    875  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/in3    LogicCell40_SEQ_MODE_0000      0             13292    875  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_0000    861             14152    875  RISE       3
I__293/I                                             Odrv4                          0             14152   2200  RISE       1
I__293/O                                             Odrv4                        596             14748   2200  RISE       1
I__296/I                                             Span4Mux_v                     0             14748   2200  RISE       1
I__296/O                                             Span4Mux_v                   596             15344   2200  RISE       1
I__297/I                                             LocalMux                       0             15344   2200  RISE       1
I__297/O                                             LocalMux                    1099             16444   2200  RISE       1
I__298/I                                             InMux                          0             16444   2200  RISE       1
I__298/O                                             InMux                        662             17106   2200  RISE       1
spi_in.data_cnt_1_LC_4_9_6/in3                       LogicCell40_SEQ_MODE_1011      0             17106   2200  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__573/I                                   LocalMux                       0              3928  RISE       1
I__573/O                                   LocalMux                    1099              5027  RISE       1
I__576/I                                   ClkMux                         0              5027  RISE       1
I__576/O                                   ClkMux                       887              5914  RISE       1
spi_in.data_cnt_1_LC_4_9_6/clk             LogicCell40_SEQ_MODE_1011      0              5914  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_0_LC_6_7_0/lcout
Path End         : spi_in.data_cnt_0_LC_6_7_0/in1
Capture Clock    : spi_in.data_cnt_0_LC_6_7_0/clk
Setup Constraint : 14120p
Path slack       : 4822p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4855
- Setup Time                                        -1060
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17915

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           4855
+ Clock To Q                                        1391
+ Data Path Delay                                   6848
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      13093
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_0_LC_6_7_0/lcout           LogicCell40_SEQ_MODE_1011   1391              6245  -8475  RISE       3
I__383/I                                   Odrv12                         0              6245  -8475  RISE       1
I__383/O                                   Odrv12                      1073              7318  -8475  RISE       1
I__384/I                                   LocalMux                       0              7318  -8475  RISE       1
I__384/O                                   LocalMux                    1099              8418  -8475  RISE       1
I__387/I                                   InMux                          0              8418  -4118  RISE       1
I__387/O                                   InMux                        662              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/in1    LogicCell40_SEQ_MODE_0000      0              9080  -4118  RISE       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_0000   1179             10259  -4118  RISE       2
I__401/I                                   Odrv12                         0             10259   4822  RISE       1
I__401/O                                   Odrv12                      1073             11331   4822  RISE       1
I__403/I                                   LocalMux                       0             11331   4822  RISE       1
I__403/O                                   LocalMux                    1099             12431   4822  RISE       1
I__405/I                                   InMux                          0             12431   4822  RISE       1
I__405/O                                   InMux                        662             13093   4822  RISE       1
spi_in.data_cnt_0_LC_6_7_0/in1             LogicCell40_SEQ_MODE_1011      0             13093   4822  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_0_LC_6_7_0/in3
Capture Clock    : spi_in.data_cnt_0_LC_6_7_0/clk
Setup Constraint : 7060p
Path slack       : 7799p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)    7060
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4855
- Setup Time                                         -583
-------------------------------------------------   ----- 
End-of-path required time (ps)                      11332

Launch Clock Arrival Time (LED_Wheel|clk_in:F#1)      0
+ Launch Clock Source Latency                         0
+ Data Path Delay                                  3533
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3533
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                     LED_Wheel                      0                 0   COMP  FALL       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   COMP  FALL       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       540               540   COMP  FALL       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   COMP  FALL       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1030   COMP  FALL       1
I__500/I                                   Odrv12                         0              1030   7799  FALL       1
I__500/O                                   Odrv12                      1232              2262   7799  FALL       1
I__521/I                                   LocalMux                       0              2262   7799  FALL       1
I__521/O                                   LocalMux                     768              3030   7799  FALL       1
I__541/I                                   InMux                          0              3030   7799  FALL       1
I__541/O                                   InMux                        503              3533   7799  FALL       1
spi_in.data_cnt_0_LC_6_7_0/in3             LogicCell40_SEQ_MODE_1011      0              3533   7799  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.waddr_1_rst_7_LC_4_13_0/lcout
Path End         : spi_in.waddr_1_0_LC_4_14_0/in1
Capture Clock    : spi_in.waddr_1_0_LC_4_14_0/clk
Setup Constraint : 14120p
Path slack       : 8876p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4285
- Setup Time                                        -1060
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17346

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          5318
+ Clock To Q                                       1391
+ Data Path Delay                                  1761
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8470
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__565/I                                   LocalMux                       0              3332  RISE       1
I__565/O                                   LocalMux                    1099              4431  RISE       1
I__572/I                                   ClkMux                         0              4431  RISE       1
I__572/O                                   ClkMux                       887              5318  RISE       1
spi_in.waddr_1_rst_7_LC_4_13_0/clk         LogicCell40_SEQ_MODE_1010      0              5318  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.waddr_1_rst_7_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1010   1391              6709   4783  RISE       3
I__224/I                              LocalMux                       0              6709   8875  RISE       1
I__224/O                              LocalMux                    1099              7808   8875  RISE       1
I__227/I                              InMux                          0              7808   8875  RISE       1
I__227/O                              InMux                        662              8470   8875  RISE       1
spi_in.waddr_1_0_LC_4_14_0/in1        LogicCell40_SEQ_MODE_1011      0              8470   8875  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.waddr_1_0_LC_4_14_0/lcout
Path End         : spi_in.waddr_1_0_LC_4_14_0/in0
Capture Clock    : spi_in.waddr_1_0_LC_4_14_0/clk
Setup Constraint : 14120p
Path slack       : 9736p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#2)   14120
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           4285
- Setup Time                                        -1232
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17173

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          4285
+ Clock To Q                                       1391
+ Data Path Delay                                  1761
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7437
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.waddr_1_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_1011   1391              5676   6134  RISE       3
I__219/I                          LocalMux                       0              5676   9736  RISE       1
I__219/O                          LocalMux                    1099              6775   9736  RISE       1
I__222/I                          InMux                          0              6775   9736  RISE       1
I__222/O                          InMux                        662              7437   9736  RISE       1
spi_in.waddr_1_0_LC_4_14_0/in0    LogicCell40_SEQ_MODE_1011      0              7437   9736  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_sys
Path End         : clk_out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6864
---------------------------------------   ---- 
End-of-path arrival time (ps)             6864
 
Data path
pin name                                     model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
clk_sys                                      LED_Wheel                   0                 0   +INF  RISE       1
ipInertedIOPad_clk_sys_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
ipInertedIOPad_clk_sys_iopad/DOUT            IO_PAD                    590               590   +INF  RISE       1
ipInertedIOPad_clk_sys_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
ipInertedIOPad_clk_sys_preio/DIN0            PRE_IO_PIN_TYPE_000001    490              1080   +INF  FALL       1
I__700/I                                     Odrv4                       0              1080   +INF  FALL       1
I__700/O                                     Odrv4                     649              1729   +INF  FALL       1
I__705/I                                     IoSpan4Mux                  0              1729   +INF  FALL       1
I__705/O                                     IoSpan4Mux                742              2471   +INF  FALL       1
I__713/I                                     LocalMux                    0              2471   +INF  FALL       1
I__713/O                                     LocalMux                  768              3239   +INF  FALL       1
I__723/I                                     IoInMux                     0              3239   +INF  FALL       1
I__723/O                                     IoInMux                   503              3742   +INF  FALL       1
ipInertedIOPad_clk_out_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3742   +INF  FALL       1
ipInertedIOPad_clk_out_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768              4510   +INF  FALL       1
ipInertedIOPad_clk_out_iopad/DIN             IO_PAD                      0              4510   +INF  FALL       1
ipInertedIOPad_clk_out_iopad/PACKAGEPIN:out  IO_PAD                   2353              6864   +INF  FALL       1
clk_out                                      LED_Wheel                   0              6864   +INF  FALL       1


++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : n_cs_in
Path End         : n_cs_out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6864
---------------------------------------   ---- 
End-of-path arrival time (ps)             6864
 
Data path
pin name                                      model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
n_cs_in                                       LED_Wheel                   0                 0   +INF  RISE       1
ipInertedIOPad_n_cs_in_iopad/PACKAGEPIN:in    IO_PAD                      0                 0   +INF  RISE       1
ipInertedIOPad_n_cs_in_iopad/DOUT             IO_PAD                    590               590   +INF  RISE       1
ipInertedIOPad_n_cs_in_preio/PADIN            PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
ipInertedIOPad_n_cs_in_preio/DIN0             PRE_IO_PIN_TYPE_000001    490              1080   +INF  FALL       1
I__657/I                                      Odrv4                       0              1080   +INF  FALL       1
I__657/O                                      Odrv4                     649              1729   +INF  FALL       1
I__664/I                                      IoSpan4Mux                  0              1729   +INF  FALL       1
I__664/O                                      IoSpan4Mux                742              2471   +INF  FALL       1
I__673/I                                      LocalMux                    0              2471   +INF  FALL       1
I__673/O                                      LocalMux                  768              3239   +INF  FALL       1
I__684/I                                      IoInMux                     0              3239   +INF  FALL       1
I__684/O                                      IoInMux                   503              3742   +INF  FALL       1
ipInertedIOPad_n_cs_out_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3742   +INF  FALL       1
ipInertedIOPad_n_cs_out_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768              4510   +INF  FALL       1
ipInertedIOPad_n_cs_out_iopad/DIN             IO_PAD                      0              4510   +INF  FALL       1
ipInertedIOPad_n_cs_out_iopad/PACKAGEPIN:out  IO_PAD                   2353              6864   +INF  FALL       1
n_cs_out                                      LED_Wheel                   0              6864   +INF  FALL       1


++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.waddr_1_0_LC_4_14_0/lcout
Path End         : sdo
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           4285
+ Clock To Q                                        1391
+ Data Path Delay                                   8022
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      13698
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.waddr_1_0_LC_4_14_0/lcout              LogicCell40_SEQ_MODE_1011   1391              5676   +INF  RISE       3
I__218/I                                      LocalMux                       0              5676   +INF  RISE       1
I__218/O                                      LocalMux                    1099              6775   +INF  RISE       1
I__221/I                                      InMux                          0              6775   +INF  RISE       1
I__221/O                                      InMux                        662              7437   +INF  RISE       1
spi_in.waddr_1_rst_7_RNIQR6F_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              7437   +INF  RISE       1
spi_in.waddr_1_rst_7_RNIQR6F_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    874              8312   +INF  FALL       1
I__214/I                                      Odrv4                          0              8312   +INF  FALL       1
I__214/O                                      Odrv4                        649              8961   +INF  FALL       1
I__215/I                                      Span4Mux_s1_v                  0              8961   +INF  FALL       1
I__215/O                                      Span4Mux_s1_v                344              9305   +INF  FALL       1
I__216/I                                      LocalMux                       0              9305   +INF  FALL       1
I__216/O                                      LocalMux                     768             10073   +INF  FALL       1
I__217/I                                      IoInMux                        0             10073   +INF  FALL       1
I__217/O                                      IoInMux                      503             10576   +INF  FALL       1
ipInertedIOPad_sdo_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             10576   +INF  FALL       1
ipInertedIOPad_sdo_preio/PADOUT               PRE_IO_PIN_TYPE_011001       768             11345   +INF  FALL       1
ipInertedIOPad_sdo_iopad/DIN                  IO_PAD                         0             11345   +INF  FALL       1
ipInertedIOPad_sdo_iopad/PACKAGEPIN:out       IO_PAD                      2353             13698   +INF  FALL       1
sdo                                           LED_Wheel                      0             13698   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_0_LC_6_7_0/in3
Capture Clock    : spi_in.data_cnt_0_LC_6_7_0/clk
Hold Constraint  : 0p
Path slack       : -941p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4855
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4855

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Data Path Delay                                  3914
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3914
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                     LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__500/I                                   Odrv12                         0              1080   -940  RISE       1
I__500/O                                   Odrv12                      1073              2153   -940  RISE       1
I__521/I                                   LocalMux                       0              2153   -940  RISE       1
I__521/O                                   LocalMux                    1099              3252   -940  RISE       1
I__541/I                                   InMux                          0              3252   -940  RISE       1
I__541/O                                   InMux                        662              3914   -940  RISE       1
spi_in.data_cnt_0_LC_6_7_0/in3             LogicCell40_SEQ_MODE_1011      0              3914   -940  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.waddr_1_0_LC_4_14_0/in3
Capture Clock    : spi_in.waddr_1_0_LC_4_14_0/clk
Hold Constraint  : 0p
Path slack       : 1709p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4285
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4285

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Data Path Delay                                  5994
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5994
 
Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                      LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in   IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT            IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN           PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0            PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__498/I                                    Odrv4                          0              1080   COMP  RISE       1
I__498/O                                    Odrv4                        596              1676   COMP  RISE       1
I__515/I                                    LocalMux                       0              1676   1709  RISE       1
I__515/O                                    LocalMux                    1099              2775   1709  RISE       1
I__530/I                                    InMux                          0              2775   1709  RISE       1
I__530/O                                    InMux                        662              3438   1709  RISE       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in0    LogicCell40_SEQ_MODE_0000      0              3438   1709  RISE       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/lcout  LogicCell40_SEQ_MODE_0000   1285              4722   1709  FALL       1
I__236/I                                    LocalMux                       0              4722   1709  FALL       1
I__236/O                                    LocalMux                     768              5490   1709  FALL       1
I__237/I                                    InMux                          0              5490   1709  FALL       1
I__237/O                                    InMux                        503              5994   1709  FALL       1
spi_in.waddr_1_0_LC_4_14_0/in3              LogicCell40_SEQ_MODE_1011      0              5994   1709  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.waddr_1_0_LC_4_14_0/lcout
Path End         : spi_in.waddr_1_0_LC_4_14_0/in0
Capture Clock    : spi_in.waddr_1_0_LC_4_14_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4285
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4285

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          4285
+ Clock To Q                                       1391
+ Data Path Delay                                  1271
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6947
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.waddr_1_0_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_1011   1391              5676   2662  FALL       3
I__219/I                          LocalMux                       0              5676   2662  FALL       1
I__219/O                          LocalMux                     768              6444   2662  FALL       1
I__222/I                          InMux                          0              6444   2662  FALL       1
I__222/O                          InMux                        503              6947   2662  FALL       1
spi_in.waddr_1_0_LC_4_14_0/in0    LogicCell40_SEQ_MODE_1011      0              6947   2662  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_2_LC_8_9_4/in3
Capture Clock    : spi_in.data_cnt_2_LC_8_9_4/clk
Hold Constraint  : 0p
Path slack       : 2834p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6431
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      6431

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Data Path Delay                                  9265
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9265
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                  LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                        IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                        PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                Odrv12                         0              1080   2834  RISE       1
I__499/O                                                Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                LocalMux                       0              2153   2834  RISE       1
I__520/O                                                LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                InMux                          0              3252   2834  RISE       1
I__539/O                                                InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                 LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout            LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
I__288/I                                                InMux                          0              4868   2834  RISE       1
I__288/O                                                InMux                        662              5530   2834  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in3       LogicCell40_SEQ_MODE_0000      0              5530   2834  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/lcout     LogicCell40_SEQ_MODE_0000    861              6391   2834  RISE       3
I__613/I                                                Odrv4                          0              6391   2834  RISE       1
I__613/O                                                Odrv4                        596              6987   2834  RISE       1
I__616/I                                                Span4Mux_h                     0              6987   2834  RISE       1
I__616/O                                                Span4Mux_h                   517              7504   2834  RISE       1
I__617/I                                                LocalMux                       0              7504   2834  RISE       1
I__617/O                                                LocalMux                    1099              8603   2834  RISE       1
I__618/I                                                InMux                          0              8603   2834  RISE       1
I__618/O                                                InMux                        662              9265   2834  RISE       1
spi_in.data_cnt_2_LC_8_9_4/in3                          LogicCell40_SEQ_MODE_1011      0              9265   2834  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_1_LC_4_9_6/in3
Capture Clock    : spi_in.data_cnt_1_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 3153p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5914
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      5914

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Data Path Delay                                  9067
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9067
 
Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                               LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                     IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                     PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                             Odrv12                         0              1080   2834  RISE       1
I__499/O                                             Odrv12                      1073              2153   2834  RISE       1
I__520/I                                             LocalMux                       0              2153   2834  RISE       1
I__520/O                                             LocalMux                    1099              3252   2834  RISE       1
I__539/I                                             InMux                          0              3252   2834  RISE       1
I__539/O                                             InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1              LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout         LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
I__291/I                                             InMux                          0              4590   3152  RISE       1
I__291/O                                             InMux                        662              5252   3152  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/in3    LogicCell40_SEQ_MODE_0000      0              5252   3152  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_0000    861              6113   3152  RISE       3
I__293/I                                             Odrv4                          0              6113   3152  RISE       1
I__293/O                                             Odrv4                        596              6709   3152  RISE       1
I__296/I                                             Span4Mux_v                     0              6709   3152  RISE       1
I__296/O                                             Span4Mux_v                   596              7305   3152  RISE       1
I__297/I                                             LocalMux                       0              7305   3152  RISE       1
I__297/O                                             LocalMux                    1099              8404   3152  RISE       1
I__298/I                                             InMux                          0              8404   3152  RISE       1
I__298/O                                             InMux                        662              9067   3152  RISE       1
spi_in.data_cnt_1_LC_4_9_6/in3                       LogicCell40_SEQ_MODE_1011      0              9067   3152  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__573/I                                   LocalMux                       0              3928  RISE       1
I__573/O                                   LocalMux                    1099              5027  RISE       1
I__576/I                                   ClkMux                         0              5027  RISE       1
I__576/O                                   ClkMux                       887              5914  RISE       1
spi_in.data_cnt_1_LC_4_9_6/clk             LogicCell40_SEQ_MODE_1011      0              5914  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_6_LC_7_8_0/in3
Capture Clock    : spi_in.data_cnt_6_LC_7_8_0/clk
Hold Constraint  : 0p
Path slack       : 3430p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6431
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      6431

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Data Path Delay                                  9861
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9861
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                   LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                         IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                         PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                 Odrv12                         0              1080   2834  RISE       1
I__499/O                                                 Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                 LocalMux                       0              2153   2834  RISE       1
I__520/O                                                 LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                 InMux                          0              3252   2834  RISE       1
I__539/O                                                 InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                  LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout             LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout   LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5424   3430  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278              5702   3430  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              5702   3430  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278              5981   3430  RISE       2
I__342/I                                                 InMux                          0              5981   3430  RISE       1
I__342/O                                                 InMux                        662              6643   3430  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/in3        LogicCell40_SEQ_MODE_0000      0              6643   3430  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/lcout      LogicCell40_SEQ_MODE_0000    861              7504   3430  RISE       3
I__411/I                                                 Odrv4                          0              7504   3430  RISE       1
I__411/O                                                 Odrv4                        596              8100   3430  RISE       1
I__414/I                                                 LocalMux                       0              8100   3430  RISE       1
I__414/O                                                 LocalMux                    1099              9199   3430  RISE       1
I__415/I                                                 InMux                          0              9199   3430  RISE       1
I__415/O                                                 InMux                        662              9861   3430  RISE       1
spi_in.data_cnt_6_LC_7_8_0/in3                           LogicCell40_SEQ_MODE_1011      0              9861   3430  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__577/I                                   LocalMux                       0              4444  RISE       1
I__577/O                                   LocalMux                    1099              5543  RISE       1
I__580/I                                   ClkMux                         0              5543  RISE       1
I__580/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_6_LC_7_8_0/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.waddr_1_rst_7_LC_4_13_0/lcout
Path End         : spi_in.waddr_1_0_LC_4_14_0/in1
Capture Clock    : spi_in.waddr_1_0_LC_4_14_0/clk
Hold Constraint  : 0p
Path slack       : 3695p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4285
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4285

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          5318
+ Clock To Q                                       1391
+ Data Path Delay                                  1271
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7980
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__565/I                                   LocalMux                       0              3332  RISE       1
I__565/O                                   LocalMux                    1099              4431  RISE       1
I__572/I                                   ClkMux                         0              4431  RISE       1
I__572/O                                   ClkMux                       887              5318  RISE       1
spi_in.waddr_1_rst_7_LC_4_13_0/clk         LogicCell40_SEQ_MODE_1010      0              5318  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.waddr_1_rst_7_LC_4_13_0/lcout  LogicCell40_SEQ_MODE_1010   1391              6709   3695  FALL       3
I__224/I                              LocalMux                       0              6709   3695  FALL       1
I__224/O                              LocalMux                     768              7477   3695  FALL       1
I__227/I                              InMux                          0              7477   3695  FALL       1
I__227/O                              InMux                        503              7980   3695  FALL       1
spi_in.waddr_1_0_LC_4_14_0/in1        LogicCell40_SEQ_MODE_1011      0              7980   3695  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_7_LC_1_9_1/in3
Capture Clock    : spi_in.data_cnt_7_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 3709p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          7543
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7543

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  11252
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11252
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                   LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                         IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                         PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                 Odrv12                         0              1080   2834  RISE       1
I__499/O                                                 Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                 LocalMux                       0              2153   2834  RISE       1
I__520/O                                                 LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                 InMux                          0              3252   2834  RISE       1
I__539/O                                                 InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                  LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout             LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout   LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5424   3430  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278              5702   3430  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              5702   3430  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278              5981   3430  RISE       2
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryin    LogicCell40_SEQ_MODE_0000      0              5981   3708  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryout   LogicCell40_SEQ_MODE_0000    278              6259   3708  RISE       2
I__330/I                                                 InMux                          0              6259   3708  RISE       1
I__330/O                                                 InMux                        662              6921   3708  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/in3       LogicCell40_SEQ_MODE_0000      0              6921   3708  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/lcout     LogicCell40_SEQ_MODE_0000    861              7782   3708  RISE       3
I__331/I                                                 Odrv4                          0              7782   3708  RISE       1
I__331/O                                                 Odrv4                        596              8378   3708  RISE       1
I__333/I                                                 Span4Mux_h                     0              8378   3708  RISE       1
I__333/O                                                 Span4Mux_h                   517              8894   3708  RISE       1
I__336/I                                                 Span4Mux_v                     0              8894   3708  RISE       1
I__336/O                                                 Span4Mux_v                   596              9490   3708  RISE       1
I__338/I                                                 LocalMux                       0              9490   3708  RISE       1
I__338/O                                                 LocalMux                    1099             10590   3708  RISE       1
I__339/I                                                 InMux                          0             10590   3708  RISE       1
I__339/O                                                 InMux                        662             11252   3708  RISE       1
spi_in.data_cnt_7_LC_1_9_1/in3                           LogicCell40_SEQ_MODE_1011      0             11252   3708  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__578/I                                   Span4Mux_h                     0              4444  RISE       1
I__578/O                                   Span4Mux_h                   517              4961  RISE       1
I__582/I                                   Span4Mux_v                     0              4961  RISE       1
I__582/O                                   Span4Mux_v                   596              5557  RISE       1
I__585/I                                   LocalMux                       0              5557  RISE       1
I__585/O                                   LocalMux                    1099              6656  RISE       1
I__586/I                                   ClkMux                         0              6656  RISE       1
I__586/O                                   ClkMux                       887              7543  RISE       1
spi_in.data_cnt_7_LC_1_9_1/clk             LogicCell40_SEQ_MODE_1011      0              7543  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.waddr_1_0_LC_4_14_0/sr
Capture Clock    : spi_in.waddr_1_0_LC_4_14_0/clk
Hold Constraint  : 0p
Path slack       : 4199p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4285
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4285

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Data Path Delay                                  8484
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8484
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                         LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT               IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0               PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__498/I                                       Odrv4                          0              1080   COMP  RISE       1
I__498/O                                       Odrv4                        596              1676   COMP  RISE       1
I__515/I                                       LocalMux                       0              1676   1709  RISE       1
I__515/O                                       LocalMux                    1099              2775   1709  RISE       1
I__530/I                                       InMux                          0              2775   1709  RISE       1
I__530/O                                       InMux                        662              3438   1709  RISE       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in0       LogicCell40_SEQ_MODE_0000      0              3438   1709  RISE       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/ltout     LogicCell40_SEQ_MODE_0000    848              4285   4199  RISE       1
I__235/I                                       CascadeMux                     0              4285   4199  RISE       1
I__235/O                                       CascadeMux                     0              4285   4199  RISE       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/in2    LogicCell40_SEQ_MODE_0000      0              4285   4199  RISE       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/ltout  LogicCell40_SEQ_MODE_0000    702              4987   4199  RISE       1
I__232/I                                       CascadeMux                     0              4987   4199  RISE       1
I__232/O                                       CascadeMux                     0              4987   4199  RISE       1
spi_in.waddr_1_RNO_0_0_LC_5_13_6/in2           LogicCell40_SEQ_MODE_0000      0              4987   4199  RISE       1
spi_in.waddr_1_RNO_0_0_LC_5_13_6/lcout         LogicCell40_SEQ_MODE_0000   1205              6192   4199  FALL       1
I__228/I                                       Odrv4                          0              6192   4199  FALL       1
I__228/O                                       Odrv4                        649              6841   4199  FALL       1
I__229/I                                       Span4Mux_s1_v                  0              6841   4199  FALL       1
I__229/O                                       Span4Mux_s1_v                344              7186   4199  FALL       1
I__230/I                                       LocalMux                       0              7186   4199  FALL       1
I__230/O                                       LocalMux                     768              7954   4199  FALL       1
I__231/I                                       SRMux                          0              7954   4199  FALL       1
I__231/O                                       SRMux                        530              8484   4199  FALL       1
spi_in.waddr_1_0_LC_4_14_0/sr                  LogicCell40_SEQ_MODE_1011      0              8484   4199  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.waddr_1_rst_7_LC_4_13_0/sr
Capture Clock    : spi_in.waddr_1_rst_7_LC_4_13_0/clk
Hold Constraint  : 0p
Path slack       : 4265p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5318
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      5318

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Data Path Delay                                  9583
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9583
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                         LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT               IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0               PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__498/I                                       Odrv4                          0              1080   COMP  RISE       1
I__498/O                                       Odrv4                        596              1676   COMP  RISE       1
I__515/I                                       LocalMux                       0              1676   1709  RISE       1
I__515/O                                       LocalMux                    1099              2775   1709  RISE       1
I__530/I                                       InMux                          0              2775   1709  RISE       1
I__530/O                                       InMux                        662              3438   1709  RISE       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/in0       LogicCell40_SEQ_MODE_0000      0              3438   1709  RISE       1
spi_in.data_cnt_RNI47N56_0_LC_5_13_4/ltout     LogicCell40_SEQ_MODE_0000    848              4285   4199  RISE       1
I__235/I                                       CascadeMux                     0              4285   4199  RISE       1
I__235/O                                       CascadeMux                     0              4285   4199  RISE       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/in2    LogicCell40_SEQ_MODE_0000      0              4285   4199  RISE       1
spi_in.waddr_1_rst_7_RNIU2UK6_LC_5_13_5/lcout  LogicCell40_SEQ_MODE_0000   1205              5490   4265  FALL       1
I__233/I                                       LocalMux                       0              5490   4265  FALL       1
I__233/O                                       LocalMux                     768              6259   4265  FALL       1
I__234/I                                       InMux                          0              6259   4265  FALL       1
I__234/O                                       InMux                        503              6762   4265  FALL       1
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/in3         LogicCell40_SEQ_MODE_0000      0              6762   4265  FALL       1
spi_in.waddr_1_rst_7_RNO_LC_5_13_0/lcout       LogicCell40_SEQ_MODE_0000    874              7636   4265  FALL       1
I__179/I                                       Odrv4                          0              7636   4265  FALL       1
I__179/O                                       Odrv4                        649              8285   4265  FALL       1
I__180/I                                       LocalMux                       0              8285   4265  FALL       1
I__180/O                                       LocalMux                     768              9053   4265  FALL       1
I__181/I                                       SRMux                          0              9053   4265  FALL       1
I__181/O                                       SRMux                        530              9583   4265  FALL       1
spi_in.waddr_1_rst_7_LC_4_13_0/sr              LogicCell40_SEQ_MODE_1010      0              9583   4265  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__565/I                                   LocalMux                       0              3332  RISE       1
I__565/O                                   LocalMux                    1099              4431  RISE       1
I__572/I                                   ClkMux                         0              4431  RISE       1
I__572/O                                   ClkMux                       887              5318  RISE       1
spi_in.waddr_1_rst_7_LC_4_13_0/clk         LogicCell40_SEQ_MODE_1010      0              5318  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_4_LC_8_10_1/in0
Capture Clock    : spi_in.data_cnt_4_LC_8_10_1/clk
Hold Constraint  : 0p
Path slack       : 4424p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4881
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4881

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Data Path Delay                                  9305
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9305
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                  LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                        IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                        PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                Odrv12                         0              1080   2834  RISE       1
I__499/O                                                Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                LocalMux                       0              2153   2834  RISE       1
I__520/O                                                LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                InMux                          0              3252   2834  RISE       1
I__539/O                                                InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                 LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout            LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout  LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
I__355/I                                                InMux                          0              5424   4424  RISE       1
I__355/O                                                InMux                        662              6086   4424  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/in3      LogicCell40_SEQ_MODE_0000      0              6086   4424  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/lcout    LogicCell40_SEQ_MODE_0000    861              6947   4424  RISE       3
I__595/I                                                Odrv4                          0              6947   4424  RISE       1
I__595/O                                                Odrv4                        596              7543   4424  RISE       1
I__598/I                                                LocalMux                       0              7543   4424  RISE       1
I__598/O                                                LocalMux                    1099              8643   4424  RISE       1
I__599/I                                                InMux                          0              8643   4424  RISE       1
I__599/O                                                InMux                        662              9305   4424  RISE       1
spi_in.data_cnt_4_LC_8_10_1/in0                         LogicCell40_SEQ_MODE_1011      0              9305   4424  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__523/I                                   IoSpan4Mux                     0              1676  RISE       1
I__523/O                                   IoSpan4Mux                   622              2299  RISE       1
I__544/I                                   Span4Mux_v                     0              2299  RISE       1
I__544/O                                   Span4Mux_v                   596              2895  RISE       1
I__558/I                                   LocalMux                       0              2895  RISE       1
I__558/O                                   LocalMux                    1099              3994  RISE       1
I__569/I                                   ClkMux                         0              3994  RISE       1
I__569/O                                   ClkMux                       887              4881  RISE       1
spi_in.data_cnt_4_LC_8_10_1/clk            LogicCell40_SEQ_MODE_1011      0              4881  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_2_LC_8_9_4/sr
Capture Clock    : spi_in.data_cnt_2_LC_8_9_4/clk
Hold Constraint  : 0p
Path slack       : 4543p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6431
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      6431

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  10974
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10974
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                  LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                        IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                        PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                Odrv12                         0              1080   2834  RISE       1
I__499/O                                                Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                LocalMux                       0              2153   2834  RISE       1
I__520/O                                                LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                InMux                          0              3252   2834  RISE       1
I__539/O                                                InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                 LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout            LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
I__288/I                                                InMux                          0              4868   2834  RISE       1
I__288/O                                                InMux                        662              5530   2834  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in3       LogicCell40_SEQ_MODE_0000      0              5530   2834  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/lcout     LogicCell40_SEQ_MODE_0000    861              6391   2834  RISE       3
I__611/I                                                LocalMux                       0              6391   4543  RISE       1
I__611/O                                                LocalMux                    1099              7490   4543  RISE       1
I__614/I                                                InMux                          0              7490   4543  RISE       1
I__614/O                                                InMux                        662              8153   4543  RISE       1
spi_in.data_cnt_RNO_2_LC_7_9_6/in3                      LogicCell40_SEQ_MODE_0000      0              8153   4543  RISE       1
spi_in.data_cnt_RNO_2_LC_7_9_6/lcout                    LogicCell40_SEQ_MODE_0000    874              9027   4543  FALL       1
I__600/I                                                Odrv4                          0              9027   4543  FALL       1
I__600/O                                                Odrv4                        649              9676   4543  FALL       1
I__601/I                                                LocalMux                       0              9676   4543  FALL       1
I__601/O                                                LocalMux                     768             10444   4543  FALL       1
I__602/I                                                SRMux                          0             10444   4543  FALL       1
I__602/O                                                SRMux                        530             10974   4543  FALL       1
spi_in.data_cnt_2_LC_8_9_4/sr                           LogicCell40_SEQ_MODE_1011      0             10974   4543  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__567/I                                   Span4Mux_h                     0              3332  RISE       1
I__567/O                                   Span4Mux_h                   517              3848  RISE       1
I__575/I                                   Span4Mux_v                     0              3848  RISE       1
I__575/O                                   Span4Mux_v                   596              4444  RISE       1
I__579/I                                   LocalMux                       0              4444  RISE       1
I__579/O                                   LocalMux                    1099              5543  RISE       1
I__583/I                                   ClkMux                         0              5543  RISE       1
I__583/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_2_LC_8_9_4/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_rst_6_LC_4_8_1/sr
Capture Clock    : spi_in.data_cnt_rst_6_LC_4_8_1/clk
Hold Constraint  : 0p
Path slack       : 4702p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6947
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      6947

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  11649
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11649
 
Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                               LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                     IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                     PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                             Odrv12                         0              1080   2834  RISE       1
I__499/O                                             Odrv12                      1073              2153   2834  RISE       1
I__520/I                                             LocalMux                       0              2153   2834  RISE       1
I__520/O                                             LocalMux                    1099              3252   2834  RISE       1
I__539/I                                             InMux                          0              3252   2834  RISE       1
I__539/O                                             InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1              LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout         LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
I__291/I                                             InMux                          0              4590   3152  RISE       1
I__291/O                                             InMux                        662              5252   3152  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/in3    LogicCell40_SEQ_MODE_0000      0              5252   3152  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_0000    861              6113   3152  RISE       3
I__292/I                                             LocalMux                       0              6113   4702  RISE       1
I__292/O                                             LocalMux                    1099              7212   4702  RISE       1
I__295/I                                             InMux                          0              7212   4702  RISE       1
I__295/O                                             InMux                        662              7874   4702  RISE       1
spi_in.data_cnt_rst_6_RNO_LC_5_9_7/in0               LogicCell40_SEQ_MODE_0000      0              7874   4702  RISE       1
spi_in.data_cnt_rst_6_RNO_LC_5_9_7/lcout             LogicCell40_SEQ_MODE_0000   1285              9159   4702  FALL       1
I__141/I                                             Odrv4                          0              9159   4702  FALL       1
I__141/O                                             Odrv4                        649              9808   4702  FALL       1
I__142/I                                             Span4Mux_h                     0              9808   4702  FALL       1
I__142/O                                             Span4Mux_h                   543             10351   4702  FALL       1
I__143/I                                             LocalMux                       0             10351   4702  FALL       1
I__143/O                                             LocalMux                     768             11119   4702  FALL       1
I__144/I                                             SRMux                          0             11119   4702  FALL       1
I__144/O                                             SRMux                        530             11649   4702  FALL       1
spi_in.data_cnt_rst_6_LC_4_8_1/sr                    LogicCell40_SEQ_MODE_1010      0             11649   4702  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__578/I                                   Span4Mux_h                     0              4444  RISE       1
I__578/O                                   Span4Mux_h                   517              4961  RISE       1
I__581/I                                   LocalMux                       0              4961  RISE       1
I__581/O                                   LocalMux                    1099              6060  RISE       1
I__584/I                                   ClkMux                         0              6060  RISE       1
I__584/O                                   ClkMux                       887              6947  RISE       1
spi_in.data_cnt_rst_6_LC_4_8_1/clk         LogicCell40_SEQ_MODE_1010      0              6947  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_3_LC_2_9_7/in3
Capture Clock    : spi_in.data_cnt_3_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 4768p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4775
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4775

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Data Path Delay                                  9543
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9543
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                  LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                        IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                        PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                Odrv12                         0              1080   2834  RISE       1
I__499/O                                                Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                LocalMux                       0              2153   2834  RISE       1
I__520/O                                                LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                InMux                          0              3252   2834  RISE       1
I__539/O                                                InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                 LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout            LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
I__276/I                                                InMux                          0              5146   4768  RISE       1
I__276/O                                                InMux                        662              5808   4768  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/in3       LogicCell40_SEQ_MODE_0000      0              5808   4768  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/lcout     LogicCell40_SEQ_MODE_0000    861              6669   4768  RISE       3
I__278/I                                                Odrv4                          0              6669   4768  RISE       1
I__278/O                                                Odrv4                        596              7265   4768  RISE       1
I__280/I                                                Span4Mux_h                     0              7265   4768  RISE       1
I__280/O                                                Span4Mux_h                   517              7782   4768  RISE       1
I__283/I                                                LocalMux                       0              7782   4768  RISE       1
I__283/O                                                LocalMux                    1099              8881   4768  RISE       1
I__284/I                                                InMux                          0              8881   4768  RISE       1
I__284/O                                                InMux                        662              9543   4768  RISE       1
spi_in.data_cnt_3_LC_2_9_7/in3                          LogicCell40_SEQ_MODE_1011      0              9543   4768  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__534/I                                   Span4Mux_v                     0              2193  RISE       1
I__534/O                                   Span4Mux_v                   596              2789  RISE       1
I__550/I                                   LocalMux                       0              2789  RISE       1
I__550/O                                   LocalMux                    1099              3888  RISE       1
I__562/I                                   ClkMux                         0              3888  RISE       1
I__562/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_3_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1011      0              4775  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_1_LC_4_9_6/sr
Capture Clock    : spi_in.data_cnt_1_LC_4_9_6/clk
Hold Constraint  : 0p
Path slack       : 4782p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5914
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      5914

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  10696
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10696
 
Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                               LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in            IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                     IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                     PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                             Odrv12                         0              1080   2834  RISE       1
I__499/O                                             Odrv12                      1073              2153   2834  RISE       1
I__520/I                                             LocalMux                       0              2153   2834  RISE       1
I__520/O                                             LocalMux                    1099              3252   2834  RISE       1
I__539/I                                             InMux                          0              3252   2834  RISE       1
I__539/O                                             InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1              LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout         LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
I__291/I                                             InMux                          0              4590   3152  RISE       1
I__291/O                                             InMux                        662              5252   3152  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/in3    LogicCell40_SEQ_MODE_0000      0              5252   3152  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/lcout  LogicCell40_SEQ_MODE_0000    861              6113   3152  RISE       3
I__292/I                                             LocalMux                       0              6113   4702  RISE       1
I__292/O                                             LocalMux                    1099              7212   4702  RISE       1
I__294/I                                             InMux                          0              7212   4781  RISE       1
I__294/O                                             InMux                        662              7874   4781  RISE       1
spi_in.data_cnt_RNO_1_LC_5_9_2/in3                   LogicCell40_SEQ_MODE_0000      0              7874   4781  RISE       1
spi_in.data_cnt_RNO_1_LC_5_9_2/lcout                 LogicCell40_SEQ_MODE_0000    874              8749   4781  FALL       1
I__176/I                                             Odrv4                          0              8749   4781  FALL       1
I__176/O                                             Odrv4                        649              9398   4781  FALL       1
I__177/I                                             LocalMux                       0              9398   4781  FALL       1
I__177/O                                             LocalMux                     768             10166   4781  FALL       1
I__178/I                                             SRMux                          0             10166   4781  FALL       1
I__178/O                                             SRMux                        530             10696   4781  FALL       1
spi_in.data_cnt_1_LC_4_9_6/sr                        LogicCell40_SEQ_MODE_1011      0             10696   4781  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__573/I                                   LocalMux                       0              3928  RISE       1
I__573/O                                   LocalMux                    1099              5027  RISE       1
I__576/I                                   ClkMux                         0              5027  RISE       1
I__576/O                                   ClkMux                       887              5914  RISE       1
spi_in.data_cnt_1_LC_4_9_6/clk             LogicCell40_SEQ_MODE_1011      0              5914  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_rst_7_LC_5_12_3/lcout
Path End         : spi_in.data_cnt_0_LC_6_7_0/in1
Capture Clock    : spi_in.data_cnt_0_LC_6_7_0/clk
Hold Constraint  : 0p
Path slack       : 4847p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4855
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4855

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3663
+ Clock To Q                                       1391
+ Data Path Delay                                  4649
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      9702
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__517/I                                   LocalMux                       0              1676  RISE       1
I__517/O                                   LocalMux                    1099              2775  RISE       1
I__532/I                                   ClkMux                         0              2775  RISE       1
I__532/O                                   ClkMux                       887              3663  RISE       1
spi_in.data_cnt_rst_7_LC_5_12_3/clk        LogicCell40_SEQ_MODE_1010      0              3663  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_rst_7_LC_5_12_3/lcout      LogicCell40_SEQ_MODE_1010   1391              5053   4848  FALL       3
I__394/I                                   LocalMux                       0              5053   4848  FALL       1
I__394/O                                   LocalMux                     768              5822   4848  FALL       1
I__397/I                                   InMux                          0              5822   4848  FALL       1
I__397/O                                   InMux                        503              6325   4848  FALL       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/in3    LogicCell40_SEQ_MODE_0000      0              6325   4848  FALL       1
spi_in.data_cnt_RNIIRNK_0_LC_6_11_5/lcout  LogicCell40_SEQ_MODE_0000    874              7199   4848  FALL       2
I__401/I                                   Odrv12                         0              7199   4848  FALL       1
I__401/O                                   Odrv12                      1232              8431   4848  FALL       1
I__403/I                                   LocalMux                       0              8431   4848  FALL       1
I__403/O                                   LocalMux                     768              9199   4848  FALL       1
I__405/I                                   InMux                          0              9199   4848  FALL       1
I__405/O                                   InMux                        503              9702   4848  FALL       1
spi_in.data_cnt_0_LC_6_7_0/in1             LogicCell40_SEQ_MODE_1011      0              9702   4848  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_8_LC_6_12_3/lcout
Path End         : spi_in.data_cnt_8_LC_6_12_3/in1
Capture Clock    : spi_in.data_cnt_8_LC_6_12_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3663
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3663

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3663
+ Clock To Q                                       1391
+ Data Path Delay                                  3775
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8828
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__516/I                                   LocalMux                       0              1676  RISE       1
I__516/O                                   LocalMux                    1099              2775  RISE       1
I__531/I                                   ClkMux                         0              2775  RISE       1
I__531/O                                   ClkMux                       887              3663  RISE       1
spi_in.data_cnt_8_LC_6_12_3/clk            LogicCell40_SEQ_MODE_1011      0              3663  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_8_LC_6_12_3/lcout                     LogicCell40_SEQ_MODE_1011   1391              5053   5165  FALL       3
I__370/I                                              LocalMux                       0              5053   5165  FALL       1
I__370/O                                              LocalMux                     768              5822   5165  FALL       1
I__372/I                                              InMux                          0              5822   5165  FALL       1
I__372/O                                              InMux                        503              6325   5165  FALL       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/in1    LogicCell40_SEQ_MODE_0000      0              6325   5165  FALL       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/lcout  LogicCell40_SEQ_MODE_0000   1232              7557   5165  FALL       2
I__377/I                                              LocalMux                       0              7557   5165  FALL       1
I__377/O                                              LocalMux                     768              8325   5165  FALL       1
I__379/I                                              InMux                          0              8325   5165  FALL       1
I__379/O                                              InMux                        503              8828   5165  FALL       1
spi_in.data_cnt_8_LC_6_12_3/in1                       LogicCell40_SEQ_MODE_1011      0              8828   5165  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__516/I                                   LocalMux                       0              1676  RISE       1
I__516/O                                   LocalMux                    1099              2775  RISE       1
I__531/I                                   ClkMux                         0              2775  RISE       1
I__531/O                                   ClkMux                       887              3663  RISE       1
spi_in.data_cnt_8_LC_6_12_3/clk            LogicCell40_SEQ_MODE_1011      0              3663  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_5_LC_1_10_0/in1
Capture Clock    : spi_in.data_cnt_5_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 5285p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4775
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4775

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  10060
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10060
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                   LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                         IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                         PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                 Odrv12                         0              1080   2834  RISE       1
I__499/O                                                 Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                 LocalMux                       0              2153   2834  RISE       1
I__520/O                                                 LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                 InMux                          0              3252   2834  RISE       1
I__539/O                                                 InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                  LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout             LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout   LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5424   3430  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278              5702   3430  RISE       2
I__345/I                                                 InMux                          0              5702   5285  RISE       1
I__345/O                                                 InMux                        662              6365   5285  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/in3        LogicCell40_SEQ_MODE_0000      0              6365   5285  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/lcout      LogicCell40_SEQ_MODE_0000    861              7226   5285  RISE       3
I__347/I                                                 Odrv12                         0              7226   5285  RISE       1
I__347/O                                                 Odrv12                      1073              8298   5285  RISE       1
I__350/I                                                 LocalMux                       0              8298   5285  RISE       1
I__350/O                                                 LocalMux                    1099              9398   5285  RISE       1
I__352/I                                                 InMux                          0              9398   5285  RISE       1
I__352/O                                                 InMux                        662             10060   5285  RISE       1
spi_in.data_cnt_5_LC_1_10_0/in1                          LogicCell40_SEQ_MODE_1011      0             10060   5285  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__535/I                                   Span4Mux_v                     0              2193  RISE       1
I__535/O                                   Span4Mux_v                   596              2789  RISE       1
I__551/I                                   LocalMux                       0              2789  RISE       1
I__551/O                                   LocalMux                    1099              3888  RISE       1
I__563/I                                   ClkMux                         0              3888  RISE       1
I__563/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_5_LC_1_10_0/clk            LogicCell40_SEQ_MODE_1011      0              4775  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_7_LC_1_9_1/sr
Capture Clock    : spi_in.data_cnt_7_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 5285p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          7543
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      7543

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  12828
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      12828
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                   LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                         IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                         PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                 Odrv12                         0              1080   2834  RISE       1
I__499/O                                                 Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                 LocalMux                       0              2153   2834  RISE       1
I__520/O                                                 LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                 InMux                          0              3252   2834  RISE       1
I__539/O                                                 InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                  LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout             LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout   LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5424   3430  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278              5702   3430  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              5702   3430  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278              5981   3430  RISE       2
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryin    LogicCell40_SEQ_MODE_0000      0              5981   3708  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryout   LogicCell40_SEQ_MODE_0000    278              6259   3708  RISE       2
I__330/I                                                 InMux                          0              6259   3708  RISE       1
I__330/O                                                 InMux                        662              6921   3708  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/in3       LogicCell40_SEQ_MODE_0000      0              6921   3708  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/lcout     LogicCell40_SEQ_MODE_0000    861              7782   3708  RISE       3
I__331/I                                                 Odrv4                          0              7782   3708  RISE       1
I__331/O                                                 Odrv4                        596              8378   3708  RISE       1
I__333/I                                                 Span4Mux_h                     0              8378   3708  RISE       1
I__333/O                                                 Span4Mux_h                   517              8894   3708  RISE       1
I__335/I                                                 LocalMux                       0              8894   5285  RISE       1
I__335/O                                                 LocalMux                    1099              9994   5285  RISE       1
I__337/I                                                 InMux                          0              9994   5285  RISE       1
I__337/O                                                 InMux                        662             10656   5285  RISE       1
spi_in.data_cnt_RNO_7_LC_2_10_5/in3                      LogicCell40_SEQ_MODE_0000      0             10656   5285  RISE       1
spi_in.data_cnt_RNO_7_LC_2_10_5/lcout                    LogicCell40_SEQ_MODE_0000    874             11530   5285  FALL       1
I__109/I                                                 LocalMux                       0             11530   5285  FALL       1
I__109/O                                                 LocalMux                     768             12298   5285  FALL       1
I__110/I                                                 SRMux                          0             12298   5285  FALL       1
I__110/O                                                 SRMux                        530             12828   5285  FALL       1
spi_in.data_cnt_7_LC_1_9_1/sr                            LogicCell40_SEQ_MODE_1011      0             12828   5285  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__578/I                                   Span4Mux_h                     0              4444  RISE       1
I__578/O                                   Span4Mux_h                   517              4961  RISE       1
I__582/I                                   Span4Mux_v                     0              4961  RISE       1
I__582/O                                   Span4Mux_v                   596              5557  RISE       1
I__585/I                                   LocalMux                       0              5557  RISE       1
I__585/O                                   LocalMux                    1099              6656  RISE       1
I__586/I                                   ClkMux                         0              6656  RISE       1
I__586/O                                   ClkMux                       887              7543  RISE       1
spi_in.data_cnt_7_LC_1_9_1/clk             LogicCell40_SEQ_MODE_1011      0              7543  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_6_LC_7_8_0/sr
Capture Clock    : spi_in.data_cnt_6_LC_7_8_0/clk
Hold Constraint  : 0p
Path slack       : 5655p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          6431
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      6431

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  12086
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      12086
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                   LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                         IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                         PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                 Odrv12                         0              1080   2834  RISE       1
I__499/O                                                 Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                 LocalMux                       0              2153   2834  RISE       1
I__520/O                                                 LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                 InMux                          0              3252   2834  RISE       1
I__539/O                                                 InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                  LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout             LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout   LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5424   3430  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278              5702   3430  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              5702   3430  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278              5981   3430  RISE       2
I__342/I                                                 InMux                          0              5981   3430  RISE       1
I__342/O                                                 InMux                        662              6643   3430  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/in3        LogicCell40_SEQ_MODE_0000      0              6643   3430  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/lcout      LogicCell40_SEQ_MODE_0000    861              7504   3430  RISE       3
I__410/I                                                 LocalMux                       0              7504   5655  RISE       1
I__410/O                                                 LocalMux                    1099              8603   5655  RISE       1
I__413/I                                                 InMux                          0              8603   5655  RISE       1
I__413/O                                                 InMux                        662              9265   5655  RISE       1
spi_in.data_cnt_RNO_6_LC_7_9_0/in3                       LogicCell40_SEQ_MODE_0000      0              9265   5655  RISE       1
spi_in.data_cnt_RNO_6_LC_7_9_0/lcout                     LogicCell40_SEQ_MODE_0000    874             10139   5655  FALL       1
I__406/I                                                 Odrv4                          0             10139   5655  FALL       1
I__406/O                                                 Odrv4                        649             10788   5655  FALL       1
I__407/I                                                 LocalMux                       0             10788   5655  FALL       1
I__407/O                                                 LocalMux                     768             11556   5655  FALL       1
I__408/I                                                 SRMux                          0             11556   5655  FALL       1
I__408/O                                                 SRMux                        530             12086   5655  FALL       1
spi_in.data_cnt_6_LC_7_8_0/sr                            LogicCell40_SEQ_MODE_1011      0             12086   5655  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__556/I                                   Span4Mux_s2_v                  0              2895  RISE       1
I__556/O                                   Span4Mux_s2_v                437              3332  RISE       1
I__566/I                                   Span4Mux_v                     0              3332  RISE       1
I__566/O                                   Span4Mux_v                   596              3928  RISE       1
I__574/I                                   Span4Mux_h                     0              3928  RISE       1
I__574/O                                   Span4Mux_h                   517              4444  RISE       1
I__577/I                                   LocalMux                       0              4444  RISE       1
I__577/O                                   LocalMux                    1099              5543  RISE       1
I__580/I                                   ClkMux                         0              5543  RISE       1
I__580/O                                   ClkMux                       887              6431  RISE       1
spi_in.data_cnt_6_LC_7_8_0/clk             LogicCell40_SEQ_MODE_1011      0              6431  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_4_LC_8_10_1/sr
Capture Clock    : spi_in.data_cnt_4_LC_8_10_1/clk
Hold Constraint  : 0p
Path slack       : 6000p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4881
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4881

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  10881
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10881
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                  LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                        IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                        PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                Odrv12                         0              1080   2834  RISE       1
I__499/O                                                Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                LocalMux                       0              2153   2834  RISE       1
I__520/O                                                LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                InMux                          0              3252   2834  RISE       1
I__539/O                                                InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                 LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout            LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout  LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
I__355/I                                                InMux                          0              5424   4424  RISE       1
I__355/O                                                InMux                        662              6086   4424  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/in3      LogicCell40_SEQ_MODE_0000      0              6086   4424  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/lcout    LogicCell40_SEQ_MODE_0000    861              6947   4424  RISE       3
I__594/I                                                LocalMux                       0              6947   6000  RISE       1
I__594/O                                                LocalMux                    1099              8047   6000  RISE       1
I__597/I                                                InMux                          0              8047   6000  RISE       1
I__597/O                                                InMux                        662              8709   6000  RISE       1
spi_in.data_cnt_RNO_4_LC_7_11_5/in3                     LogicCell40_SEQ_MODE_0000      0              8709   6000  RISE       1
spi_in.data_cnt_RNO_4_LC_7_11_5/lcout                   LogicCell40_SEQ_MODE_0000    874              9583   6000  FALL       1
I__492/I                                                LocalMux                       0              9583   6000  FALL       1
I__492/O                                                LocalMux                     768             10351   6000  FALL       1
I__493/I                                                SRMux                          0             10351   6000  FALL       1
I__493/O                                                SRMux                        530             10881   6000  FALL       1
spi_in.data_cnt_4_LC_8_10_1/sr                          LogicCell40_SEQ_MODE_1011      0             10881   6000  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__523/I                                   IoSpan4Mux                     0              1676  RISE       1
I__523/O                                   IoSpan4Mux                   622              2299  RISE       1
I__544/I                                   Span4Mux_v                     0              2299  RISE       1
I__544/O                                   Span4Mux_v                   596              2895  RISE       1
I__558/I                                   LocalMux                       0              2895  RISE       1
I__558/O                                   LocalMux                    1099              3994  RISE       1
I__569/I                                   ClkMux                         0              3994  RISE       1
I__569/O                                   ClkMux                       887              4881  RISE       1
spi_in.data_cnt_4_LC_8_10_1/clk            LogicCell40_SEQ_MODE_1011      0              4881  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_0_LC_6_7_0/sr
Capture Clock    : spi_in.data_cnt_0_LC_6_7_0/clk
Hold Constraint  : 0p
Path slack       : 6105p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4855
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4855

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  10960
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10960
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                     LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                   Odrv12                         0              1080   2834  RISE       1
I__499/O                                   Odrv12                      1073              2153   2834  RISE       1
I__520/I                                   LocalMux                       0              2153   2834  RISE       1
I__520/O                                   LocalMux                    1099              3252   2834  RISE       1
I__540/I                                   InMux                          0              3252   6106  RISE       1
I__540/O                                   InMux                        662              3914   6106  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3914   6106  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_0000    874              4789   6106  FALL       2
I__320/I                                   Odrv4                          0              4789   6106  FALL       1
I__320/O                                   Odrv4                        649              5438   6106  FALL       1
I__321/I                                   LocalMux                       0              5438   6106  FALL       1
I__321/O                                   LocalMux                     768              6206   6106  FALL       1
I__323/I                                   InMux                          0              6206   6106  FALL       1
I__323/O                                   InMux                        503              6709   6106  FALL       1
spi_in.data_cnt_RNO_0_LC_6_9_3/in3         LogicCell40_SEQ_MODE_0000      0              6709   6106  FALL       1
spi_in.data_cnt_RNO_0_LC_6_9_3/lcout       LogicCell40_SEQ_MODE_0000    874              7583   6106  FALL       1
I__312/I                                   Odrv12                         0              7583   6106  FALL       1
I__312/O                                   Odrv12                      1232              8815   6106  FALL       1
I__313/I                                   Sp12to4                        0              8815   6106  FALL       1
I__313/O                                   Sp12to4                      848              9663   6106  FALL       1
I__314/I                                   LocalMux                       0              9663   6106  FALL       1
I__314/O                                   LocalMux                     768             10431   6106  FALL       1
I__315/I                                   SRMux                          0             10431   6106  FALL       1
I__315/O                                   SRMux                        530             10960   6106  FALL       1
spi_in.data_cnt_0_LC_6_7_0/sr              LogicCell40_SEQ_MODE_1011      0             10960   6106  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__546/I                                   Span4Mux_v                     0              2272  RISE       1
I__546/O                                   Span4Mux_v                   596              2868  RISE       1
I__560/I                                   LocalMux                       0              2868  RISE       1
I__560/O                                   LocalMux                    1099              3967  RISE       1
I__571/I                                   ClkMux                         0              3967  RISE       1
I__571/O                                   ClkMux                       887              4855  RISE       1
spi_in.data_cnt_0_LC_6_7_0/clk             LogicCell40_SEQ_MODE_1011      0              4855  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_rst_5_LC_5_8_7/sr
Capture Clock    : spi_in.data_cnt_rst_5_LC_5_8_7/clk
Hold Constraint  : 0p
Path slack       : 6715p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4259
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4259

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  10974
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10974
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                  LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                        IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                        PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                Odrv12                         0              1080   2834  RISE       1
I__499/O                                                Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                LocalMux                       0              2153   2834  RISE       1
I__520/O                                                LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                InMux                          0              3252   2834  RISE       1
I__539/O                                                InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                 LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout            LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
I__288/I                                                InMux                          0              4868   2834  RISE       1
I__288/O                                                InMux                        662              5530   2834  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/in3       LogicCell40_SEQ_MODE_0000      0              5530   2834  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/lcout     LogicCell40_SEQ_MODE_0000    861              6391   2834  RISE       3
I__612/I                                                LocalMux                       0              6391   6715  RISE       1
I__612/O                                                LocalMux                    1099              7490   6715  RISE       1
I__615/I                                                InMux                          0              7490   6715  RISE       1
I__615/O                                                InMux                        662              8153   6715  RISE       1
spi_in.data_cnt_rst_5_RNO_LC_5_9_0/in3                  LogicCell40_SEQ_MODE_0000      0              8153   6715  RISE       1
spi_in.data_cnt_rst_5_RNO_LC_5_9_0/lcout                LogicCell40_SEQ_MODE_0000    874              9027   6715  FALL       1
I__118/I                                                Odrv4                          0              9027   6715  FALL       1
I__118/O                                                Odrv4                        649              9676   6715  FALL       1
I__119/I                                                LocalMux                       0              9676   6715  FALL       1
I__119/O                                                LocalMux                     768             10444   6715  FALL       1
I__120/I                                                SRMux                          0             10444   6715  FALL       1
I__120/O                                                SRMux                        530             10974   6715  FALL       1
spi_in.data_cnt_rst_5_LC_5_8_7/sr                       LogicCell40_SEQ_MODE_1010      0             10974   6715  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__519/I                                   Span4Mux_v                     0              1676  RISE       1
I__519/O                                   Span4Mux_v                   596              2272  RISE       1
I__537/I                                   LocalMux                       0              2272  RISE       1
I__537/O                                   LocalMux                    1099              3371  RISE       1
I__553/I                                   ClkMux                         0              3371  RISE       1
I__553/O                                   ClkMux                       887              4259  RISE       1
spi_in.data_cnt_rst_5_LC_5_8_7/clk         LogicCell40_SEQ_MODE_1010      0              4259  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_rst_1_LC_6_8_2/sr
Capture Clock    : spi_in.data_cnt_rst_1_LC_6_8_2/clk
Hold Constraint  : 0p
Path slack       : 7178p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4259
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4259

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  11437
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11437
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                   LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                         IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                         PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                 Odrv12                         0              1080   2834  RISE       1
I__499/O                                                 Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                 LocalMux                       0              2153   2834  RISE       1
I__520/O                                                 LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                 InMux                          0              3252   2834  RISE       1
I__539/O                                                 InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                  LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout             LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout   LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5424   3430  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278              5702   3430  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              5702   3430  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278              5981   3430  RISE       2
I__342/I                                                 InMux                          0              5981   3430  RISE       1
I__342/O                                                 InMux                        662              6643   3430  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/in3        LogicCell40_SEQ_MODE_0000      0              6643   3430  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/lcout      LogicCell40_SEQ_MODE_0000    861              7504   3430  RISE       3
I__409/I                                                 LocalMux                       0              7504   7179  RISE       1
I__409/O                                                 LocalMux                    1099              8603   7179  RISE       1
I__412/I                                                 InMux                          0              8603   7179  RISE       1
I__412/O                                                 InMux                        662              9265   7179  RISE       1
spi_in.data_cnt_rst_1_RNO_LC_6_9_5/in3                   LogicCell40_SEQ_MODE_0000      0              9265   7179  RISE       1
spi_in.data_cnt_rst_1_RNO_LC_6_9_5/lcout                 LogicCell40_SEQ_MODE_0000    874             10139   7179  FALL       1
I__310/I                                                 LocalMux                       0             10139   7179  FALL       1
I__310/O                                                 LocalMux                     768             10907   7179  FALL       1
I__311/I                                                 SRMux                          0             10907   7179  FALL       1
I__311/O                                                 SRMux                        530             11437   7179  FALL       1
spi_in.data_cnt_rst_1_LC_6_8_2/sr                        LogicCell40_SEQ_MODE_1010      0             11437   7179  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__519/I                                   Span4Mux_v                     0              1676  RISE       1
I__519/O                                   Span4Mux_v                   596              2272  RISE       1
I__536/I                                   LocalMux                       0              2272  RISE       1
I__536/O                                   LocalMux                    1099              3371  RISE       1
I__552/I                                   ClkMux                         0              3371  RISE       1
I__552/O                                   ClkMux                       887              4259  RISE       1
spi_in.data_cnt_rst_1_LC_6_8_2/clk         LogicCell40_SEQ_MODE_1010      0              4259  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_8_LC_6_12_3/lcout
Path End         : spi_in.data_cnt_8_LC_6_12_3/sr
Capture Clock    : spi_in.data_cnt_8_LC_6_12_3/clk
Hold Constraint  : 0p
Path slack       : 7284p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3663
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3663

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3663
+ Clock To Q                                        1391
+ Data Path Delay                                   5894
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10947
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__516/I                                   LocalMux                       0              1676  RISE       1
I__516/O                                   LocalMux                    1099              2775  RISE       1
I__531/I                                   ClkMux                         0              2775  RISE       1
I__531/O                                   ClkMux                       887              3663  RISE       1
spi_in.data_cnt_8_LC_6_12_3/clk            LogicCell40_SEQ_MODE_1011      0              3663  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_8_LC_6_12_3/lcout                     LogicCell40_SEQ_MODE_1011   1391              5053   5165  FALL       3
I__370/I                                              LocalMux                       0              5053   5165  FALL       1
I__370/O                                              LocalMux                     768              5822   5165  FALL       1
I__372/I                                              InMux                          0              5822   5165  FALL       1
I__372/O                                              InMux                        503              6325   5165  FALL       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/in1    LogicCell40_SEQ_MODE_0000      0              6325   5165  FALL       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/ltout  LogicCell40_SEQ_MODE_0000    887              7212   7284  FALL       1
I__328/I                                              CascadeMux                     0              7212   7284  FALL       1
I__328/O                                              CascadeMux                     0              7212   7284  FALL       1
spi_in.data_cnt_RNO_8_LC_6_11_1/in2                   LogicCell40_SEQ_MODE_0000      0              7212   7284  FALL       1
spi_in.data_cnt_RNO_8_LC_6_11_1/lcout                 LogicCell40_SEQ_MODE_0000   1205              8418   7284  FALL       1
I__365/I                                              Odrv4                          0              8418   7284  FALL       1
I__365/O                                              Odrv4                        649              9067   7284  FALL       1
I__366/I                                              Span4Mux_s3_v                  0              9067   7284  FALL       1
I__366/O                                              Span4Mux_s3_v                583              9649   7284  FALL       1
I__367/I                                              LocalMux                       0              9649   7284  FALL       1
I__367/O                                              LocalMux                     768             10417   7284  FALL       1
I__368/I                                              SRMux                          0             10417   7284  FALL       1
I__368/O                                              SRMux                        530             10947   7284  FALL       1
spi_in.data_cnt_8_LC_6_12_3/sr                        LogicCell40_SEQ_MODE_1011      0             10947   7284  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__516/I                                   LocalMux                       0              1676  RISE       1
I__516/O                                   LocalMux                    1099              2775  RISE       1
I__531/I                                   ClkMux                         0              2775  RISE       1
I__531/O                                   ClkMux                       887              3663  RISE       1
spi_in.data_cnt_8_LC_6_12_3/clk            LogicCell40_SEQ_MODE_1011      0              3663  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_rst_7_LC_5_12_3/sr
Capture Clock    : spi_in.data_cnt_rst_7_LC_5_12_3/clk
Hold Constraint  : 0p
Path slack       : 7311p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3663
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3663

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  10974
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      10974
 
Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                     LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                   Odrv12                         0              1080   2834  RISE       1
I__499/O                                   Odrv12                      1073              2153   2834  RISE       1
I__520/I                                   LocalMux                       0              2153   2834  RISE       1
I__520/O                                   LocalMux                    1099              3252   2834  RISE       1
I__540/I                                   InMux                          0              3252   6106  RISE       1
I__540/O                                   InMux                        662              3914   6106  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3914   6106  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/lcout  LogicCell40_SEQ_MODE_0000    874              4789   6106  FALL       2
I__320/I                                   Odrv4                          0              4789   6106  FALL       1
I__320/O                                   Odrv4                        649              5438   6106  FALL       1
I__322/I                                   LocalMux                       0              5438   7311  FALL       1
I__322/O                                   LocalMux                     768              6206   7311  FALL       1
I__324/I                                   InMux                          0              6206   7311  FALL       1
I__324/O                                   InMux                        503              6709   7311  FALL       1
spi_in.data_cnt_rst_7_RNO_LC_6_11_3/in3    LogicCell40_SEQ_MODE_0000      0              6709   7311  FALL       1
spi_in.data_cnt_rst_7_RNO_LC_6_11_3/lcout  LogicCell40_SEQ_MODE_0000    861              7570   7311  RISE       1
I__316/I                                   Odrv12                         0              7570   7311  RISE       1
I__316/O                                   Odrv12                      1073              8643   7311  RISE       1
I__317/I                                   Sp12to4                        0              8643   7311  RISE       1
I__317/O                                   Sp12to4                      596              9239   7311  RISE       1
I__318/I                                   LocalMux                       0              9239   7311  RISE       1
I__318/O                                   LocalMux                    1099             10338   7311  RISE       1
I__319/I                                   SRMux                          0             10338   7311  RISE       1
I__319/O                                   SRMux                        636             10974   7311  RISE       1
spi_in.data_cnt_rst_7_LC_5_12_3/sr         LogicCell40_SEQ_MODE_1010      0             10974   7311  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__517/I                                   LocalMux                       0              1676  RISE       1
I__517/O                                   LocalMux                    1099              2775  RISE       1
I__532/I                                   ClkMux                         0              2775  RISE       1
I__532/O                                   ClkMux                       887              3663  RISE       1
spi_in.data_cnt_rst_7_LC_5_12_3/clk        LogicCell40_SEQ_MODE_1010      0              3663  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_rst_3_LC_5_11_1/sr
Capture Clock    : spi_in.data_cnt_rst_3_LC_5_11_1/clk
Hold Constraint  : 0p
Path slack       : 7351p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4179
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4179

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  11530
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      11530
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                  LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                        IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                        PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                Odrv12                         0              1080   2834  RISE       1
I__499/O                                                Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                LocalMux                       0              2153   2834  RISE       1
I__520/O                                                LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                InMux                          0              3252   2834  RISE       1
I__539/O                                                InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                 LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout            LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout  LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
I__355/I                                                InMux                          0              5424   4424  RISE       1
I__355/O                                                InMux                        662              6086   4424  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/in3      LogicCell40_SEQ_MODE_0000      0              6086   4424  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/lcout    LogicCell40_SEQ_MODE_0000    861              6947   4424  RISE       3
I__593/I                                                LocalMux                       0              6947   7351  RISE       1
I__593/O                                                LocalMux                    1099              8047   7351  RISE       1
I__596/I                                                InMux                          0              8047   7351  RISE       1
I__596/O                                                InMux                        662              8709   7351  RISE       1
spi_in.data_cnt_rst_3_RNO_LC_6_11_2/in3                 LogicCell40_SEQ_MODE_0000      0              8709   7351  RISE       1
spi_in.data_cnt_rst_3_RNO_LC_6_11_2/lcout               LogicCell40_SEQ_MODE_0000    874              9583   7351  FALL       1
I__325/I                                                Odrv4                          0              9583   7351  FALL       1
I__325/O                                                Odrv4                        649             10232   7351  FALL       1
I__326/I                                                LocalMux                       0             10232   7351  FALL       1
I__326/O                                                LocalMux                     768             11000   7351  FALL       1
I__327/I                                                SRMux                          0             11000   7351  FALL       1
I__327/O                                                SRMux                        530             11530   7351  FALL       1
spi_in.data_cnt_rst_3_LC_5_11_1/sr                      LogicCell40_SEQ_MODE_1010      0             11530   7351  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__533/I                                   LocalMux                       0              2193  RISE       1
I__533/O                                   LocalMux                    1099              3292  RISE       1
I__548/I                                   ClkMux                         0              3292  RISE       1
I__548/O                                   ClkMux                       887              4179  RISE       1
spi_in.data_cnt_rst_3_LC_5_11_1/clk        LogicCell40_SEQ_MODE_1010      0              4179  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_rst_2_LC_5_7_2/sr
Capture Clock    : spi_in.data_cnt_rst_2_LC_5_7_2/clk
Hold Constraint  : 0p
Path slack       : 7576p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4775
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4775

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  12351
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      12351
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                   LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                         IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                         PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                 Odrv12                         0              1080   2834  RISE       1
I__499/O                                                 Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                 LocalMux                       0              2153   2834  RISE       1
I__520/O                                                 LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                 InMux                          0              3252   2834  RISE       1
I__539/O                                                 InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                  LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout             LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout   LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5424   3430  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278              5702   3430  RISE       2
I__345/I                                                 InMux                          0              5702   5285  RISE       1
I__345/O                                                 InMux                        662              6365   5285  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/in3        LogicCell40_SEQ_MODE_0000      0              6365   5285  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/lcout      LogicCell40_SEQ_MODE_0000    861              7226   5285  RISE       3
I__346/I                                                 LocalMux                       0              7226   7576  RISE       1
I__346/O                                                 LocalMux                    1099              8325   7576  RISE       1
I__348/I                                                 InMux                          0              8325   7576  RISE       1
I__348/O                                                 InMux                        662              8987   7576  RISE       1
spi_in.data_cnt_rst_2_RNO_LC_5_9_5/in3                   LogicCell40_SEQ_MODE_0000      0              8987   7576  RISE       1
spi_in.data_cnt_rst_2_RNO_LC_5_9_5/lcout                 LogicCell40_SEQ_MODE_0000    874              9861   7576  FALL       1
I__154/I                                                 Odrv4                          0              9861   7576  FALL       1
I__154/O                                                 Odrv4                        649             10510   7576  FALL       1
I__155/I                                                 Span4Mux_h                     0             10510   7576  FALL       1
I__155/O                                                 Span4Mux_h                   543             11053   7576  FALL       1
I__156/I                                                 LocalMux                       0             11053   7576  FALL       1
I__156/O                                                 LocalMux                     768             11821   7576  FALL       1
I__157/I                                                 SRMux                          0             11821   7576  FALL       1
I__157/O                                                 SRMux                        530             12351   7576  FALL       1
spi_in.data_cnt_rst_2_LC_5_7_2/sr                        LogicCell40_SEQ_MODE_1010      0             12351   7576  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__519/I                                   Span4Mux_v                     0              1676  RISE       1
I__519/O                                   Span4Mux_v                   596              2272  RISE       1
I__538/I                                   Span4Mux_h                     0              2272  RISE       1
I__538/O                                   Span4Mux_h                   517              2789  RISE       1
I__554/I                                   LocalMux                       0              2789  RISE       1
I__554/O                                   LocalMux                    1099              3888  RISE       1
I__564/I                                   ClkMux                         0              3888  RISE       1
I__564/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_rst_2_LC_5_7_2/clk         LogicCell40_SEQ_MODE_1010      0              4775  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_rst_0_LC_4_10_0/sr
Capture Clock    : spi_in.data_cnt_rst_0_LC_4_10_0/clk
Hold Constraint  : 0p
Path slack       : 8079p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4881
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4881

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  12960
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      12960
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                   LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                         IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                         PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                 Odrv12                         0              1080   2834  RISE       1
I__499/O                                                 Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                 LocalMux                       0              2153   2834  RISE       1
I__520/O                                                 LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                 InMux                          0              3252   2834  RISE       1
I__539/O                                                 InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                  LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout             LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout   LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5424   3430  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278              5702   3430  RISE       2
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryin    LogicCell40_SEQ_MODE_0000      0              5702   3430  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/carryout   LogicCell40_SEQ_MODE_0000    278              5981   3430  RISE       2
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryin    LogicCell40_SEQ_MODE_0000      0              5981   3708  RISE       1
spi_in.data_cnt_3_cry_5_0_c_RNI4PVR_LC_6_10_6/carryout   LogicCell40_SEQ_MODE_0000    278              6259   3708  RISE       2
I__330/I                                                 InMux                          0              6259   3708  RISE       1
I__330/O                                                 InMux                        662              6921   3708  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/in3       LogicCell40_SEQ_MODE_0000      0              6921   3708  RISE       1
spi_in.data_cnt_3_cry_6_0_c_RNI5U501_LC_6_10_7/lcout     LogicCell40_SEQ_MODE_0000    861              7782   3708  RISE       3
I__331/I                                                 Odrv4                          0              7782   3708  RISE       1
I__331/O                                                 Odrv4                        596              8378   3708  RISE       1
I__332/I                                                 LocalMux                       0              8378   8079  RISE       1
I__332/O                                                 LocalMux                    1099              9477   8079  RISE       1
I__334/I                                                 InMux                          0              9477   8079  RISE       1
I__334/O                                                 InMux                        662             10139   8079  RISE       1
spi_in.data_cnt_rst_0_RNO_LC_5_10_2/in3                  LogicCell40_SEQ_MODE_0000      0             10139   8079  RISE       1
spi_in.data_cnt_rst_0_RNO_LC_5_10_2/lcout                LogicCell40_SEQ_MODE_0000    874             11013   8079  FALL       1
I__207/I                                                 Odrv4                          0             11013   8079  FALL       1
I__207/O                                                 Odrv4                        649             11662   8079  FALL       1
I__208/I                                                 LocalMux                       0             11662   8079  FALL       1
I__208/O                                                 LocalMux                     768             12431   8079  FALL       1
I__209/I                                                 SRMux                          0             12431   8079  FALL       1
I__209/O                                                 SRMux                        530             12960   8079  FALL       1
spi_in.data_cnt_rst_0_LC_4_10_0/sr                       LogicCell40_SEQ_MODE_1010      0             12960   8079  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__543/I                                   Span4Mux_v                     0              2299  RISE       1
I__543/O                                   Span4Mux_v                   596              2895  RISE       1
I__557/I                                   LocalMux                       0              2895  RISE       1
I__557/O                                   LocalMux                    1099              3994  RISE       1
I__568/I                                   ClkMux                         0              3994  RISE       1
I__568/O                                   ClkMux                       887              4881  RISE       1
spi_in.data_cnt_rst_0_LC_4_10_0/clk        LogicCell40_SEQ_MODE_1010      0              4881  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_rst_4_LC_2_11_2/sr
Capture Clock    : spi_in.data_cnt_rst_4_LC_2_11_2/clk
Hold Constraint  : 0p
Path slack       : 8132p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4775
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4775

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  12907
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      12907
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                  LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                        IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                        PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                Odrv12                         0              1080   2834  RISE       1
I__499/O                                                Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                LocalMux                       0              2153   2834  RISE       1
I__520/O                                                LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                InMux                          0              3252   2834  RISE       1
I__539/O                                                InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                 LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout            LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
I__276/I                                                InMux                          0              5146   4768  RISE       1
I__276/O                                                InMux                        662              5808   4768  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/in3       LogicCell40_SEQ_MODE_0000      0              5808   4768  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/lcout     LogicCell40_SEQ_MODE_0000    861              6669   4768  RISE       3
I__277/I                                                Odrv12                         0              6669   8132  RISE       1
I__277/O                                                Odrv12                      1073              7742   8132  RISE       1
I__279/I                                                LocalMux                       0              7742   8132  RISE       1
I__279/O                                                LocalMux                    1099              8841   8132  RISE       1
I__282/I                                                InMux                          0              8841   8132  RISE       1
I__282/O                                                InMux                        662              9504   8132  RISE       1
spi_in.data_cnt_rst_4_RNO_LC_2_10_7/in3                 LogicCell40_SEQ_MODE_0000      0              9504   8132  RISE       1
spi_in.data_cnt_rst_4_RNO_LC_2_10_7/lcout               LogicCell40_SEQ_MODE_0000    874             10378   8132  FALL       1
I__135/I                                                Odrv12                         0             10378   8132  FALL       1
I__135/O                                                Odrv12                      1232             11609   8132  FALL       1
I__136/I                                                LocalMux                       0             11609   8132  FALL       1
I__136/O                                                LocalMux                     768             12378   8132  FALL       1
I__137/I                                                SRMux                          0             12378   8132  FALL       1
I__137/O                                                SRMux                        530             12907   8132  FALL       1
spi_in.data_cnt_rst_4_LC_2_11_2/sr                      LogicCell40_SEQ_MODE_1010      0             12907   8132  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__534/I                                   Span4Mux_v                     0              2193  RISE       1
I__534/O                                   Span4Mux_v                   596              2789  RISE       1
I__549/I                                   LocalMux                       0              2789  RISE       1
I__549/O                                   LocalMux                    1099              3888  RISE       1
I__561/I                                   ClkMux                         0              3888  RISE       1
I__561/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_rst_4_LC_2_11_2/clk        LogicCell40_SEQ_MODE_1010      0              4775  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.data_cnt_8_LC_6_12_3/lcout
Path End         : spi_in.data_cnt_rst_LC_7_10_0/sr
Capture Clock    : spi_in.data_cnt_rst_LC_7_10_0/clk
Hold Constraint  : 0p
Path slack       : 8225p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4775
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4775

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           3663
+ Clock To Q                                        1391
+ Data Path Delay                                   7947
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      13000
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__516/I                                   LocalMux                       0              1676  RISE       1
I__516/O                                   LocalMux                    1099              2775  RISE       1
I__531/I                                   ClkMux                         0              2775  RISE       1
I__531/O                                   ClkMux                       887              3663  RISE       1
spi_in.data_cnt_8_LC_6_12_3/clk            LogicCell40_SEQ_MODE_1011      0              3663  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.data_cnt_8_LC_6_12_3/lcout                     LogicCell40_SEQ_MODE_1011   1391              5053   5165  FALL       3
I__370/I                                              LocalMux                       0              5053   5165  FALL       1
I__370/O                                              LocalMux                     768              5822   5165  FALL       1
I__372/I                                              InMux                          0              5822   5165  FALL       1
I__372/O                                              InMux                        503              6325   5165  FALL       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/in1    LogicCell40_SEQ_MODE_0000      0              6325   5165  FALL       1
spi_in.data_cnt_3_cry_7_0_c_RNIOJK41_LC_6_11_0/lcout  LogicCell40_SEQ_MODE_0000   1232              7557   5165  FALL       2
I__376/I                                              LocalMux                       0              7557   8225  FALL       1
I__376/O                                              LocalMux                     768              8325   8225  FALL       1
I__378/I                                              InMux                          0              8325   8225  FALL       1
I__378/O                                              InMux                        503              8828   8225  FALL       1
spi_in.data_cnt_rst_RNO_LC_6_11_7/in1                 LogicCell40_SEQ_MODE_0000      0              8828   8225  FALL       1
spi_in.data_cnt_rst_RNO_LC_6_11_7/lcout               LogicCell40_SEQ_MODE_0000   1232             10060   8225  FALL       1
I__741/I                                              Odrv4                          0             10060   8225  FALL       1
I__741/O                                              Odrv4                        649             10709   8225  FALL       1
I__742/I                                              Span4Mux_s1_v                  0             10709   8225  FALL       1
I__742/O                                              Span4Mux_s1_v                344             11053   8225  FALL       1
I__743/I                                              Span4Mux_v                     0             11053   8225  FALL       1
I__743/O                                              Span4Mux_v                   649             11702   8225  FALL       1
I__744/I                                              LocalMux                       0             11702   8225  FALL       1
I__744/O                                              LocalMux                     768             12470   8225  FALL       1
I__745/I                                              SRMux                          0             12470   8225  FALL       1
I__745/O                                              SRMux                        530             13000   8225  FALL       1
spi_in.data_cnt_rst_LC_7_10_0/sr                      LogicCell40_SEQ_MODE_1010      0             13000   8225  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__502/I                                   Odrv4                          0              1080  RISE       1
I__502/O                                   Odrv4                        596              1676  RISE       1
I__524/I                                   Span4Mux_v                     0              1676  RISE       1
I__524/O                                   Span4Mux_v                   596              2272  RISE       1
I__545/I                                   Span4Mux_h                     0              2272  RISE       1
I__545/O                                   Span4Mux_h                   517              2789  RISE       1
I__559/I                                   LocalMux                       0              2789  RISE       1
I__559/O                                   LocalMux                    1099              3888  RISE       1
I__570/I                                   ClkMux                         0              3888  RISE       1
I__570/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_rst_LC_7_10_0/clk          LogicCell40_SEQ_MODE_1010      0              4775  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_3_LC_2_9_7/sr
Capture Clock    : spi_in.data_cnt_3_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 8318p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4775
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4775

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  13093
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      13093
 
Data path
pin name                                                model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                  LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in               IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                        IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                       PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                        PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                Odrv12                         0              1080   2834  RISE       1
I__499/O                                                Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                LocalMux                       0              2153   2834  RISE       1
I__520/O                                                LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                InMux                          0              3252   2834  RISE       1
I__539/O                                                InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                 LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout            LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout  LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout  LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
I__276/I                                                InMux                          0              5146   4768  RISE       1
I__276/O                                                InMux                        662              5808   4768  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/in3       LogicCell40_SEQ_MODE_0000      0              5808   4768  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/lcout     LogicCell40_SEQ_MODE_0000    861              6669   4768  RISE       3
I__277/I                                                Odrv12                         0              6669   8132  RISE       1
I__277/O                                                Odrv12                      1073              7742   8132  RISE       1
I__279/I                                                LocalMux                       0              7742   8132  RISE       1
I__279/O                                                LocalMux                    1099              8841   8132  RISE       1
I__281/I                                                InMux                          0              8841   8318  RISE       1
I__281/O                                                InMux                        662              9504   8318  RISE       1
spi_in.data_cnt_RNO_3_LC_2_10_3/in3                     LogicCell40_SEQ_MODE_0000      0              9504   8318  RISE       1
spi_in.data_cnt_RNO_3_LC_2_10_3/lcout                   LogicCell40_SEQ_MODE_0000    861             10364   8318  RISE       1
I__111/I                                                Odrv4                          0             10364   8318  RISE       1
I__111/O                                                Odrv4                        596             10960   8318  RISE       1
I__112/I                                                Span4Mux_s3_h                  0             10960   8318  RISE       1
I__112/O                                                Span4Mux_s3_h                397             11358   8318  RISE       1
I__113/I                                                LocalMux                       0             11358   8318  RISE       1
I__113/O                                                LocalMux                    1099             12457   8318  RISE       1
I__114/I                                                SRMux                          0             12457   8318  RISE       1
I__114/O                                                SRMux                        636             13093   8318  RISE       1
spi_in.data_cnt_3_LC_2_9_7/sr                           LogicCell40_SEQ_MODE_1011      0             13093   8318  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__534/I                                   Span4Mux_v                     0              2193  RISE       1
I__534/O                                   Span4Mux_v                   596              2789  RISE       1
I__550/I                                   LocalMux                       0              2789  RISE       1
I__550/O                                   LocalMux                    1099              3888  RISE       1
I__562/I                                   ClkMux                         0              3888  RISE       1
I__562/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_3_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1011      0              4775  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_in
Path End         : spi_in.data_cnt_5_LC_1_10_0/sr
Capture Clock    : spi_in.data_cnt_5_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 8477p

Capture Clock Arrival Time (LED_Wheel|clk_in:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          4775
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      4775

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                  13252
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      13252
 
Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_in                                                   LED_Wheel                      0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in                IO_PAD                         0                 0   COMP  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT                         IO_PAD                       590               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/PADIN                        PRE_IO_PIN_TYPE_000001         0               590   COMP  RISE       1
ipInertedIOPad_clk_in_preio/DIN0                         PRE_IO_PIN_TYPE_000001       490              1080   COMP  RISE       1
I__499/I                                                 Odrv12                         0              1080   2834  RISE       1
I__499/O                                                 Odrv12                      1073              2153   2834  RISE       1
I__520/I                                                 LocalMux                       0              2153   2834  RISE       1
I__520/O                                                 LocalMux                    1099              3252   2834  RISE       1
I__539/I                                                 InMux                          0              3252   2834  RISE       1
I__539/O                                                 InMux                        662              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/in1                  LogicCell40_SEQ_MODE_0000      0              3914   2834  RISE       1
spi_in.data_cnt_RNI2MEV_0_LC_6_10_0/carryout             LogicCell40_SEQ_MODE_0000    675              4590   2834  RISE       2
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryin    LogicCell40_SEQ_MODE_0000      0              4590   2834  RISE       1
spi_in.data_cnt_3_cry_0_0_c_RNIVV0N_LC_6_10_1/carryout   LogicCell40_SEQ_MODE_0000    278              4868   2834  RISE       2
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryin    LogicCell40_SEQ_MODE_0000      0              4868   3430  RISE       1
spi_in.data_cnt_3_cry_1_0_c_RNI057R_LC_6_10_2/carryout   LogicCell40_SEQ_MODE_0000    278              5146   3430  RISE       2
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryin    LogicCell40_SEQ_MODE_0000      0              5146   3430  RISE       1
spi_in.data_cnt_3_cry_2_0_c_RNI1ADV_LC_6_10_3/carryout   LogicCell40_SEQ_MODE_0000    278              5424   3430  RISE       2
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5424   3430  RISE       1
spi_in.data_cnt_3_cry_3_0_c_RNI2FJ31_LC_6_10_4/carryout  LogicCell40_SEQ_MODE_0000    278              5702   3430  RISE       2
I__345/I                                                 InMux                          0              5702   5285  RISE       1
I__345/O                                                 InMux                        662              6365   5285  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/in3        LogicCell40_SEQ_MODE_0000      0              6365   5285  RISE       1
spi_in.data_cnt_3_cry_4_0_c_RNI3KPN_LC_6_10_5/lcout      LogicCell40_SEQ_MODE_0000    861              7226   5285  RISE       3
I__347/I                                                 Odrv12                         0              7226   5285  RISE       1
I__347/O                                                 Odrv12                      1073              8298   5285  RISE       1
I__349/I                                                 LocalMux                       0              8298   8477  RISE       1
I__349/O                                                 LocalMux                    1099              9398   8477  RISE       1
I__351/I                                                 InMux                          0              9398   8477  RISE       1
I__351/O                                                 InMux                        662             10060   8477  RISE       1
spi_in.data_cnt_RNO_5_LC_2_10_2/in3                      LogicCell40_SEQ_MODE_0000      0             10060   8477  RISE       1
spi_in.data_cnt_RNO_5_LC_2_10_2/lcout                    LogicCell40_SEQ_MODE_0000    861             10921   8477  RISE       1
I__115/I                                                 Odrv4                          0             10921   8477  RISE       1
I__115/O                                                 Odrv4                        596             11517   8477  RISE       1
I__116/I                                                 LocalMux                       0             11517   8477  RISE       1
I__116/O                                                 LocalMux                    1099             12616   8477  RISE       1
I__117/I                                                 SRMux                          0             12616   8477  RISE       1
I__117/O                                                 SRMux                        636             13252   8477  RISE       1
spi_in.data_cnt_5_LC_1_10_0/sr                           LogicCell40_SEQ_MODE_1011      0             13252   8477  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__498/I                                   Odrv4                          0              1080  RISE       1
I__498/O                                   Odrv4                        596              1676  RISE       1
I__518/I                                   Span4Mux_h                     0              1676  RISE       1
I__518/O                                   Span4Mux_h                   517              2193  RISE       1
I__535/I                                   Span4Mux_v                     0              2193  RISE       1
I__535/O                                   Span4Mux_v                   596              2789  RISE       1
I__551/I                                   LocalMux                       0              2789  RISE       1
I__551/O                                   LocalMux                    1099              3888  RISE       1
I__563/I                                   ClkMux                         0              3888  RISE       1
I__563/O                                   ClkMux                       887              4775  RISE       1
spi_in.data_cnt_5_LC_1_10_0/clk            LogicCell40_SEQ_MODE_1011      0              4775  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_sys
Path End         : clk_out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6864
---------------------------------------   ---- 
End-of-path arrival time (ps)             6864
 
Data path
pin name                                     model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
clk_sys                                      LED_Wheel                   0                 0   +INF  RISE       1
ipInertedIOPad_clk_sys_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
ipInertedIOPad_clk_sys_iopad/DOUT            IO_PAD                    590               590   +INF  RISE       1
ipInertedIOPad_clk_sys_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
ipInertedIOPad_clk_sys_preio/DIN0            PRE_IO_PIN_TYPE_000001    490              1080   +INF  FALL       1
I__700/I                                     Odrv4                       0              1080   +INF  FALL       1
I__700/O                                     Odrv4                     649              1729   +INF  FALL       1
I__705/I                                     IoSpan4Mux                  0              1729   +INF  FALL       1
I__705/O                                     IoSpan4Mux                742              2471   +INF  FALL       1
I__713/I                                     LocalMux                    0              2471   +INF  FALL       1
I__713/O                                     LocalMux                  768              3239   +INF  FALL       1
I__723/I                                     IoInMux                     0              3239   +INF  FALL       1
I__723/O                                     IoInMux                   503              3742   +INF  FALL       1
ipInertedIOPad_clk_out_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3742   +INF  FALL       1
ipInertedIOPad_clk_out_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768              4510   +INF  FALL       1
ipInertedIOPad_clk_out_iopad/DIN             IO_PAD                      0              4510   +INF  FALL       1
ipInertedIOPad_clk_out_iopad/PACKAGEPIN:out  IO_PAD                   2353              6864   +INF  FALL       1
clk_out                                      LED_Wheel                   0              6864   +INF  FALL       1


++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : n_cs_in
Path End         : n_cs_out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6864
---------------------------------------   ---- 
End-of-path arrival time (ps)             6864
 
Data path
pin name                                      model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
n_cs_in                                       LED_Wheel                   0                 0   +INF  RISE       1
ipInertedIOPad_n_cs_in_iopad/PACKAGEPIN:in    IO_PAD                      0                 0   +INF  RISE       1
ipInertedIOPad_n_cs_in_iopad/DOUT             IO_PAD                    590               590   +INF  RISE       1
ipInertedIOPad_n_cs_in_preio/PADIN            PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
ipInertedIOPad_n_cs_in_preio/DIN0             PRE_IO_PIN_TYPE_000001    490              1080   +INF  FALL       1
I__657/I                                      Odrv4                       0              1080   +INF  FALL       1
I__657/O                                      Odrv4                     649              1729   +INF  FALL       1
I__664/I                                      IoSpan4Mux                  0              1729   +INF  FALL       1
I__664/O                                      IoSpan4Mux                742              2471   +INF  FALL       1
I__673/I                                      LocalMux                    0              2471   +INF  FALL       1
I__673/O                                      LocalMux                  768              3239   +INF  FALL       1
I__684/I                                      IoInMux                     0              3239   +INF  FALL       1
I__684/O                                      IoInMux                   503              3742   +INF  FALL       1
ipInertedIOPad_n_cs_out_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              3742   +INF  FALL       1
ipInertedIOPad_n_cs_out_preio/PADOUT          PRE_IO_PIN_TYPE_011001    768              4510   +INF  FALL       1
ipInertedIOPad_n_cs_out_iopad/DIN             IO_PAD                      0              4510   +INF  FALL       1
ipInertedIOPad_n_cs_out_iopad/PACKAGEPIN:out  IO_PAD                   2353              6864   +INF  FALL       1
n_cs_out                                      LED_Wheel                   0              6864   +INF  FALL       1


++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi_in.waddr_1_0_LC_4_14_0/lcout
Path End         : sdo
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (LED_Wheel|clk_in:R#1)       0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           4285
+ Clock To Q                                        1391
+ Data Path Delay                                   8022
------------------------------------------------   ----- 
End-of-path arrival time (ps)                      13698
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_in                                     LED_Wheel                      0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/PACKAGEPIN:in  IO_PAD                         0                 0  RISE       1
ipInertedIOPad_clk_in_iopad/DOUT           IO_PAD                       590               590  RISE       1
ipInertedIOPad_clk_in_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590  RISE       1
ipInertedIOPad_clk_in_preio/DIN0           PRE_IO_PIN_TYPE_000001       490              1080  RISE       1
I__501/I                                   Odrv4                          0              1080  RISE       1
I__501/O                                   Odrv4                        596              1676  RISE       1
I__522/I                                   IoSpan4Mux                     0              1676  RISE       1
I__522/O                                   IoSpan4Mux                   622              2299  RISE       1
I__542/I                                   LocalMux                       0              2299  RISE       1
I__542/O                                   LocalMux                    1099              3398  RISE       1
I__555/I                                   ClkMux                         0              3398  RISE       1
I__555/O                                   ClkMux                       887              4285  RISE       1
spi_in.waddr_1_0_LC_4_14_0/clk             LogicCell40_SEQ_MODE_1011      0              4285  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi_in.waddr_1_0_LC_4_14_0/lcout              LogicCell40_SEQ_MODE_1011   1391              5676   +INF  RISE       3
I__218/I                                      LocalMux                       0              5676   +INF  RISE       1
I__218/O                                      LocalMux                    1099              6775   +INF  RISE       1
I__221/I                                      InMux                          0              6775   +INF  RISE       1
I__221/O                                      InMux                        662              7437   +INF  RISE       1
spi_in.waddr_1_rst_7_RNIQR6F_LC_5_13_7/in3    LogicCell40_SEQ_MODE_0000      0              7437   +INF  RISE       1
spi_in.waddr_1_rst_7_RNIQR6F_LC_5_13_7/lcout  LogicCell40_SEQ_MODE_0000    874              8312   +INF  FALL       1
I__214/I                                      Odrv4                          0              8312   +INF  FALL       1
I__214/O                                      Odrv4                        649              8961   +INF  FALL       1
I__215/I                                      Span4Mux_s1_v                  0              8961   +INF  FALL       1
I__215/O                                      Span4Mux_s1_v                344              9305   +INF  FALL       1
I__216/I                                      LocalMux                       0              9305   +INF  FALL       1
I__216/O                                      LocalMux                     768             10073   +INF  FALL       1
I__217/I                                      IoInMux                        0             10073   +INF  FALL       1
I__217/O                                      IoInMux                      503             10576   +INF  FALL       1
ipInertedIOPad_sdo_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             10576   +INF  FALL       1
ipInertedIOPad_sdo_preio/PADOUT               PRE_IO_PIN_TYPE_011001       768             11345   +INF  FALL       1
ipInertedIOPad_sdo_iopad/DIN                  IO_PAD                         0             11345   +INF  FALL       1
ipInertedIOPad_sdo_iopad/PACKAGEPIN:out       IO_PAD                      2353             13698   +INF  FALL       1
sdo                                           LED_Wheel                      0             13698   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

