GowinSynthesis start
Running parser ...
Analyzing VHDL file '/home/uriel/DSD/DSDZZZ/practica5/src/CONDEC.vhd'
Analyzing entity 'condec'("/home/uriel/DSD/DSDZZZ/practica5/src/CONDEC.vhd":5)
Analyzing architecture 'a_condec'("/home/uriel/DSD/DSDZZZ/practica5/src/CONDEC.vhd":14)
Processing 'condec(a_condec)'("/home/uriel/DSD/DSDZZZ/practica5/src/CONDEC.vhd":5)
NOTE  (EX0101) : Current top module is "condec"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/uriel/DSD/DSDZZZ/practica5/impl/gwsynthesis/practica5.vg" completed
[100%] Generate report file "/home/uriel/DSD/DSDZZZ/practica5/impl/gwsynthesis/practica5_syn.rpt.html" completed
GowinSynthesis finish
