`timescale 1ns / 1ps

module Decoder_2X4_tb();
    reg A, B;
    wire Y0, Y1, Y2, Y3;
    
    Decoder_2X4 dut(.A(A), .B(B), .Y0(Y0), .Y1(Y1), .Y2(Y2), .Y3(Y3));
        initial 
            begin
                A = 0; B = 0; #10 // Delay 10 ns
                A = 0; B = 1; #10 // Delay 10 ns
                A = 1; B = 0; #10 // Delay 10 ns
                A = 1; B = 1; #10 // Delay 10 ns
                $finish;
            end
endmodule
