<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>The Pedigree Project: Serial.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">The Pedigree Project
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_d501334aeb1b78ad67cd3c72c37b1e87.html">system</a></li><li class="navelem"><a class="el" href="dir_1755b9e20cf6204840ecbf192925604d.html">kernel</a></li><li class="navelem"><a class="el" href="dir_dc5ba5c3af443af8c25890c38c800121.html">machine</a></li><li class="navelem"><a class="el" href="dir_0d7fc71d8d3ac70ec6f2da16480ef842.html">arm_beagle</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">arm_beagle/Serial.cc</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2008-2014, Pedigree Developers</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Please see the CONTRIB file in the root of the source tree for a full</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * list of contributors.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Permission to use, copy, modify, and distribute this software for any</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * purpose with or without fee is hereby granted, provided that the above</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * copyright notice and this permission notice appear in all copies.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;Serial.h&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;pedigree/kernel/machine/Machine.h&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;pedigree/kernel/processor/PhysicalMemoryManager.h&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;pedigree/kernel/processor/VirtualAddressSpace.h&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;ArmBeagleSerial::ArmBeagleSerial() : m_Base(0), m_BaseRegion(<span class="stringliteral">&quot;beagle-uart&quot;</span>)</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;{</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;}</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;ArmBeagleSerial::~ArmBeagleSerial()</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;{</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;}</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classArmBeagleSerial.html#ab8788d5b8847b6d764d432d897b8a495">   33</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classArmBeagleSerial.html#ab8788d5b8847b6d764d432d897b8a495">ArmBeagleSerial::setBase</a>(uintptr_t nBaseAddr)</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;{</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="comment">// Map in the base</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classPhysicalMemoryManager.html#a53c92df823a2510612d6dd32969a0fd9">PhysicalMemoryManager::instance</a>().allocateRegion(</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;            m_BaseRegion, 1, <a class="code" href="classPhysicalMemoryManager.html#a2d20221cf6c3f6d3542a1894dade7d35">PhysicalMemoryManager::continuous</a>,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;            <a class="code" href="classVirtualAddressSpace.html#a9fa85cacc210b59eb4ba7b334c1f82bd">VirtualAddressSpace::Write</a> | <a class="code" href="classVirtualAddressSpace.html#a7fdc0724c9130252ec4b620bb8dff76d">VirtualAddressSpace::KernelMode</a>,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;            nBaseAddr))</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        <span class="comment">// Failed to allocate the region!</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    }</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">// Set base MMIO address for UART and configure appropriately.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    m_Base =</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        <span class="keyword">reinterpret_cast&lt;</span><span class="keyword">volatile </span>uint8_t *<span class="keyword">&gt;</span>(m_BaseRegion.virtualAddress());</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="comment">// Reset the UART</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    softReset();</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">// Restore FIFO defaults</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">if</span> (!setFifoDefaults())</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        m_Base = 0;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    }</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">// Configure the UART protocol</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">if</span> (!configureProtocol())</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        m_Base = 0;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    }</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="comment">// Disable hardware flow control</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">if</span> (!disableFlowControl())</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        m_Base = 0;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">// Install the IRQ handler</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span>    <a class="code" href="classInterruptManager.html#a1241e6d44e2c6f42ad7fb409479c3807">InterruptManager::instance</a>().<a class="code" href="classInterruptManager.html#a30f5b94ec44141e81d17131bdface128">registerInterruptHandler</a>(74, <span class="keyword">this</span>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classArmBeagleSerial.html#ad4473fa0cbed41a968da19babd6b34d6">   78</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classArmBeagleSerial.html#ad4473fa0cbed41a968da19babd6b34d6">ArmBeagleSerial::interrupt</a>(<span class="keywordtype">size_t</span> nInterruptNumber, InterruptState &amp;state)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;{</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    uint8_t intStatus = m_Base[IIR_REG];</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">switch</span> ((intStatus &gt;&gt; 1) &amp; 0x1F)</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            <span class="comment">// Modem interrupt - reset by reading the modem status register</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            uint8_t c = m_Base[MSR_REG];</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            <span class="comment">// THR interrupt - RX FIFO below threshold or THR empty</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            <span class="comment">// RHR interrupt - data ready in the RX FIFO</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            <span class="keywordflow">while</span> (m_Base[LSR_REG] &amp; 0x1)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                uint8_t c =</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                    m_Base[RHR_REG];  </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            <span class="comment">// Receiver line status error</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>        }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <span class="keywordflow">case</span> 6:</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            <span class="comment">// RX timeout - caused by stale data in the RX FIFO.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            <span class="comment">// Reset by reading from the FIFO</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            uint8_t c = m_Base[RHR_REG];</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <span class="comment">// XOFF/special character</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span>        }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            <span class="comment">// CTS, RTS change of state from active to inactive</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            <span class="comment">// Reset by the act of reading the IIR, as above</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keywordtype">char</span> ArmBeagleSerial::read()</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="comment">// Read a character from the UART, if we have one configured.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">if</span> (m_Base)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordflow">while</span> (!(m_Base[LSR_REG] &amp; 0x1))</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            ;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keywordflow">return</span> m_Base[RHR_REG];</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keywordtype">char</span> ArmBeagleSerial::readNonBlock()</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">// Same as above but don&#39;t block</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span> (m_Base)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordflow">if</span> (!(m_Base[LSR_REG] &amp; 0x1))</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="keywordflow">return</span> m_Base[RHR_REG];</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    }</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keywordtype">void</span> ArmBeagleSerial::write(<span class="keywordtype">char</span> c)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// Write a character to the UART.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">if</span> (m_Base)</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">while</span> (!(m_Base[LSR_REG] &amp; 0x20))</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            ;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        m_Base[THR_REG] = c;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classArmBeagleSerial.html#a50477b6a8249925977da8c2816fdaca8">  170</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classArmBeagleSerial.html#a50477b6a8249925977da8c2816fdaca8">ArmBeagleSerial::softReset</a>()</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">if</span> (!m_Base)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// 1. Initiate a software reset</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    m_Base[SYSC_REG] |= 0x2;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">// 2. Wait for the end of the reset operation</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">while</span> (!(m_Base[SYSS_REG] &amp; 0x1))</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        ;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;}</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classArmBeagleSerial.html#aa1aebd9a57f0b4d4fbce4a42edf234f4">  185</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classArmBeagleSerial.html#aa1aebd9a57f0b4d4fbce4a42edf234f4">ArmBeagleSerial::setFifoDefaults</a>()</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">if</span> (!m_Base)</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">// 1. Switch to configuration mode B to access the EFR_REG register</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> old_lcr_reg = m_Base[LCR_REG];</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    m_Base[LCR_REG] = 0xBF;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">// 2. Enable submode TCR_TLR to access TLR_REG (part 1 of 2)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> efr_reg = m_Base[EFR_REG];</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> old_enhanced_en = efr_reg &amp; 0x8;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">if</span> (!(efr_reg &amp; 0x8))  <span class="comment">// Set ENHANCED_EN (bit 4) if not set</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        efr_reg |= 0x8;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    m_Base[EFR_REG] = efr_reg;  <span class="comment">// Write back to the register</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">// 3. Switch to configuration mode A</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    m_Base[LCR_REG] = 0x80;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// 4. Enable submode TCL_TLR to access TLR_REG (part 2 of 2)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> mcr_reg = m_Base[MCR_REG];</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> old_tcl_tlr = mcr_reg &amp; 0x20;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">if</span> (!(mcr_reg &amp; 0x20))</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        mcr_reg |= 0x20;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    m_Base[MCR_REG] = mcr_reg;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// 5. Enable FIFO, load new FIFO triggers (part 1 of 3), and the new DMA</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">// mode (part 1 of 2)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    m_Base[FCR_REG] =</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        1;  <span class="comment">// TX and RX FIFO triggers at 8 characters, no DMA mode</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="comment">// 6. Switch to configuration mode B to access EFR_REG</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    m_Base[LCR_REG] = 0xBF;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">// 7. Load new FIFO triggers (part 2 of 3)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    m_Base[TLR_REG] = 0;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">// 8. Load new FIFO triggers (part 3 of 3) and the new DMA mode (part 2 of</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">// 2)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    m_Base[SCR_REG] = 0;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// 9. Restore the ENHANCED_EN value saved in step 2</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">if</span> (!old_enhanced_en)</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        m_Base[EFR_REG] = m_Base[EFR_REG] ^ 0x8;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">// 10. Switch to configuration mode A to access the MCR_REG register</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    m_Base[LCR_REG] = 0x80;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="comment">// 11. Restore the MCR_REG TCR_TLR value saved in step 4</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">if</span> (!old_tcl_tlr)</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        m_Base[MCR_REG] = m_Base[MCR_REG] ^ 0x20;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="comment">// 12. Restore the LCR_REG value stored in step 1</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    m_Base[LCR_REG] = old_lcr_reg;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;}</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classArmBeagleSerial.html#a62ba6dbf279541af45bb6b4cb7ed8e0f">  245</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classArmBeagleSerial.html#a62ba6dbf279541af45bb6b4cb7ed8e0f">ArmBeagleSerial::configureProtocol</a>()</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;{</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">if</span> (!m_Base)</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">// 1. Disable UART to access DLL_REG and DLH_REG</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    m_Base[MDR1_REG] = (m_Base[MDR1_REG] &amp; ~0x7) | 0x7;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="comment">// 2. Switch to configuration mode B to access the EFR_REG register</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    m_Base[LCR_REG] = 0xBF;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">// 3. Enable access to IER_REG</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> efr_reg = m_Base[EFR_REG];</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> old_enhanced_en = efr_reg &amp; 0x8;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">if</span> (!(efr_reg &amp; 0x8))  <span class="comment">// Set ENHANCED_EN (bit 4) if not set</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        efr_reg |= 0x8;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    m_Base[EFR_REG] = efr_reg;  <span class="comment">// Write back to the register</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">// 4. Switch to operational mode to access the IER_REG register</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    m_Base[LCR_REG] = 0;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// 5. Clear IER_REG</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    m_Base[IER_REG] = 0;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// 6. Switch to configuration mode B to access DLL_REG and DLH_REG</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    m_Base[LCR_REG] = 0xBF;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">// 7. Load the new divisor value (looking for 115200 baud)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    m_Base[0x0] = 0x1A;  <span class="comment">// divisor low byte</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    m_Base[0x4] = 0;     <span class="comment">// divisor high byte</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="comment">// 8. Switch to operational mode to access the IER_REG register</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    m_Base[LCR_REG] = 0;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">// 9. Load new interrupt configuration</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    m_Base[IER_REG] =</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        0x0D;  <span class="comment">// RHR interrupt. // No interrupts wanted at this stage</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">// 10. Switch to configuration mode B to access the EFR_REG register</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    m_Base[LCR_REG] = 0xBF;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="comment">// 11. Restore the ENHANCED_EN value saved in step 3</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">if</span> (old_enhanced_en)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        m_Base[EFR_REG] = m_Base[EFR_REG] ^ 0x8;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">// 12. Load the new protocol formatting (parity, stop bit, character length)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="comment">// and enter operational mode</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    m_Base[LCR_REG] = 0x3;  <span class="comment">// 8 bit characters, no parity, one stop bit</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">// 13. Load the new UART mode</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    m_Base[MDR1_REG] = 0;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;}</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classArmBeagleSerial.html#a850b16c3c4f4889f13d1020a88b52eb1">  302</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classArmBeagleSerial.html#a850b16c3c4f4889f13d1020a88b52eb1">ArmBeagleSerial::disableFlowControl</a>()</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;{</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">if</span> (!m_Base)</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">// 1. Switch to configuration mode A to access the MCR_REG register</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> old_lcr_reg = m_Base[LCR_REG];</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    m_Base[LCR_REG] = 0x80;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="comment">// 2. Enable submode TCR_TLR to access TCR_REG (part 1 of 2)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> mcr_reg = m_Base[MCR_REG];</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> old_tcl_tlr = mcr_reg &amp; 0x20;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">if</span> (!(mcr_reg &amp; 0x20))</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        mcr_reg |= 0x20;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    m_Base[MCR_REG] = mcr_reg;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="comment">// 3. Switch to configuration mode B to access the EFR_REG register</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    m_Base[LCR_REG] = 0xBF;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="comment">// 4. Enable submode TCR_TLR to access the TCR_REG register (part 2 of 2)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> efr_reg = m_Base[EFR_REG];</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> old_enhanced_en = efr_reg &amp; 0x8;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">if</span> (!(efr_reg &amp; 0x8))  <span class="comment">// Set ENHANCED_EN (bit 4) if not set</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        efr_reg |= 0x8;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    m_Base[EFR_REG] = efr_reg;  <span class="comment">// Write back to the register</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="comment">// 5. Load new start and halt trigger values</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    m_Base[TCR_REG] = 0;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="comment">// 6. Disable RX/TX hardware flow control mode, and restore the ENHANCED_EN</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="comment">// values stored in step 4</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    m_Base[EFR_REG] = 0;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="comment">// 7. Switch to configuration mode A to access MCR_REG</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    m_Base[LCR_REG] = 0x80;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="comment">// 8. Restore the MCR_REG TCR_TLR value stored in step 2</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">if</span> (!old_tcl_tlr)</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        m_Base[MCR_REG] = m_Base[MCR_REG] ^ 0x20;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="comment">// 9. Restore the LCR_REG value saved in step 1</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    m_Base[LCR_REG] = old_lcr_reg;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div><div class="ttc" id="classInterruptManager_html_a30f5b94ec44141e81d17131bdface128"><div class="ttname"><a href="classInterruptManager.html#a30f5b94ec44141e81d17131bdface128">InterruptManager::registerInterruptHandler</a></div><div class="ttdeci">virtual bool registerInterruptHandler(size_t nInterruptNumber, InterruptHandler *pHandler)=0</div></div>
<div class="ttc" id="classPhysicalMemoryManager_html_a53c92df823a2510612d6dd32969a0fd9"><div class="ttname"><a href="classPhysicalMemoryManager.html#a53c92df823a2510612d6dd32969a0fd9">PhysicalMemoryManager::instance</a></div><div class="ttdeci">static PhysicalMemoryManager &amp; instance()</div><div class="ttdef"><b>Definition:</b> <a href="armv7_2PhysicalMemoryManager_8cc_source.html#l00029">armv7/PhysicalMemoryManager.cc:29</a></div></div>
<div class="ttc" id="classPhysicalMemoryManager_html_a2d20221cf6c3f6d3542a1894dade7d35"><div class="ttname"><a href="classPhysicalMemoryManager.html#a2d20221cf6c3f6d3542a1894dade7d35">PhysicalMemoryManager::continuous</a></div><div class="ttdeci">static const size_t continuous</div><div class="ttdef"><b>Definition:</b> <a href="include_2pedigree_2kernel_2processor_2PhysicalMemoryManager_8h_source.html#l00044">include/pedigree/kernel/processor/PhysicalMemoryManager.h:44</a></div></div>
<div class="ttc" id="classArmBeagleSerial_html_a50477b6a8249925977da8c2816fdaca8"><div class="ttname"><a href="classArmBeagleSerial.html#a50477b6a8249925977da8c2816fdaca8">ArmBeagleSerial::softReset</a></div><div class="ttdeci">void softReset()</div><div class="ttdoc">Perform a software reset of this UART. </div><div class="ttdef"><b>Definition:</b> <a href="arm__beagle_2Serial_8cc_source.html#l00170">arm_beagle/Serial.cc:170</a></div></div>
<div class="ttc" id="classArmBeagleSerial_html_ad4473fa0cbed41a968da19babd6b34d6"><div class="ttname"><a href="classArmBeagleSerial.html#ad4473fa0cbed41a968da19babd6b34d6">ArmBeagleSerial::interrupt</a></div><div class="ttdeci">virtual void interrupt(size_t nInterruptNumber, InterruptState &amp;state)</div><div class="ttdef"><b>Definition:</b> <a href="arm__beagle_2Serial_8cc_source.html#l00078">arm_beagle/Serial.cc:78</a></div></div>
<div class="ttc" id="classArmBeagleSerial_html_aa1aebd9a57f0b4d4fbce4a42edf234f4"><div class="ttname"><a href="classArmBeagleSerial.html#aa1aebd9a57f0b4d4fbce4a42edf234f4">ArmBeagleSerial::setFifoDefaults</a></div><div class="ttdeci">bool setFifoDefaults()</div><div class="ttdoc">Reset the FIFOs and DMA to default values. </div><div class="ttdef"><b>Definition:</b> <a href="arm__beagle_2Serial_8cc_source.html#l00185">arm_beagle/Serial.cc:185</a></div></div>
<div class="ttc" id="classVirtualAddressSpace_html_a9fa85cacc210b59eb4ba7b334c1f82bd"><div class="ttname"><a href="classVirtualAddressSpace.html#a9fa85cacc210b59eb4ba7b334c1f82bd">VirtualAddressSpace::Write</a></div><div class="ttdeci">static const size_t Write</div><div class="ttdef"><b>Definition:</b> <a href="include_2pedigree_2kernel_2processor_2VirtualAddressSpace_8h_source.html#l00049">include/pedigree/kernel/processor/VirtualAddressSpace.h:49</a></div></div>
<div class="ttc" id="classVirtualAddressSpace_html_a7fdc0724c9130252ec4b620bb8dff76d"><div class="ttname"><a href="classVirtualAddressSpace.html#a7fdc0724c9130252ec4b620bb8dff76d">VirtualAddressSpace::KernelMode</a></div><div class="ttdeci">static const size_t KernelMode</div><div class="ttdef"><b>Definition:</b> <a href="include_2pedigree_2kernel_2processor_2VirtualAddressSpace_8h_source.html#l00047">include/pedigree/kernel/processor/VirtualAddressSpace.h:47</a></div></div>
<div class="ttc" id="classArmBeagleSerial_html_a62ba6dbf279541af45bb6b4cb7ed8e0f"><div class="ttname"><a href="classArmBeagleSerial.html#a62ba6dbf279541af45bb6b4cb7ed8e0f">ArmBeagleSerial::configureProtocol</a></div><div class="ttdeci">bool configureProtocol()</div><div class="ttdef"><b>Definition:</b> <a href="arm__beagle_2Serial_8cc_source.html#l00245">arm_beagle/Serial.cc:245</a></div></div>
<div class="ttc" id="classArmBeagleSerial_html_ab8788d5b8847b6d764d432d897b8a495"><div class="ttname"><a href="classArmBeagleSerial.html#ab8788d5b8847b6d764d432d897b8a495">ArmBeagleSerial::setBase</a></div><div class="ttdeci">virtual void setBase(uintptr_t nBaseAddr)</div><div class="ttdef"><b>Definition:</b> <a href="arm__beagle_2Serial_8cc_source.html#l00033">arm_beagle/Serial.cc:33</a></div></div>
<div class="ttc" id="classArmBeagleSerial_html_a850b16c3c4f4889f13d1020a88b52eb1"><div class="ttname"><a href="classArmBeagleSerial.html#a850b16c3c4f4889f13d1020a88b52eb1">ArmBeagleSerial::disableFlowControl</a></div><div class="ttdeci">bool disableFlowControl()</div><div class="ttdoc">Disables hardware flow control on the UART. </div><div class="ttdef"><b>Definition:</b> <a href="arm__beagle_2Serial_8cc_source.html#l00302">arm_beagle/Serial.cc:302</a></div></div>
<div class="ttc" id="classInterruptManager_html_a1241e6d44e2c6f42ad7fb409479c3807"><div class="ttname"><a href="classInterruptManager.html#a1241e6d44e2c6f42ad7fb409479c3807">InterruptManager::instance</a></div><div class="ttdeci">static InterruptManager &amp; instance()</div><div class="ttdef"><b>Definition:</b> <a href="arm__926e_2InterruptManager_8cc_source.html#l00074">arm_926e/InterruptManager.cc:74</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jan 24 2020 06:46:15 for The Pedigree Project by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
