// Seed: 1997139521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_20 = id_10;
  assign id_7  = 1;
  assign id_2  = id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    input wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    output wire id_9,
    input wand id_10,
    output tri0 id_11,
    output supply0 id_12,
    input supply1 id_13
    , id_46,
    output tri1 id_14,
    output wor id_15,
    input wand id_16,
    input wire id_17,
    output supply0 id_18,
    output tri id_19,
    input tri1 id_20,
    input uwire id_21,
    output wire id_22,
    output wand id_23,
    input tri0 id_24,
    output tri id_25,
    output uwire id_26,
    input tri0 id_27,
    output wor id_28,
    input tri0 id_29,
    output wand id_30,
    input supply0 id_31,
    input wor id_32,
    output tri1 id_33,
    input uwire id_34,
    input wor id_35,
    input tri0 id_36,
    input tri0 id_37,
    input wor id_38,
    input uwire id_39,
    input tri1 id_40,
    input wand id_41,
    input uwire id_42,
    output tri1 id_43,
    input wire id_44
);
  tri1 id_47 = 1'b0;
  module_0(
      id_47,
      id_46,
      id_47,
      id_46,
      id_46,
      id_47,
      id_46,
      id_46,
      id_46,
      id_46,
      id_47,
      id_46,
      id_47,
      id_46,
      id_46,
      id_47,
      id_47,
      id_47,
      id_47,
      id_47
  );
  assign id_46 = 1;
endmodule
