#Start recording tcl command: 4/1/2025 15:15:10
#Project Location: Z:/senior_design/0v7670_Verilog/vga_radiant; Project name: vga_radiant
prj_open "Z:/senior_design/0v7670_Verilog/vga_radiant/vga_radiant.rdf"
prj_close
#Stop recording: 4/1/2025 15:36:25
