# Pr√°ctica 4 - Codigo VHDL

- **1) Esquematico de Substractor4bits** 
<p align="center">
  <img src="https://github.com/EdisonAltamirano/Advanced-Digital-Systems-Laboratory/blob/master/Practica_4_codigo_VHDL/docs/7segment_decoder.PNG" width="600" height="440" align="center"/>

</p>