KEY LIBERO "11.7"
KEY CAPTURE "11.7.3.7"
KEY DEFAULT_IMPORT_LOC "E:\Naveen\Projects\G4_i\G4i_AnalogPairs\trunk\HW\VL_33V_18V\proj01\hdl"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL93"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "SmartFusion2"
KEY VendorTechnology_Die "PA4M6000_N"
KEY VendorTechnology_Package "fg484"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE "100_MS"
KEY VendorTechnology_IO_DEFT_STD "LVCMOS25"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY "PLL_SUPPLY_25"
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4M6000_N"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "COM"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\Users\ciaran.lappin\Documents\Boards\SmartFusion2\M2S060-SF2Plus\CoreRISCV_AXI4_BaseDesign"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "PROC_SUBSYSTEM::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAPB3_LIB
COREAXITOAHBL
CORETIMER_LIB
COREAHBLSRAM_LIB
COREJTAGDEBUG_LIB
CORERISCV_AXI4_LIB
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL
ALIAS=COREAXITOAHBL
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLSRAM_LIB
ALIAS=COREAHBLSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORERISCV_AXI4_LIB
ALIAS=CORERISCV_AXI4_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1490095331"
SIZE="4344"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1490095331"
SIZE="3063"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1472725026"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1472725026"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1472725026"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1472725026"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1472725026"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1472725027"
SIZE="21472"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1472725027"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1472725027"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1472725027"
SIZE="16943"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1472725027"
SIZE="208865"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1472725027"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1472725027"
SIZE="8561"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1472725026"
SIZE="52586"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1490095331"
SIZE="2657"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1490095331"
SIZE="328"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1474291157"
SIZE="8059"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1474291157"
SIZE="25121"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1474291157"
SIZE="36275"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1474291157"
SIZE="122456"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1473955218"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1473955218"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1473955218"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1473955218"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1474291157"
SIZE="4114"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1490095331"
SIZE="2736"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1490095331"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1473955218"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1473955218"
SIZE="4636"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1473955218"
SIZE="9073"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1473955218"
SIZE="25129"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1473955218"
SIZE="36275"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1473955218"
SIZE="122456"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1473955218"
SIZE="23651"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1490095331"
SIZE="2919"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1490095331"
SIZE="442"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="18989"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="115199"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="4247"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="36011"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="1976"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="7051"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="2579"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="1805"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="1938"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
STATE="utd"
TIME="1474291157"
SIZE="7801"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
STATE="utd"
TIME="1474291157"
SIZE="14945"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1474291157"
SIZE="9084"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
STATE="utd"
TIME="1474291157"
SIZE="3973"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\CoreConfigP.cxf,actgen_cxf"
STATE="utd"
TIME="1490092500"
SIZE="475"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v,hdl"
STATE="utd"
TIME="1471423436"
SIZE="25365"
PARENT="<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\CoreConfigP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
STATE="utd"
TIME="1473955219"
SIZE="1218"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1490095331"
SIZE="2725"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1490095331"
SIZE="4094"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="8058"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="11180"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="2461"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="48750"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="4635"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="9072"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="25127"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="36273"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="4698"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="122453"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1473955219"
SIZE="28350"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="13548"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
STATE="utd"
TIME="1473955219"
SIZE="1452"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1490095331"
SIZE="679"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1480337636"
SIZE="4135"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1480337636"
SIZE="16542"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf,actgen_cxf"
STATE="utd"
TIME="1490092500"
SIZE="584"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v,hdl"
STATE="utd"
TIME="1471423436"
SIZE="65628"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v,hdl"
STATE="utd"
TIME="1471423436"
SIZE="8822"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf,actgen_cxf"
STATE="utd"
TIME="1490095331"
SIZE="8937"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ALU.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="7664"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Arbiter.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="1671"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Arbiter_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="2515"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Arbiter_2.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="3691"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\AsyncFifo.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="7708"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="16899"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="15175"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_2.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="8744"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_3.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="15591"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_4.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="7406"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BreakpointUnit.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="6587"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientTileLinkEnqueuer.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="5446"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientTileLinkIOUnwrapper.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="17857"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientTileLinkNetworkPort.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="12339"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOArbiter.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="2718"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOArbiter_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="2730"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOCrossbar.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="16820"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOCrossbar_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="28404"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIORouter.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="10095"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIORouter_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="16356"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkNetworkPort.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="12236"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\CoreRISCV_AXI4.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="19700"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\CSRFile.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="112443"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DCache.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="93635"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DCacheDataArray_G4.v,hdl"
STATE="utd"
TIME="1490089473"
SIZE="7976"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DebugModule.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="46442"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DebugTransportModuleJtag.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="12075"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FinishQueue.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="3674"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FinishQueue_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="4758"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FinishUnit.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="5559"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FlowThroughSerializer.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="1159"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Frontend.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="27204"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\HellaCacheArbiter.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="3967"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ICache.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="18815"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\IdMapper.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="456"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LevelGateway.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="1007"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingArbiter.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="4484"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingArbiter_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="4486"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="10651"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="10069"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_2.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="5718"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_3.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="10197"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_4.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="5094"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_5.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="4989"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_6.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="4825"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_7.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="8331"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ManagerTileLinkNetworkPort.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="10368"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ManagerTileLinkNetworkPort_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="10370"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ManagerToClientStatelessBridge.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="7188"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\MetadataArray.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="3584"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\MMIOTileLinkManager.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="14809"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\MulDiv.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="15318"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\NastiIOTileLinkIOConverter.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="32135"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\NastiIOTileLinkIOConverter_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="32064"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\OuterMemorySystem.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="125655"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\PLIC.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="112021"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\PortedTileLinkCrossbar.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="243093"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\PRCI.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="11926"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="12987"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="6198"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_10.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="11815"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_12.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="6932"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_13.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="6932"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_14.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="4015"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_2.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="12736"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_3.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="13038"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_8.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="8989"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_9.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="8105"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ReorderQueue.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="5783"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ReorderQueue_2.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="7337"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ReorderQueue_3.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="7337"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Rocket.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="172462"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\RocketTile.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="116252"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ROMSlave.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="14381"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkEnqueuer.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="20389"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkEnqueuer_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="20541"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkEnqueuer_2.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="7812"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkMemoryInterconnect.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="11674"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkRecursiveInterconnect.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="37953"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkRecursiveInterconnect_1.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="20679"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TLB.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="17127"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Top.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="49914"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Uncore.v,hdl"
STATE="utd"
TIME="1480348497"
SIZE="138554"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1490095331"
SIZE="2315"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1473955219"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1473955219"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="4635"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="9072"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="4698"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="122453"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="40025"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
STATE="utd"
TIME="1473955220"
SIZE="13865"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1473955219"
SIZE="3183"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1490095331"
SIZE="1812"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1474291158"
SIZE="8058"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1474291158"
SIZE="11180"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1474291158"
SIZE="2461"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1474291158"
SIZE="48750"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1474291158"
SIZE="4635"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1474291158"
SIZE="9072"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1474291158"
SIZE="25127"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1474291158"
SIZE="36273"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1474291158"
SIZE="4698"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1474291158"
SIZE="122453"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\FCCC\2.0.201\FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1490092500"
SIZE="241"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1490092502"
SIZE="684"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v,hdl"
STATE="utd"
TIME="1471423437"
SIZE="924"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.v,hdl"
STATE="utd"
TIME="1471423437"
SIZE="726"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS\1.1.500\MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1490092497"
SIZE="526"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CCC\1.0.100\MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="253"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CC\1.0.100\MSS_CC.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="252"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CFGM\1.1.100\MSS_CFGM.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="254"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CM3\1.0.200\MSS_CM3.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="253"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_DDRB\1.0.200\MSS_DDRB.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="254"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_EDAC\1.0.101\MSS_EDAC.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="254"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_ENVM\1.0.101\MSS_ENVM.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="254"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_FIC32\1.0.100\MSS_FIC32.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="255"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_INTR\1.0.200\MSS_INTR.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="254"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_MDDR\1.0.203\MSS_MDDR.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="254"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_RESET\1.0.100\MSS_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="255"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SECURITY\1.0.100\MSS_SECURITY.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="258"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SWITCH\1.0.101\MSS_SWITCH.cxf,actgen_cxf"
STATE="utd"
TIME="1490092491"
SIZE="256"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\AXI_GLUE_LOGIC.cxf,actgen_cxf"
STATE="utd"
TIME="1490095330"
SIZE="468"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v,hdl"
STATE="utd"
TIME="1479210704"
SIZE="17843"
PARENT="<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\AXI_GLUE_LOGIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1480085818"
SIZE="437"
ENDFILE
VALUE "<project>\component\work\MSS_SUBSYSTEM_sb\CCC_0\MSS_SUBSYSTEM_sb_CCC_0_FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1490092500"
SIZE="717"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.cxf"
ENDFILE
VALUE "<project>\component\work\MSS_SUBSYSTEM_sb\CCC_0\MSS_SUBSYSTEM_sb_CCC_0_FCCC.v,hdl"
STATE="utd"
TIME="1490092500"
SIZE="1905"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb\CCC_0\MSS_SUBSYSTEM_sb_CCC_0_FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MSS_SUBSYSTEM_sb\FABOSC_0\MSS_SUBSYSTEM_sb_FABOSC_0_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1490092502"
SIZE="481"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.cxf"
ENDFILE
VALUE "<project>\component\work\MSS_SUBSYSTEM_sb\FABOSC_0\MSS_SUBSYSTEM_sb_FABOSC_0_OSC.v,hdl"
STATE="utd"
TIME="1490092502"
SIZE="801"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb\FABOSC_0\MSS_SUBSYSTEM_sb_FABOSC_0_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.cxf,actgen_cxf"
STATE="utd"
TIME="1490092503"
SIZE="22199"
ENDFILE
VALUE "<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.v,hdl"
STATE="utd"
TIME="1490092502"
SIZE="36866"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1490092498"
SIZE="30696"
ENDFILE
VALUE "<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.v,hdl"
STATE="utd"
TIME="1490092497"
SIZE="106102"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS_pre.v,hdl"
STATE="utd"
TIME="1490092495"
SIZE="86353"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS_syn.v,hdl"
STATE="utd"
TIME="1490092495"
SIZE="72919"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1490095331"
SIZE="605"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1490095331"
SIZE="1011"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1490095331"
SIZE="2034"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1490095331"
SIZE="4053"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1490095331"
SIZE="13260"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1490095331"
SIZE="14300"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1490095331"
SIZE="13965"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v,hdl"
STATE="utd"
TIME="1490095331"
SIZE="7542"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1490095331"
SIZE="21169"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1490095331"
SIZE="8867"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1490095331"
SIZE="8952"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf,actgen_cxf"
STATE="utd"
TIME="1490095343"
SIZE="12163"
ENDFILE
VALUE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v,hdl"
STATE="utd"
TIME="1490095331"
SIZE="121699"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\fp\PROC_SUBSYSTEM_derived_constraints.pdc,fp_pdc"
STATE="utd"
TIME="1490092886"
SIZE="361"
ENDFILE
VALUE "<project>\constraint\io\jtag-io.pdc,io_pdc"
STATE="utd"
TIME="1480085818"
SIZE="525"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1490093139"
SIZE="1809"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1490092886"
SIZE="3530"
ENDFILE
VALUE "<project>\constraint\RISCV_BaseDesign_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1480085818"
SIZE="3920"
ENDFILE
VALUE "<project>\constraint\SiFiveE31Coreplex_SF2_Reference_System_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1480085818"
SIZE="3841"
ENDFILE
VALUE "<project>\constraint\user.sdc,sdc"
STATE="utd"
TIME="1490092957"
SIZE="296"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\designer\impl1\MSS_SUBSYSTEM.ide_des,ide_des"
STATE="utd"
TIME="1480085818"
SIZE="210"
ENDFILE
VALUE "<project>\designer\impl1\PROC_SUBSYSTEM.ide_des,ide_des"
STATE="utd"
TIME="1490092966"
SIZE="917"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1472725026"
SIZE="1462"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\CM3_compile_bfm.tcl,sim"
STATE="utd"
TIME="1490092496"
SIZE="500"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1472725026"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1472725026"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1472725026"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1472725026"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1472725026"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1473955218"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1473955219"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1473955219"
SIZE="23755"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1490092617"
SIZE="2906"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1490092617"
SIZE="13416"
PARENT="<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1474291157"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\MDDR_init.bfm,sim"
STATE="utd"
TIME="1490092491"
SIZE="8049"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\peripheral_init.bfm,sim"
STATE="utd"
TIME="1479825633"
SIZE="8450"
PARENT="<project>\component\Actel\SmartFusion2MSS\MSS\1.1.500\MSS.cxf"
ENDFILE
VALUE "<project>\simulation\ram_init.mem,sim"
STATE="utd"
TIME="1474291157"
SIZE="1278"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1480085818"
SIZE="625"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.cxf"
PARENT="<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.cxf"
ENDFILE
VALUE "<project>\simulation\test.bfm,sim"
STATE="utd"
TIME="1490092496"
SIZE="734"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\user.bfm,sim"
STATE="utd"
TIME="1490092496"
SIZE="555"
PARENT="<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1473955219"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "CoreGPIO::work"
FILE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "MSS_SUBSYSTEM_sb::work"
FILE "<project>\component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
ENDLIST
LIST "MSS_SUBSYSTEM_sb_MSS::work"
FILE "<project>\component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\MDDR_init.bfm,sim"
VALUE "<project>\simulation\CM3_compile_bfm.tcl,sim"
VALUE "<project>\simulation\user.bfm,sim"
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM::work"
FILE "<project>\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\user.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\user.sdc,sdc"
ENDLIST
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work"
FILE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL"
FILE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\ram_init.mem,sim"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST CoreGPIO
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAXITOAHBL
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreTimer
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST PROC_SUBSYSTEM
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST MSS_SUBSYSTEM_sb
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST MSS_SUBSYSTEM_sb_MSS
VALUE "<project>\simulation\MDDR_init.bfm,sim"
VALUE "<project>\simulation\CM3_compile_bfm.tcl,sim"
VALUE "<project>\simulation\user.bfm,sim"
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
LIST PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAXITOAHBL
VALUE "<project>\simulation\ram_init.mem,sim"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1fs
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Model\\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Designer\\bin\flashpro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Identify\\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "CoreGPIO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
SmartDesign;PROC_SUBSYSTEM;0
ACTIVEVIEW;PROC_SUBSYSTEM
ENDLIST
LIST ModuleSubBlockList
LIST "ALU::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ALU.v","FALSE","FALSE"
ENDLIST
LIST "Arbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Arbiter.v","FALSE","FALSE"
ENDLIST
LIST "Arbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "Arbiter_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Arbiter_2.v","FALSE","FALSE"
ENDLIST
LIST "AsyncFifo::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\AsyncFifo.v","FALSE","FALSE"
ENDLIST
LIST "AXI_GLUE_LOGIC::work","component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v","FALSE","FALSE"
ENDLIST
LIST "BasicBus::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter.v","FALSE","FALSE"
ENDLIST
LIST "BasicBus_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_1.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "BasicBus_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_2.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_2.v","FALSE","FALSE"
ENDLIST
LIST "BasicBus_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_3.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_3.v","FALSE","FALSE"
ENDLIST
LIST "BasicBus_4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_4.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_4.v","FALSE","FALSE"
ENDLIST
LIST "BreakpointUnit::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BreakpointUnit.v","FALSE","FALSE"
ENDLIST
LIST "ClientTileLinkEnqueuer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientTileLinkEnqueuer.v","FALSE","FALSE"
ENDLIST
LIST "ClientTileLinkIOUnwrapper::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientTileLinkIOUnwrapper.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_5::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_5.v","FALSE","FALSE"
SUBBLOCK "ReorderQueue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ReorderQueue.v","FALSE","FALSE"
ENDLIST
LIST "ClientTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientTileLinkNetworkPort.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIOArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOArbiter.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIOArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOArbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIOCrossbar::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOCrossbar.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIORouter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIORouter.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIOCrossbar_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOCrossbar_1.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIORouter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIORouter_1.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIORouter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIORouter.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_6::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_6.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIORouter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIORouter_1.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_7::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_7.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkNetworkPort.v","FALSE","FALSE"
SUBBLOCK "FinishUnit::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FinishUnit.v","FALSE","FALSE"
ENDLIST
LIST "CoreConfigP::work","component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreResetP::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v","FALSE","FALSE"
SUBBLOCK "coreresetp_pcie_hotreset::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v","FALSE","FALSE"
ENDLIST
LIST "coreresetp_pcie_hotreset::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v","FALSE","FALSE"
ENDLIST
LIST "CORERISCV_AXI4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\CoreRISCV_AXI4.v","FALSE","FALSE"
SUBBLOCK "AsyncFifo::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\AsyncFifo.v","FALSE","FALSE"
SUBBLOCK "DebugTransportModuleJtag::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DebugTransportModuleJtag.v","FALSE","FALSE"
SUBBLOCK "Top::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "CSRFile::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\CSRFile.v","FALSE","FALSE"
ENDLIST
LIST "DCache::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DCache.v","FALSE","FALSE"
SUBBLOCK "Arbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Arbiter.v","FALSE","FALSE"
SUBBLOCK "Arbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Arbiter_1.v","FALSE","FALSE"
SUBBLOCK "Arbiter_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Arbiter_2.v","FALSE","FALSE"
SUBBLOCK "DCacheDataArray::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DCacheDataArray_G4.v","FALSE","FALSE"
SUBBLOCK "FinishQueue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FinishQueue.v","FALSE","FALSE"
SUBBLOCK "MetadataArray::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\MetadataArray.v","FALSE","FALSE"
SUBBLOCK "TLB::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TLB.v","FALSE","FALSE"
ENDLIST
LIST "DCacheDataArray::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DCacheDataArray_G4.v","FALSE","FALSE"
ENDLIST
LIST "DebugModule::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DebugModule.v","FALSE","FALSE"
ENDLIST
LIST "DebugTransportModuleJtag::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DebugTransportModuleJtag.v","FALSE","FALSE"
ENDLIST
LIST "DESIGN_FIRMWARE::work","component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf","TRUE","FALSE"
ENDLIST
LIST "FinishQueue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FinishQueue.v","FALSE","FALSE"
ENDLIST
LIST "FinishQueue_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FinishQueue_1.v","FALSE","FALSE"
ENDLIST
LIST "FinishUnit::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FinishUnit.v","FALSE","FALSE"
SUBBLOCK "FinishQueue_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FinishQueue_1.v","FALSE","FALSE"
ENDLIST
LIST "FlowThroughSerializer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FlowThroughSerializer.v","FALSE","FALSE"
ENDLIST
LIST "Frontend::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Frontend.v","FALSE","FALSE"
SUBBLOCK "ICache::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ICache.v","FALSE","FALSE"
SUBBLOCK "TLB::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TLB.v","FALSE","FALSE"
ENDLIST
LIST "HellaCacheArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\HellaCacheArbiter.v","FALSE","FALSE"
ENDLIST
LIST "ICache::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ICache.v","FALSE","FALSE"
SUBBLOCK "FlowThroughSerializer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\FlowThroughSerializer.v","FALSE","FALSE"
ENDLIST
LIST "IdMapper::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\IdMapper.v","FALSE","FALSE"
ENDLIST
LIST "LevelGateway::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LevelGateway.v","FALSE","FALSE"
ENDLIST
LIST "LockingArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingArbiter.v","FALSE","FALSE"
ENDLIST
LIST "LockingArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingArbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_2.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_3.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_4.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_5::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_5.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_6::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_6.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_7::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingRRArbiter_7.v","FALSE","FALSE"
ENDLIST
LIST "ManagerTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ManagerTileLinkNetworkPort.v","FALSE","FALSE"
ENDLIST
LIST "ManagerTileLinkNetworkPort_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ManagerTileLinkNetworkPort_1.v","FALSE","FALSE"
ENDLIST
LIST "ManagerToClientStatelessBridge::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ManagerToClientStatelessBridge.v","FALSE","FALSE"
ENDLIST
LIST "MetadataArray::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\MetadataArray.v","FALSE","FALSE"
ENDLIST
LIST "MMIOTileLinkManager::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\MMIOTileLinkManager.v","FALSE","FALSE"
ENDLIST
LIST "MSS_060::work","component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS_syn.v","FALSE","FALSE"
ENDLIST
LIST "MSS_SUBSYSTEM_sb::work","component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.v","TRUE","FALSE"
SUBBLOCK "CoreConfigP::work","component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v","FALSE","FALSE"
SUBBLOCK "CoreResetP::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v","FALSE","FALSE"
SUBBLOCK "MSS_SUBSYSTEM_sb_CCC_0_FCCC::work","component\work\MSS_SUBSYSTEM_sb\CCC_0\MSS_SUBSYSTEM_sb_CCC_0_FCCC.v","FALSE","FALSE"
SUBBLOCK "MSS_SUBSYSTEM_sb_FABOSC_0_OSC::work","component\work\MSS_SUBSYSTEM_sb\FABOSC_0\MSS_SUBSYSTEM_sb_FABOSC_0_OSC.v","FALSE","FALSE"
SUBBLOCK "MSS_SUBSYSTEM_sb_MSS::work","component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.v","TRUE","FALSE"
ENDLIST
LIST "MSS_SUBSYSTEM_sb_CCC_0_FCCC::work","component\work\MSS_SUBSYSTEM_sb\CCC_0\MSS_SUBSYSTEM_sb_CCC_0_FCCC.v","FALSE","FALSE"
ENDLIST
LIST "MSS_SUBSYSTEM_sb_FABOSC_0_OSC::work","component\work\MSS_SUBSYSTEM_sb\FABOSC_0\MSS_SUBSYSTEM_sb_FABOSC_0_OSC.v","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "MSS_SUBSYSTEM_sb_MSS::work","component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS.v","TRUE","FALSE"
SUBBLOCK "MSS_060::work","component\work\MSS_SUBSYSTEM_sb_MSS\MSS_SUBSYSTEM_sb_MSS_syn.v","FALSE","FALSE"
ENDLIST
LIST "MulDiv::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\MulDiv.v","FALSE","FALSE"
ENDLIST
LIST "NastiIOTileLinkIOConverter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\NastiIOTileLinkIOConverter.v","FALSE","FALSE"
SUBBLOCK "IdMapper::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\IdMapper.v","FALSE","FALSE"
SUBBLOCK "LockingArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingArbiter.v","FALSE","FALSE"
SUBBLOCK "ReorderQueue_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ReorderQueue_2.v","FALSE","FALSE"
ENDLIST
LIST "NastiIOTileLinkIOConverter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\NastiIOTileLinkIOConverter_1.v","FALSE","FALSE"
SUBBLOCK "IdMapper::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\IdMapper.v","FALSE","FALSE"
SUBBLOCK "LockingArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LockingArbiter_1.v","FALSE","FALSE"
SUBBLOCK "ReorderQueue_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ReorderQueue_3.v","FALSE","FALSE"
ENDLIST
LIST "OuterMemorySystem::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\OuterMemorySystem.v","FALSE","FALSE"
SUBBLOCK "ClientTileLinkEnqueuer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientTileLinkEnqueuer.v","FALSE","FALSE"
SUBBLOCK "ClientTileLinkIOUnwrapper::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientTileLinkIOUnwrapper.v","FALSE","FALSE"
SUBBLOCK "MMIOTileLinkManager::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\MMIOTileLinkManager.v","FALSE","FALSE"
SUBBLOCK "ManagerToClientStatelessBridge::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ManagerToClientStatelessBridge.v","FALSE","FALSE"
SUBBLOCK "NastiIOTileLinkIOConverter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\NastiIOTileLinkIOConverter.v","FALSE","FALSE"
SUBBLOCK "PortedTileLinkCrossbar::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\PortedTileLinkCrossbar.v","FALSE","FALSE"
SUBBLOCK "Queue_10::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_10.v","FALSE","FALSE"
SUBBLOCK "Queue_12::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_12.v","FALSE","FALSE"
SUBBLOCK "Queue_13::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_13.v","FALSE","FALSE"
SUBBLOCK "Queue_14::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_14.v","FALSE","FALSE"
SUBBLOCK "Queue_8::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_8.v","FALSE","FALSE"
SUBBLOCK "Queue_9::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_9.v","FALSE","FALSE"
SUBBLOCK "TileLinkMemoryInterconnect::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkMemoryInterconnect.v","FALSE","FALSE"
ENDLIST
LIST "PLIC::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\PLIC.v","FALSE","FALSE"
SUBBLOCK "Queue_8::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_8.v","FALSE","FALSE"
ENDLIST
LIST "PortedTileLinkCrossbar::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\PortedTileLinkCrossbar.v","FALSE","FALSE"
SUBBLOCK "BasicBus::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus.v","FALSE","FALSE"
SUBBLOCK "BasicBus_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_1.v","FALSE","FALSE"
SUBBLOCK "BasicBus_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_2.v","FALSE","FALSE"
SUBBLOCK "BasicBus_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_3.v","FALSE","FALSE"
SUBBLOCK "BasicBus_4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BasicBus_4.v","FALSE","FALSE"
SUBBLOCK "ClientTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientTileLinkNetworkPort.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkNetworkPort.v","FALSE","FALSE"
SUBBLOCK "ManagerTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ManagerTileLinkNetworkPort.v","FALSE","FALSE"
SUBBLOCK "ManagerTileLinkNetworkPort_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ManagerTileLinkNetworkPort_1.v","FALSE","FALSE"
SUBBLOCK "TileLinkEnqueuer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkEnqueuer.v","FALSE","FALSE"
SUBBLOCK "TileLinkEnqueuer_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkEnqueuer_1.v","FALSE","FALSE"
SUBBLOCK "TileLinkEnqueuer_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkEnqueuer_2.v","FALSE","FALSE"
ENDLIST
LIST "PRCI::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\PRCI.v","FALSE","FALSE"
SUBBLOCK "Queue_8::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_8.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM::work","component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v","TRUE","FALSE"
SUBBLOCK "AXI_GLUE_LOGIC::work","component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v","FALSE","FALSE"
SUBBLOCK "CORERISCV_AXI4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\CoreRISCV_AXI4.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "MSS_SUBSYSTEM_sb::work","component\work\MSS_SUBSYSTEM_sb\MSS_SUBSYSTEM_sb.v","TRUE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_COREUART::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_256x8::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_COREUART::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_256x8::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_ctrl_128::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_fifo_ctrl_128::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_ram128x8_pa4::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_ram128x8_pa4::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g4.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "Queue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue.v","FALSE","FALSE"
ENDLIST
LIST "Queue_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_1.v","FALSE","FALSE"
ENDLIST
LIST "Queue_10::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_10.v","FALSE","FALSE"
ENDLIST
LIST "Queue_12::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_12.v","FALSE","FALSE"
ENDLIST
LIST "Queue_13::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_13.v","FALSE","FALSE"
ENDLIST
LIST "Queue_14::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_14.v","FALSE","FALSE"
ENDLIST
LIST "Queue_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_2.v","FALSE","FALSE"
ENDLIST
LIST "Queue_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_3.v","FALSE","FALSE"
ENDLIST
LIST "Queue_8::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_8.v","FALSE","FALSE"
ENDLIST
LIST "Queue_9::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_9.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "ReorderQueue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ReorderQueue.v","FALSE","FALSE"
ENDLIST
LIST "ReorderQueue_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ReorderQueue_2.v","FALSE","FALSE"
ENDLIST
LIST "ReorderQueue_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ReorderQueue_3.v","FALSE","FALSE"
ENDLIST
LIST "Rocket::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Rocket.v","FALSE","FALSE"
SUBBLOCK "ALU::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ALU.v","FALSE","FALSE"
SUBBLOCK "BreakpointUnit::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\BreakpointUnit.v","FALSE","FALSE"
SUBBLOCK "CSRFile::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\CSRFile.v","FALSE","FALSE"
SUBBLOCK "MulDiv::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\MulDiv.v","FALSE","FALSE"
ENDLIST
LIST "RocketTile::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\RocketTile.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIOArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOArbiter.v","FALSE","FALSE"
SUBBLOCK "DCache::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DCache.v","FALSE","FALSE"
SUBBLOCK "Frontend::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Frontend.v","FALSE","FALSE"
SUBBLOCK "HellaCacheArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\HellaCacheArbiter.v","FALSE","FALSE"
SUBBLOCK "Rocket::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Rocket.v","FALSE","FALSE"
ENDLIST
LIST "ROMSlave::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ROMSlave.v","FALSE","FALSE"
SUBBLOCK "Queue_8::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_8.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkEnqueuer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkEnqueuer.v","FALSE","FALSE"
SUBBLOCK "Queue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue.v","FALSE","FALSE"
SUBBLOCK "Queue_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_1.v","FALSE","FALSE"
SUBBLOCK "Queue_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_2.v","FALSE","FALSE"
SUBBLOCK "Queue_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_3.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkEnqueuer_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkEnqueuer_1.v","FALSE","FALSE"
SUBBLOCK "Queue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue.v","FALSE","FALSE"
SUBBLOCK "Queue_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_1.v","FALSE","FALSE"
SUBBLOCK "Queue_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_2.v","FALSE","FALSE"
SUBBLOCK "Queue_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_3.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkEnqueuer_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkEnqueuer_2.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkMemoryInterconnect::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkMemoryInterconnect.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIOArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOArbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkRecursiveInterconnect::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkRecursiveInterconnect.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIOCrossbar::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOCrossbar.v","FALSE","FALSE"
SUBBLOCK "TileLinkRecursiveInterconnect_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkRecursiveInterconnect_1.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkRecursiveInterconnect_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkRecursiveInterconnect_1.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIOCrossbar_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ClientUncachedTileLinkIOCrossbar_1.v","FALSE","FALSE"
ENDLIST
LIST "TLB::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TLB.v","FALSE","FALSE"
ENDLIST
LIST "Top::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "RocketTile::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\RocketTile.v","FALSE","FALSE"
SUBBLOCK "Uncore::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Uncore.v","FALSE","FALSE"
ENDLIST
LIST "Uncore::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Uncore.v","FALSE","FALSE"
SUBBLOCK "DebugModule::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\DebugModule.v","FALSE","FALSE"
SUBBLOCK "LevelGateway::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\LevelGateway.v","FALSE","FALSE"
SUBBLOCK "NastiIOTileLinkIOConverter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\NastiIOTileLinkIOConverter_1.v","FALSE","FALSE"
SUBBLOCK "OuterMemorySystem::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\OuterMemorySystem.v","FALSE","FALSE"
SUBBLOCK "PLIC::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\PLIC.v","FALSE","FALSE"
SUBBLOCK "PRCI::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\PRCI.v","FALSE","FALSE"
SUBBLOCK "Queue_10::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_10.v","FALSE","FALSE"
SUBBLOCK "Queue_12::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_12.v","FALSE","FALSE"
SUBBLOCK "Queue_13::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_13.v","FALSE","FALSE"
SUBBLOCK "Queue_14::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\Queue_14.v","FALSE","FALSE"
SUBBLOCK "ROMSlave::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\ROMSlave.v","FALSE","FALSE"
SUBBLOCK "TileLinkRecursiveInterconnect::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.101\rtl\verilog\TileLinkRecursiveInterconnect.v","FALSE","FALSE"
ENDLIST
LIST "XTLOSC::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "XTLOSC_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBLAPB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBLAPB::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "PROC_SUBSYSTEM_CoreUARTapb_0_CoreUARTapb::work","component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_synchronizer::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_readByteCnt::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_readByteCnt::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_synchronizer::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Slave::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
ENDLIST
LIST "AXI_Master::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "AHBL_Slave::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
SUBBLOCK "AXI_Master::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
SUBBLOCK "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\user.pdc"
VALUE "constraint\io\jtag-io.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\PROC_SUBSYSTEM_derived_constraints.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\PROC_SUBSYSTEM_derived_constraints.sdc"
VALUE "constraint\RISCV_BaseDesign_derived_constraints.sdc"
VALUE "constraint\user.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
