// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="yolo_conv_top,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.163750,HLS_SYN_LAT=40548,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=52,HLS_SYN_FF=20074,HLS_SYN_LUT=25100,HLS_VERSION=2019_1}" *)

module yolo_conv_top (
        ap_clk,
        ap_rst_n,
        inStream_TDATA,
        inStream_TVALID,
        inStream_TREADY,
        inStream_TKEEP,
        inStream_TSTRB,
        inStream_TUSER,
        inStream_TLAST,
        inStream_TID,
        inStream_TDEST,
        outStream_TDATA,
        outStream_TVALID,
        outStream_TREADY,
        outStream_TKEEP,
        outStream_TSTRB,
        outStream_TUSER,
        outStream_TLAST,
        outStream_TID,
        outStream_TDEST,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_pp0_stage0 = 17'd256;
parameter    ap_ST_fsm_pp0_stage1 = 17'd512;
parameter    ap_ST_fsm_pp0_stage2 = 17'd1024;
parameter    ap_ST_fsm_pp0_stage3 = 17'd2048;
parameter    ap_ST_fsm_pp0_stage4 = 17'd4096;
parameter    ap_ST_fsm_pp0_stage5 = 17'd8192;
parameter    ap_ST_fsm_pp0_stage6 = 17'd16384;
parameter    ap_ST_fsm_pp0_stage7 = 17'd32768;
parameter    ap_ST_fsm_state40 = 17'd65536;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] inStream_TDATA;
input   inStream_TVALID;
output   inStream_TREADY;
input  [3:0] inStream_TKEEP;
input  [3:0] inStream_TSTRB;
input  [1:0] inStream_TUSER;
input  [0:0] inStream_TLAST;
input  [4:0] inStream_TID;
input  [5:0] inStream_TDEST;
output  [31:0] outStream_TDATA;
output   outStream_TVALID;
input   outStream_TREADY;
output  [3:0] outStream_TKEEP;
output  [3:0] outStream_TSTRB;
output  [1:0] outStream_TUSER;
output  [0:0] outStream_TLAST;
output  [4:0] outStream_TID;
output  [5:0] outStream_TDEST;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] inStream_V_data_0_data_out;
wire    inStream_V_data_0_vld_in;
wire    inStream_V_data_0_vld_out;
wire    inStream_V_data_0_ack_in;
reg    inStream_V_data_0_ack_out;
reg   [31:0] inStream_V_data_0_payload_A;
reg   [31:0] inStream_V_data_0_payload_B;
reg    inStream_V_data_0_sel_rd;
reg    inStream_V_data_0_sel_wr;
wire    inStream_V_data_0_sel;
wire    inStream_V_data_0_load_A;
wire    inStream_V_data_0_load_B;
reg   [1:0] inStream_V_data_0_state;
wire    inStream_V_data_0_state_cmp_full;
reg   [3:0] inStream_V_keep_V_0_data_out;
wire    inStream_V_keep_V_0_vld_in;
wire    inStream_V_keep_V_0_vld_out;
wire    inStream_V_keep_V_0_ack_in;
reg    inStream_V_keep_V_0_ack_out;
reg   [3:0] inStream_V_keep_V_0_payload_A;
reg   [3:0] inStream_V_keep_V_0_payload_B;
reg    inStream_V_keep_V_0_sel_rd;
reg    inStream_V_keep_V_0_sel_wr;
wire    inStream_V_keep_V_0_sel;
wire    inStream_V_keep_V_0_load_A;
wire    inStream_V_keep_V_0_load_B;
reg   [1:0] inStream_V_keep_V_0_state;
wire    inStream_V_keep_V_0_state_cmp_full;
reg   [3:0] inStream_V_strb_V_0_data_out;
wire    inStream_V_strb_V_0_vld_in;
wire    inStream_V_strb_V_0_vld_out;
wire    inStream_V_strb_V_0_ack_in;
reg    inStream_V_strb_V_0_ack_out;
reg   [3:0] inStream_V_strb_V_0_payload_A;
reg   [3:0] inStream_V_strb_V_0_payload_B;
reg    inStream_V_strb_V_0_sel_rd;
reg    inStream_V_strb_V_0_sel_wr;
wire    inStream_V_strb_V_0_sel;
wire    inStream_V_strb_V_0_load_A;
wire    inStream_V_strb_V_0_load_B;
reg   [1:0] inStream_V_strb_V_0_state;
wire    inStream_V_strb_V_0_state_cmp_full;
reg   [1:0] inStream_V_user_V_0_data_out;
wire    inStream_V_user_V_0_vld_in;
wire    inStream_V_user_V_0_vld_out;
wire    inStream_V_user_V_0_ack_in;
reg    inStream_V_user_V_0_ack_out;
reg   [1:0] inStream_V_user_V_0_payload_A;
reg   [1:0] inStream_V_user_V_0_payload_B;
reg    inStream_V_user_V_0_sel_rd;
reg    inStream_V_user_V_0_sel_wr;
wire    inStream_V_user_V_0_sel;
wire    inStream_V_user_V_0_load_A;
wire    inStream_V_user_V_0_load_B;
reg   [1:0] inStream_V_user_V_0_state;
wire    inStream_V_user_V_0_state_cmp_full;
reg   [4:0] inStream_V_id_V_0_data_out;
wire    inStream_V_id_V_0_vld_in;
wire    inStream_V_id_V_0_vld_out;
wire    inStream_V_id_V_0_ack_in;
reg    inStream_V_id_V_0_ack_out;
reg   [4:0] inStream_V_id_V_0_payload_A;
reg   [4:0] inStream_V_id_V_0_payload_B;
reg    inStream_V_id_V_0_sel_rd;
reg    inStream_V_id_V_0_sel_wr;
wire    inStream_V_id_V_0_sel;
wire    inStream_V_id_V_0_load_A;
wire    inStream_V_id_V_0_load_B;
reg   [1:0] inStream_V_id_V_0_state;
wire    inStream_V_id_V_0_state_cmp_full;
reg   [5:0] inStream_V_dest_V_0_data_out;
wire    inStream_V_dest_V_0_vld_in;
wire    inStream_V_dest_V_0_vld_out;
wire    inStream_V_dest_V_0_ack_in;
reg    inStream_V_dest_V_0_ack_out;
reg   [5:0] inStream_V_dest_V_0_payload_A;
reg   [5:0] inStream_V_dest_V_0_payload_B;
reg    inStream_V_dest_V_0_sel_rd;
reg    inStream_V_dest_V_0_sel_wr;
wire    inStream_V_dest_V_0_sel;
wire    inStream_V_dest_V_0_load_A;
wire    inStream_V_dest_V_0_load_B;
reg   [1:0] inStream_V_dest_V_0_state;
wire    inStream_V_dest_V_0_state_cmp_full;
reg   [31:0] outStream_V_data_1_data_out;
wire    outStream_V_data_1_vld_in;
wire    outStream_V_data_1_vld_out;
wire    outStream_V_data_1_ack_in;
wire    outStream_V_data_1_ack_out;
reg   [31:0] outStream_V_data_1_payload_A;
reg   [31:0] outStream_V_data_1_payload_B;
reg    outStream_V_data_1_sel_rd;
reg    outStream_V_data_1_sel_wr;
wire    outStream_V_data_1_sel;
wire    outStream_V_data_1_load_A;
wire    outStream_V_data_1_load_B;
reg   [1:0] outStream_V_data_1_state;
wire    outStream_V_data_1_state_cmp_full;
reg   [3:0] outStream_V_keep_V_1_data_out;
wire    outStream_V_keep_V_1_vld_in;
wire    outStream_V_keep_V_1_vld_out;
wire    outStream_V_keep_V_1_ack_in;
wire    outStream_V_keep_V_1_ack_out;
reg   [3:0] outStream_V_keep_V_1_payload_A;
reg   [3:0] outStream_V_keep_V_1_payload_B;
reg    outStream_V_keep_V_1_sel_rd;
reg    outStream_V_keep_V_1_sel_wr;
wire    outStream_V_keep_V_1_sel;
wire    outStream_V_keep_V_1_load_A;
wire    outStream_V_keep_V_1_load_B;
reg   [1:0] outStream_V_keep_V_1_state;
wire    outStream_V_keep_V_1_state_cmp_full;
reg   [3:0] outStream_V_strb_V_1_data_out;
wire    outStream_V_strb_V_1_vld_in;
wire    outStream_V_strb_V_1_vld_out;
wire    outStream_V_strb_V_1_ack_in;
wire    outStream_V_strb_V_1_ack_out;
reg   [3:0] outStream_V_strb_V_1_payload_A;
reg   [3:0] outStream_V_strb_V_1_payload_B;
reg    outStream_V_strb_V_1_sel_rd;
reg    outStream_V_strb_V_1_sel_wr;
wire    outStream_V_strb_V_1_sel;
wire    outStream_V_strb_V_1_load_A;
wire    outStream_V_strb_V_1_load_B;
reg   [1:0] outStream_V_strb_V_1_state;
wire    outStream_V_strb_V_1_state_cmp_full;
reg   [1:0] outStream_V_user_V_1_data_out;
wire    outStream_V_user_V_1_vld_in;
wire    outStream_V_user_V_1_vld_out;
wire    outStream_V_user_V_1_ack_in;
wire    outStream_V_user_V_1_ack_out;
reg   [1:0] outStream_V_user_V_1_payload_A;
reg   [1:0] outStream_V_user_V_1_payload_B;
reg    outStream_V_user_V_1_sel_rd;
reg    outStream_V_user_V_1_sel_wr;
wire    outStream_V_user_V_1_sel;
wire    outStream_V_user_V_1_load_A;
wire    outStream_V_user_V_1_load_B;
reg   [1:0] outStream_V_user_V_1_state;
wire    outStream_V_user_V_1_state_cmp_full;
reg   [0:0] outStream_V_last_V_1_data_out;
wire    outStream_V_last_V_1_vld_in;
wire    outStream_V_last_V_1_vld_out;
wire    outStream_V_last_V_1_ack_in;
wire    outStream_V_last_V_1_ack_out;
reg   [0:0] outStream_V_last_V_1_payload_A;
reg   [0:0] outStream_V_last_V_1_payload_B;
reg    outStream_V_last_V_1_sel_rd;
reg    outStream_V_last_V_1_sel_wr;
wire    outStream_V_last_V_1_sel;
wire    outStream_V_last_V_1_load_A;
wire    outStream_V_last_V_1_load_B;
reg   [1:0] outStream_V_last_V_1_state;
wire    outStream_V_last_V_1_state_cmp_full;
reg   [4:0] outStream_V_id_V_1_data_out;
wire    outStream_V_id_V_1_vld_in;
wire    outStream_V_id_V_1_vld_out;
wire    outStream_V_id_V_1_ack_in;
wire    outStream_V_id_V_1_ack_out;
reg   [4:0] outStream_V_id_V_1_payload_A;
reg   [4:0] outStream_V_id_V_1_payload_B;
reg    outStream_V_id_V_1_sel_rd;
reg    outStream_V_id_V_1_sel_wr;
wire    outStream_V_id_V_1_sel;
wire    outStream_V_id_V_1_load_A;
wire    outStream_V_id_V_1_load_B;
reg   [1:0] outStream_V_id_V_1_state;
wire    outStream_V_id_V_1_state_cmp_full;
reg   [5:0] outStream_V_dest_V_1_data_out;
wire    outStream_V_dest_V_1_vld_in;
wire    outStream_V_dest_V_1_vld_out;
wire    outStream_V_dest_V_1_ack_in;
wire    outStream_V_dest_V_1_ack_out;
reg   [5:0] outStream_V_dest_V_1_payload_A;
reg   [5:0] outStream_V_dest_V_1_payload_B;
reg    outStream_V_dest_V_1_sel_rd;
reg    outStream_V_dest_V_1_sel_wr;
wire    outStream_V_dest_V_1_sel;
wire    outStream_V_dest_V_1_load_A;
wire    outStream_V_dest_V_1_load_B;
reg   [1:0] outStream_V_dest_V_1_state;
wire    outStream_V_dest_V_1_state_cmp_full;
reg    inStream_TDATA_blk_n;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln48_fu_4888_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln61_fu_4945_p2;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln68_reg_14452;
reg   [0:0] select_ln80_5_reg_14480;
reg   [0:0] select_ln80_6_reg_14485;
reg   [0:0] empty_40_reg_14534;
wire    grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n;
reg    outStream_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage3;
reg   [0:0] select_ln71_6_reg_14758;
reg   [0:0] select_ln71_6_reg_14758_pp0_iter3_reg;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [12:0] indvar_flatten149_reg_3753;
reg   [2:0] row_idx_0_reg_3764;
reg   [10:0] indvar_flatten_reg_3776;
reg   [8:0] col_idx_assign_reg_3787;
reg   [1:0] input_ch_idx_0_reg_3798;
reg   [15:0] reg_4755;
reg    ap_block_state6;
reg    ap_predicate_op572_read_state10;
reg    ap_block_state10_pp0_stage1_iter0;
wire    ap_block_state18_pp0_stage1_iter1;
wire    ap_block_state26_pp0_stage1_iter2;
wire    out_stream_group_14_full_n;
reg    out_stream_group_14_write;
reg   [0:0] select_ln80_5_reg_14480_pp0_iter3_reg;
reg   [0:0] icmp_ln112_reg_14775;
reg   [0:0] icmp_ln112_reg_14775_pp0_iter2_reg;
reg   [0:0] select_ln71_1_reg_14517;
reg   [0:0] select_ln71_1_reg_14517_pp0_iter3_reg;
reg   [0:0] tmp_13_reg_20187;
reg    ap_predicate_op3474_write_state34;
wire    out_stream_group_15_full_n;
reg    out_stream_group_15_write;
reg   [0:0] tmp_14_reg_20216;
reg    ap_predicate_op3476_write_state34;
reg    ap_block_state34_pp0_stage1_iter3;
reg    ap_block_pp0_stage1_11001;
wire   [15:0] grp_window_macc_fu_3883_ap_return;
reg  signed [15:0] reg_4760;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state15_pp0_stage6_iter0;
wire    ap_block_state23_pp0_stage6_iter1;
wire    ap_block_state31_pp0_stage6_iter2;
reg    ap_block_state39_pp0_stage6_iter3;
reg    ap_block_pp0_stage6_11001;
reg   [0:0] select_ln80_5_reg_14480_pp0_iter1_reg;
reg   [0:0] select_ln71_1_reg_14517_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state16_pp0_stage7_iter0;
wire    ap_block_state24_pp0_stage7_iter1;
wire    ap_block_state32_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] select_ln80_5_reg_14480_pp0_iter2_reg;
reg   [0:0] select_ln71_1_reg_14517_pp0_iter2_reg;
wire   [15:0] grp_window_macc_fu_3905_ap_return;
reg  signed [15:0] reg_4764;
wire   [15:0] grp_window_macc_fu_3861_ap_return;
reg  signed [15:0] reg_4768;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state9_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
wire    ap_block_state25_pp0_stage0_iter2;
wire    out_stream_group_0_s_full_n;
reg    out_stream_group_0_s_write;
reg   [0:0] tmp1_reg_20096;
reg    ap_predicate_op3394_write_state33;
wire    out_stream_group_1_s_full_n;
reg    out_stream_group_1_s_write;
reg   [0:0] tmp_1_reg_20100;
reg    ap_predicate_op3396_write_state33;
wire    out_stream_group_2_s_full_n;
reg    out_stream_group_2_s_write;
reg   [0:0] tmp_2_reg_20104;
reg    ap_predicate_op3398_write_state33;
wire    out_stream_group_3_s_full_n;
reg    out_stream_group_3_s_write;
reg   [0:0] tmp_3_reg_20108;
reg    ap_predicate_op3400_write_state33;
wire    out_stream_group_4_s_full_n;
reg    out_stream_group_4_s_write;
reg   [0:0] tmp_4_reg_20112;
reg    ap_predicate_op3402_write_state33;
wire    out_stream_group_5_s_full_n;
reg    out_stream_group_5_s_write;
reg   [0:0] tmp_5_reg_20116;
reg    ap_predicate_op3404_write_state33;
wire    out_stream_group_6_s_full_n;
reg    out_stream_group_6_s_write;
reg   [0:0] tmp_6_reg_20120;
reg    ap_predicate_op3406_write_state33;
wire    out_stream_group_7_s_full_n;
reg    out_stream_group_7_s_write;
reg   [0:0] tmp_7_reg_20124;
reg    ap_predicate_op3408_write_state33;
wire    out_stream_group_8_s_full_n;
reg    out_stream_group_8_s_write;
reg   [0:0] tmp_8_reg_20128;
reg    ap_predicate_op3410_write_state33;
wire    out_stream_group_9_s_full_n;
reg    out_stream_group_9_s_write;
reg   [0:0] tmp_9_reg_20132;
reg    ap_predicate_op3412_write_state33;
wire    out_stream_group_10_full_n;
reg    out_stream_group_10_write;
reg   [0:0] tmp_s_reg_20136;
reg    ap_predicate_op3414_write_state33;
wire    out_stream_group_11_full_n;
reg    out_stream_group_11_write;
reg   [0:0] tmp_10_reg_20140;
reg    ap_predicate_op3416_write_state33;
wire    out_stream_group_12_full_n;
reg    out_stream_group_12_write;
reg   [0:0] tmp_11_reg_20149;
reg    ap_predicate_op3418_write_state33;
wire    out_stream_group_13_full_n;
reg    out_stream_group_13_write;
reg   [0:0] tmp_12_reg_20158;
reg    ap_predicate_op3420_write_state33;
reg    ap_block_state33_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] xor_ln12_fu_4772_p2;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [4:0] k_fu_4799_p2;
reg   [4:0] k_reg_13798;
wire   [5:0] sub_ln203_fu_4823_p2;
reg   [5:0] sub_ln203_reg_13803;
wire   [0:0] icmp_ln43_fu_4793_p2;
wire   [0:0] icmp_ln203_fu_4839_p2;
reg   [0:0] icmp_ln203_reg_13808;
wire   [1:0] i_1_fu_4851_p2;
reg   [1:0] i_1_reg_13911;
wire    ap_CS_fsm_state4;
reg   [4:0] local_mem_group_0_d_9_reg_13916;
wire   [0:0] icmp_ln45_fu_4845_p2;
reg   [4:0] local_mem_group_0_d_10_reg_13921;
reg   [4:0] local_mem_group_0_d_11_reg_13926;
reg   [4:0] local_mem_group_0_d_12_reg_13931;
reg   [4:0] local_mem_group_0_d_13_reg_13936;
reg   [4:0] local_mem_group_0_d_14_reg_13941;
reg   [4:0] local_mem_group_0_d_15_reg_13946;
reg   [4:0] local_mem_group_0_d_16_reg_13951;
reg   [4:0] local_mem_group_0_d_17_reg_13956;
reg   [4:0] local_mem_group_1_d_9_reg_13961;
reg   [4:0] local_mem_group_1_d_10_reg_13966;
reg   [4:0] local_mem_group_1_d_11_reg_13971;
reg   [4:0] local_mem_group_1_d_12_reg_13976;
reg   [4:0] local_mem_group_1_d_13_reg_13981;
reg   [4:0] local_mem_group_1_d_14_reg_13986;
reg   [4:0] local_mem_group_1_d_15_reg_13991;
reg   [4:0] local_mem_group_1_d_16_reg_13996;
reg   [4:0] local_mem_group_1_d_17_reg_14001;
wire   [2:0] j_fu_4894_p2;
reg    ap_block_state5;
wire   [3:0] i_fu_4951_p2;
reg   [3:0] i_reg_14021;
reg   [3:0] tmp_keep_V_6_reg_14026;
reg   [3:0] tmp_strb_V_6_reg_14031;
reg   [1:0] tmp_user_V_6_reg_14036;
reg   [4:0] tmp_id_V_6_reg_14041;
reg   [5:0] tmp_dest_V_6_reg_14046;
wire   [2:0] trunc_ln203_2_fu_4961_p1;
reg   [2:0] trunc_ln203_2_reg_14051;
wire  signed [17:0] sext_ln703_5_fu_5005_p1;
reg  signed [17:0] sext_ln703_5_reg_14352;
wire  signed [17:0] sext_ln703_6_fu_5009_p1;
reg  signed [17:0] sext_ln703_6_reg_14357;
wire  signed [17:0] sext_ln703_7_fu_5013_p1;
reg  signed [17:0] sext_ln703_7_reg_14362;
wire  signed [17:0] sext_ln703_13_fu_5017_p1;
reg  signed [17:0] sext_ln703_13_reg_14367;
wire  signed [17:0] sext_ln703_14_fu_5021_p1;
reg  signed [17:0] sext_ln703_14_reg_14372;
wire  signed [17:0] sext_ln703_15_fu_5025_p1;
reg  signed [17:0] sext_ln703_15_reg_14377;
wire  signed [17:0] sext_ln703_21_fu_5029_p1;
reg  signed [17:0] sext_ln703_21_reg_14382;
wire  signed [17:0] sext_ln703_22_fu_5033_p1;
reg  signed [17:0] sext_ln703_22_reg_14387;
wire  signed [17:0] sext_ln703_23_fu_5037_p1;
reg  signed [17:0] sext_ln703_23_reg_14392;
wire  signed [17:0] sext_ln703_29_fu_5041_p1;
reg  signed [17:0] sext_ln703_29_reg_14397;
wire  signed [17:0] sext_ln703_30_fu_5045_p1;
reg  signed [17:0] sext_ln703_30_reg_14402;
wire  signed [17:0] sext_ln703_31_fu_5049_p1;
reg  signed [17:0] sext_ln703_31_reg_14407;
wire  signed [17:0] sext_ln703_37_fu_5053_p1;
reg  signed [17:0] sext_ln703_37_reg_14412;
wire  signed [17:0] sext_ln703_38_fu_5057_p1;
reg  signed [17:0] sext_ln703_38_reg_14417;
wire  signed [17:0] sext_ln703_39_fu_5061_p1;
reg  signed [17:0] sext_ln703_39_reg_14422;
wire  signed [17:0] sext_ln703_45_fu_5065_p1;
reg  signed [17:0] sext_ln703_45_reg_14427;
wire   [8:0] select_ln80_fu_5196_p3;
reg   [8:0] select_ln80_reg_14432;
wire   [8:0] add_ln216_fu_5236_p2;
reg   [8:0] add_ln216_reg_14437;
wire   [8:0] add_ln216_1_fu_5242_p2;
reg   [8:0] add_ln216_1_reg_14442;
wire   [0:0] or_ln183_fu_5248_p2;
reg   [0:0] or_ln183_reg_14447;
wire   [0:0] icmp_ln68_fu_5254_p2;
wire   [12:0] add_ln68_fu_5260_p2;
reg   [12:0] add_ln68_reg_14456;
wire   [2:0] row_idx_fu_5266_p2;
reg   [2:0] row_idx_reg_14461;
wire   [0:0] icmp_ln71_fu_5272_p2;
reg   [0:0] icmp_ln71_reg_14466;
wire   [8:0] select_ln80_2_fu_5278_p3;
reg   [8:0] select_ln80_2_reg_14475;
wire   [0:0] select_ln80_5_fu_5330_p3;
wire   [0:0] select_ln80_6_fu_5344_p3;
wire   [0:0] xor_ln80_fu_5352_p2;
reg   [0:0] xor_ln80_reg_14489;
wire   [0:0] and_ln80_3_fu_5370_p2;
reg   [0:0] and_ln80_3_reg_14494;
wire   [1:0] select_ln71_fu_5388_p3;
reg   [1:0] select_ln71_reg_14502;
reg   [1:0] select_ln71_reg_14502_pp0_iter1_reg;
reg   [1:0] select_ln71_reg_14502_pp0_iter2_reg;
reg   [1:0] select_ln71_reg_14502_pp0_iter3_reg;
wire   [0:0] and_ln80_4_fu_5412_p2;
reg   [0:0] and_ln80_4_reg_14512;
wire   [0:0] select_ln71_1_fu_5418_p3;
wire   [2:0] select_ln80_11_fu_5426_p3;
reg   [2:0] select_ln80_11_reg_14521;
wire   [8:0] select_ln71_2_fu_5434_p3;
reg   [8:0] select_ln71_2_reg_14527;
wire   [0:0] empty_40_fu_5454_p2;
wire   [1:0] shl_ln139_fu_5460_p2;
reg   [1:0] shl_ln139_reg_14538;
wire   [1:0] or_ln139_fu_5488_p2;
reg   [1:0] or_ln139_reg_14550;
wire   [10:0] add_ln71_1_fu_5520_p2;
reg   [10:0] add_ln71_1_reg_14735;
wire   [8:0] select_ln71_3_fu_5587_p3;
reg   [8:0] select_ln71_3_reg_14740;
wire   [8:0] select_ln71_4_fu_5600_p3;
reg   [8:0] select_ln71_4_reg_14746;
wire   [8:0] select_ln71_5_fu_5613_p3;
reg   [8:0] select_ln71_5_reg_14752;
wire   [0:0] select_ln71_6_fu_5626_p3;
reg   [0:0] select_ln71_6_reg_14758_pp0_iter1_reg;
reg   [0:0] select_ln71_6_reg_14758_pp0_iter2_reg;
wire   [15:0] curr_input_data_sub_2_fu_5633_p1;
wire   [10:0] mul_ln203_fu_5665_p2;
reg   [10:0] mul_ln203_reg_14767;
wire   [0:0] grp_fu_4074_p2;
reg   [0:0] icmp_ln112_reg_14775_pp0_iter1_reg;
reg   [8:0] line_buff_group_1_va_7_reg_14788;
reg   [8:0] line_buff_group_1_va_9_reg_14793;
wire   [15:0] local_mem_group_0_d_q0;
reg   [15:0] local_mem_group_0_d_162_reg_14978;
wire   [15:0] local_mem_group_0_d_1_q0;
reg   [15:0] local_mem_group_0_d_163_reg_14983;
wire   [15:0] local_mem_group_0_d_2_q0;
reg   [15:0] local_mem_group_0_d_164_reg_14988;
wire   [15:0] local_mem_group_0_d_3_q0;
reg   [15:0] local_mem_group_0_d_165_reg_14993;
wire   [15:0] local_mem_group_0_d_4_q0;
reg   [15:0] local_mem_group_0_d_166_reg_14998;
wire   [15:0] local_mem_group_0_d_5_q0;
reg   [15:0] local_mem_group_0_d_167_reg_15003;
wire   [15:0] local_mem_group_0_d_6_q0;
reg   [15:0] local_mem_group_0_d_168_reg_15008;
wire   [15:0] local_mem_group_0_d_7_q0;
reg   [15:0] local_mem_group_0_d_169_reg_15013;
wire   [15:0] local_mem_group_0_d_8_q0;
reg   [15:0] local_mem_group_0_d_170_reg_15018;
wire   [15:0] local_mem_group_0_d_q1;
reg   [15:0] local_mem_group_0_d_225_reg_15023;
wire   [15:0] local_mem_group_0_d_1_q1;
reg   [15:0] local_mem_group_0_d_226_reg_15028;
wire   [15:0] local_mem_group_0_d_2_q1;
reg   [15:0] local_mem_group_0_d_227_reg_15033;
wire   [15:0] local_mem_group_0_d_3_q1;
reg   [15:0] local_mem_group_0_d_228_reg_15038;
wire   [15:0] local_mem_group_0_d_4_q1;
reg   [15:0] local_mem_group_0_d_229_reg_15043;
wire   [15:0] local_mem_group_0_d_5_q1;
reg   [15:0] local_mem_group_0_d_230_reg_15048;
wire   [15:0] local_mem_group_0_d_6_q1;
reg   [15:0] local_mem_group_0_d_231_reg_15053;
wire   [15:0] local_mem_group_0_d_7_q1;
reg   [15:0] local_mem_group_0_d_232_reg_15058;
wire   [15:0] local_mem_group_0_d_8_q1;
reg   [15:0] local_mem_group_0_d_233_reg_15063;
wire   [15:0] local_mem_group_1_d_q0;
reg   [15:0] local_mem_group_1_d_171_reg_15068;
wire   [15:0] local_mem_group_1_d_1_q0;
reg   [15:0] local_mem_group_1_d_172_reg_15073;
wire   [15:0] local_mem_group_1_d_2_q0;
reg   [15:0] local_mem_group_1_d_173_reg_15078;
wire   [15:0] local_mem_group_1_d_3_q0;
reg   [15:0] local_mem_group_1_d_174_reg_15083;
wire   [15:0] local_mem_group_1_d_4_q0;
reg   [15:0] local_mem_group_1_d_175_reg_15088;
wire   [15:0] local_mem_group_1_d_5_q0;
reg   [15:0] local_mem_group_1_d_176_reg_15093;
wire   [15:0] local_mem_group_1_d_6_q0;
reg   [15:0] local_mem_group_1_d_177_reg_15098;
wire   [15:0] local_mem_group_1_d_7_q0;
reg   [15:0] local_mem_group_1_d_178_reg_15103;
wire   [15:0] local_mem_group_1_d_8_q0;
reg   [15:0] local_mem_group_1_d_179_reg_15108;
wire   [15:0] local_mem_group_1_d_q1;
reg   [15:0] local_mem_group_1_d_225_reg_15113;
wire   [15:0] local_mem_group_1_d_1_q1;
reg   [15:0] local_mem_group_1_d_226_reg_15118;
wire   [15:0] local_mem_group_1_d_2_q1;
reg   [15:0] local_mem_group_1_d_227_reg_15123;
wire   [15:0] local_mem_group_1_d_3_q1;
reg   [15:0] local_mem_group_1_d_228_reg_15128;
wire   [15:0] local_mem_group_1_d_4_q1;
reg   [15:0] local_mem_group_1_d_229_reg_15133;
wire   [15:0] local_mem_group_1_d_5_q1;
reg   [15:0] local_mem_group_1_d_230_reg_15138;
wire   [15:0] local_mem_group_1_d_6_q1;
reg   [15:0] local_mem_group_1_d_231_reg_15143;
wire   [15:0] local_mem_group_1_d_7_q1;
reg   [15:0] local_mem_group_1_d_232_reg_15148;
wire   [15:0] local_mem_group_1_d_8_q1;
reg   [15:0] local_mem_group_1_d_233_reg_15153;
wire  signed [63:0] sext_ln203_1_fu_5735_p1;
reg  signed [63:0] sext_ln203_1_reg_15158;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state11_pp0_stage2_iter0;
wire    ap_block_state19_pp0_stage2_iter1;
wire    ap_block_state27_pp0_stage2_iter2;
wire    ap_block_state35_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
reg   [9:0] line_buff_group_0_va_7_reg_15163;
reg   [9:0] line_buff_group_0_va_11_reg_15168;
reg   [15:0] local_mem_group_0_d_243_reg_15353;
reg   [15:0] local_mem_group_0_d_244_reg_15358;
reg   [15:0] local_mem_group_0_d_245_reg_15363;
reg   [15:0] local_mem_group_0_d_246_reg_15368;
reg   [15:0] local_mem_group_0_d_247_reg_15373;
reg   [15:0] local_mem_group_0_d_248_reg_15378;
reg   [15:0] local_mem_group_0_d_249_reg_15383;
reg   [15:0] local_mem_group_0_d_250_reg_15388;
reg   [15:0] local_mem_group_0_d_251_reg_15393;
reg   [15:0] local_mem_group_0_d_297_reg_15398;
reg   [15:0] local_mem_group_0_d_298_reg_15403;
reg   [15:0] local_mem_group_0_d_299_reg_15408;
reg   [15:0] local_mem_group_0_d_300_reg_15413;
reg   [15:0] local_mem_group_0_d_301_reg_15418;
reg   [15:0] local_mem_group_0_d_302_reg_15423;
reg   [15:0] local_mem_group_0_d_303_reg_15428;
reg   [15:0] local_mem_group_0_d_304_reg_15433;
reg   [15:0] local_mem_group_0_d_305_reg_15438;
reg   [15:0] local_mem_group_1_d_243_reg_15443;
reg   [15:0] local_mem_group_1_d_244_reg_15448;
reg   [15:0] local_mem_group_1_d_245_reg_15453;
reg   [15:0] local_mem_group_1_d_246_reg_15458;
reg   [15:0] local_mem_group_1_d_247_reg_15463;
reg   [15:0] local_mem_group_1_d_248_reg_15468;
reg   [15:0] local_mem_group_1_d_249_reg_15473;
reg   [15:0] local_mem_group_1_d_250_reg_15478;
reg   [15:0] local_mem_group_1_d_251_reg_15483;
reg   [15:0] local_mem_group_1_d_297_reg_15488;
reg   [15:0] local_mem_group_1_d_298_reg_15493;
reg   [15:0] local_mem_group_1_d_299_reg_15498;
reg   [15:0] local_mem_group_1_d_300_reg_15503;
reg   [15:0] local_mem_group_1_d_301_reg_15508;
reg   [15:0] local_mem_group_1_d_302_reg_15513;
reg   [15:0] local_mem_group_1_d_303_reg_15518;
reg   [15:0] local_mem_group_1_d_304_reg_15523;
reg   [15:0] local_mem_group_1_d_305_reg_15528;
reg   [9:0] line_buff_group_0_va_4_reg_15533;
wire    ap_block_state12_pp0_stage3_iter0;
wire    ap_block_state20_pp0_stage3_iter1;
wire    ap_block_state28_pp0_stage3_iter2;
reg    ap_block_state36_pp0_stage3_iter3;
reg    ap_block_pp0_stage3_11001;
reg   [9:0] line_buff_group_0_va_5_reg_15538;
reg   [9:0] line_buff_group_0_va_8_reg_15543;
reg   [9:0] line_buff_group_0_va_9_reg_15548;
reg   [9:0] line_buff_group_0_va_12_reg_15553;
reg   [9:0] line_buff_group_0_va_13_reg_15558;
reg   [15:0] local_mem_group_0_d_189_reg_15773;
reg   [15:0] local_mem_group_0_d_190_reg_15778;
reg   [15:0] local_mem_group_0_d_191_reg_15783;
reg   [15:0] local_mem_group_0_d_192_reg_15788;
reg   [15:0] local_mem_group_0_d_193_reg_15793;
reg   [15:0] local_mem_group_0_d_194_reg_15798;
reg   [15:0] local_mem_group_0_d_195_reg_15803;
reg   [15:0] local_mem_group_0_d_196_reg_15808;
reg   [15:0] local_mem_group_0_d_197_reg_15813;
reg   [15:0] local_mem_group_0_d_207_reg_15818;
reg   [15:0] local_mem_group_0_d_208_reg_15823;
reg   [15:0] local_mem_group_0_d_209_reg_15828;
reg   [15:0] local_mem_group_0_d_210_reg_15833;
reg   [15:0] local_mem_group_0_d_211_reg_15838;
reg   [15:0] local_mem_group_0_d_212_reg_15843;
reg   [15:0] local_mem_group_0_d_213_reg_15848;
reg   [15:0] local_mem_group_0_d_214_reg_15853;
reg   [15:0] local_mem_group_0_d_215_reg_15858;
reg   [15:0] local_mem_group_1_d_189_reg_15863;
reg   [15:0] local_mem_group_1_d_190_reg_15868;
reg   [15:0] local_mem_group_1_d_191_reg_15873;
reg   [15:0] local_mem_group_1_d_192_reg_15878;
reg   [15:0] local_mem_group_1_d_193_reg_15883;
reg   [15:0] local_mem_group_1_d_194_reg_15888;
reg   [15:0] local_mem_group_1_d_195_reg_15893;
reg   [15:0] local_mem_group_1_d_196_reg_15898;
reg   [15:0] local_mem_group_1_d_197_reg_15903;
reg   [15:0] local_mem_group_1_d_207_reg_15908;
reg   [15:0] local_mem_group_1_d_208_reg_15913;
reg   [15:0] local_mem_group_1_d_209_reg_15918;
reg   [15:0] local_mem_group_1_d_210_reg_15923;
reg   [15:0] local_mem_group_1_d_211_reg_15928;
reg   [15:0] local_mem_group_1_d_212_reg_15933;
reg   [15:0] local_mem_group_1_d_213_reg_15938;
reg   [15:0] local_mem_group_1_d_214_reg_15943;
reg   [15:0] local_mem_group_1_d_215_reg_15948;
wire   [2:0] select_ln68_fu_5905_p3;
reg   [2:0] select_ln68_reg_15953;
wire    ap_block_state13_pp0_stage4_iter0;
wire    ap_block_state21_pp0_stage4_iter1;
wire    ap_block_state29_pp0_stage4_iter2;
reg    ap_block_state37_pp0_stage4_iter3;
reg    ap_block_pp0_stage4_11001;
reg   [9:0] line_buff_group_0_va_6_reg_15958;
reg   [9:0] line_buff_group_0_va_10_reg_15963;
reg   [9:0] line_buff_group_0_va_14_reg_15968;
wire   [15:0] line_buff_group_1_va_q0;
reg   [15:0] kernel_window_1_val_18_reg_15978;
wire   [15:0] line_buff_group_1_va_q1;
reg   [15:0] kernel_window_1_val_19_reg_15983;
wire   [15:0] line_buff_group_1_va_1_q0;
reg   [15:0] kernel_window_1_val_21_reg_15988;
wire   [15:0] line_buff_group_1_va_1_q1;
reg   [15:0] kernel_window_1_val_22_reg_15993;
wire   [15:0] line_buff_group_1_va_2_q0;
reg   [15:0] kernel_window_1_val_24_reg_16003;
wire   [15:0] line_buff_group_1_va_2_q1;
reg   [15:0] kernel_window_1_val_25_reg_16008;
reg   [15:0] local_mem_group_0_d_261_reg_16198;
reg   [15:0] local_mem_group_0_d_262_reg_16203;
reg   [15:0] local_mem_group_0_d_263_reg_16208;
reg   [15:0] local_mem_group_0_d_264_reg_16213;
reg   [15:0] local_mem_group_0_d_265_reg_16218;
reg   [15:0] local_mem_group_0_d_266_reg_16223;
reg   [15:0] local_mem_group_0_d_267_reg_16228;
reg   [15:0] local_mem_group_0_d_268_reg_16233;
reg   [15:0] local_mem_group_0_d_269_reg_16238;
reg   [15:0] local_mem_group_0_d_279_reg_16243;
reg   [15:0] local_mem_group_0_d_280_reg_16248;
reg   [15:0] local_mem_group_0_d_281_reg_16253;
reg   [15:0] local_mem_group_0_d_282_reg_16258;
reg   [15:0] local_mem_group_0_d_283_reg_16263;
reg   [15:0] local_mem_group_0_d_284_reg_16268;
reg   [15:0] local_mem_group_0_d_285_reg_16273;
reg   [15:0] local_mem_group_0_d_286_reg_16278;
reg   [15:0] local_mem_group_0_d_287_reg_16283;
reg   [15:0] local_mem_group_1_d_261_reg_16288;
reg   [15:0] local_mem_group_1_d_262_reg_16293;
reg   [15:0] local_mem_group_1_d_263_reg_16298;
reg   [15:0] local_mem_group_1_d_264_reg_16303;
reg   [15:0] local_mem_group_1_d_265_reg_16308;
reg   [15:0] local_mem_group_1_d_266_reg_16313;
reg   [15:0] local_mem_group_1_d_267_reg_16318;
reg   [15:0] local_mem_group_1_d_268_reg_16323;
reg   [15:0] local_mem_group_1_d_269_reg_16328;
reg   [15:0] local_mem_group_1_d_279_reg_16333;
reg   [15:0] local_mem_group_1_d_280_reg_16338;
reg   [15:0] local_mem_group_1_d_281_reg_16343;
reg   [15:0] local_mem_group_1_d_282_reg_16348;
reg   [15:0] local_mem_group_1_d_283_reg_16353;
reg   [15:0] local_mem_group_1_d_284_reg_16358;
reg   [15:0] local_mem_group_1_d_285_reg_16363;
reg   [15:0] local_mem_group_1_d_286_reg_16368;
reg   [15:0] local_mem_group_1_d_287_reg_16373;
wire   [15:0] line_buff_group_0_va_q0;
reg   [15:0] kernel_window_0_val_s_reg_16378;
wire    ap_block_state14_pp0_stage5_iter0;
wire    ap_block_state22_pp0_stage5_iter1;
wire    ap_block_state30_pp0_stage5_iter2;
reg    ap_block_state38_pp0_stage5_iter3;
reg    ap_block_pp0_stage5_11001;
wire   [15:0] line_buff_group_0_va_q1;
reg   [15:0] kernel_window_0_val_1_reg_16383;
wire   [15:0] line_buff_group_0_va_1_q0;
reg   [15:0] kernel_window_0_val_3_reg_16388;
wire   [15:0] line_buff_group_0_va_1_q1;
reg   [15:0] kernel_window_0_val_4_reg_16393;
wire   [15:0] line_buff_group_0_va_2_q0;
reg   [15:0] kernel_window_0_val_6_reg_16398;
wire   [15:0] line_buff_group_0_va_2_q1;
reg   [15:0] kernel_window_0_val_7_reg_16403;
reg   [15:0] window_group_1_0_va_reg_16408;
reg   [15:0] window_group_1_0_va_1_reg_16413;
reg   [15:0] window_group_1_0_va_2_reg_16418;
reg   [15:0] window_group_1_0_va_3_reg_16423;
reg   [15:0] window_group_1_0_va_4_reg_16428;
reg   [15:0] window_group_1_0_va_5_reg_16433;
reg   [15:0] window_group_1_0_va_6_reg_16438;
reg   [15:0] window_group_1_0_va_7_reg_16443;
reg   [15:0] window_group_1_0_va_8_reg_16448;
reg   [15:0] window_group_1_1_va_reg_16453;
reg   [15:0] window_group_1_1_va_1_reg_16458;
reg   [15:0] window_group_1_1_va_2_reg_16463;
reg   [15:0] window_group_1_1_va_3_reg_16468;
reg   [15:0] window_group_1_1_va_4_reg_16473;
reg   [15:0] window_group_1_1_va_5_reg_16478;
reg   [15:0] window_group_1_1_va_6_reg_16483;
reg   [15:0] window_group_1_1_va_7_reg_16488;
reg   [15:0] window_group_1_1_va_8_reg_16493;
reg   [15:0] window_group_1_2_va_reg_16498;
reg   [15:0] window_group_1_2_va_1_reg_16503;
reg   [15:0] window_group_1_2_va_2_reg_16508;
reg   [15:0] window_group_1_2_va_3_reg_16513;
reg   [15:0] window_group_1_2_va_4_reg_16518;
reg   [15:0] window_group_1_2_va_5_reg_16523;
reg   [15:0] window_group_1_2_va_6_reg_16528;
reg   [15:0] window_group_1_2_va_7_reg_16533;
reg   [15:0] window_group_1_2_va_8_reg_16538;
reg   [15:0] window_group_1_3_va_reg_16543;
reg   [15:0] window_group_1_3_va_1_reg_16548;
reg   [15:0] window_group_1_3_va_2_reg_16553;
reg   [15:0] window_group_1_3_va_3_reg_16558;
reg   [15:0] window_group_1_3_va_4_reg_16563;
reg   [15:0] window_group_1_3_va_5_reg_16568;
reg   [15:0] window_group_1_3_va_6_reg_16573;
reg   [15:0] window_group_1_3_va_7_reg_16578;
reg   [15:0] window_group_1_3_va_8_reg_16583;
reg   [15:0] window_group_1_4_va_reg_16588;
reg   [15:0] window_group_1_4_va_1_reg_16593;
reg   [15:0] window_group_1_4_va_2_reg_16598;
reg   [15:0] window_group_1_4_va_3_reg_16603;
reg   [15:0] window_group_1_4_va_4_reg_16608;
reg   [15:0] window_group_1_4_va_5_reg_16613;
reg   [15:0] window_group_1_4_va_6_reg_16618;
reg   [15:0] window_group_1_4_va_7_reg_16623;
reg   [15:0] window_group_1_4_va_8_reg_16628;
reg   [15:0] window_group_1_5_va_reg_16633;
reg   [15:0] window_group_1_5_va_1_reg_16638;
reg   [15:0] window_group_1_5_va_2_reg_16643;
reg   [15:0] window_group_1_5_va_3_reg_16648;
reg   [15:0] window_group_1_5_va_4_reg_16653;
reg   [15:0] window_group_1_5_va_5_reg_16658;
reg   [15:0] window_group_1_5_va_6_reg_16663;
reg   [15:0] window_group_1_5_va_7_reg_16668;
reg   [15:0] window_group_1_5_va_8_reg_16673;
reg   [15:0] window_group_1_6_va_reg_16678;
reg   [15:0] window_group_1_6_va_1_reg_16683;
reg   [15:0] window_group_1_6_va_2_reg_16688;
reg   [15:0] window_group_1_6_va_3_reg_16693;
reg   [15:0] window_group_1_6_va_4_reg_16698;
reg   [15:0] window_group_1_6_va_5_reg_16703;
reg   [15:0] window_group_1_6_va_6_reg_16708;
reg   [15:0] window_group_1_6_va_7_reg_16713;
reg   [15:0] window_group_1_6_va_8_reg_16718;
reg   [15:0] window_group_1_7_va_reg_16723;
reg   [15:0] window_group_1_7_va_1_reg_16728;
reg   [15:0] window_group_1_7_va_2_reg_16733;
reg   [15:0] window_group_1_7_va_3_reg_16738;
reg   [15:0] window_group_1_7_va_4_reg_16743;
reg   [15:0] window_group_1_7_va_5_reg_16748;
reg   [15:0] window_group_1_7_va_6_reg_16753;
reg   [15:0] window_group_1_7_va_7_reg_16758;
reg   [15:0] window_group_1_7_va_8_reg_16763;
reg   [15:0] window_group_1_8_va_reg_16768;
reg   [15:0] window_group_1_8_va_1_reg_16773;
reg   [15:0] window_group_1_8_va_2_reg_16778;
reg   [15:0] window_group_1_8_va_3_reg_16783;
reg   [15:0] window_group_1_8_va_4_reg_16788;
reg   [15:0] window_group_1_8_va_5_reg_16793;
reg   [15:0] window_group_1_8_va_6_reg_16798;
reg   [15:0] window_group_1_8_va_7_reg_16803;
reg   [15:0] window_group_1_8_va_8_reg_16808;
reg   [15:0] window_group_1_9_va_reg_16813;
reg   [15:0] window_group_1_9_va_1_reg_16818;
reg   [15:0] window_group_1_9_va_2_reg_16823;
reg   [15:0] window_group_1_9_va_3_reg_16828;
reg   [15:0] window_group_1_9_va_4_reg_16833;
reg   [15:0] window_group_1_9_va_5_reg_16838;
reg   [15:0] window_group_1_9_va_6_reg_16843;
reg   [15:0] window_group_1_9_va_7_reg_16848;
reg   [15:0] window_group_1_9_va_8_reg_16853;
reg   [15:0] window_group_1_10_v_reg_16858;
reg   [15:0] window_group_1_10_v_1_reg_16863;
reg   [15:0] window_group_1_10_v_2_reg_16868;
reg   [15:0] window_group_1_10_v_3_reg_16873;
reg   [15:0] window_group_1_10_v_4_reg_16878;
reg   [15:0] window_group_1_10_v_5_reg_16883;
reg   [15:0] window_group_1_10_v_6_reg_16888;
reg   [15:0] window_group_1_10_v_7_reg_16893;
reg   [15:0] window_group_1_10_v_8_reg_16898;
reg   [15:0] window_group_1_11_v_reg_16903;
reg   [15:0] window_group_1_11_v_1_reg_16908;
reg   [15:0] window_group_1_11_v_2_reg_16913;
reg   [15:0] window_group_1_11_v_3_reg_16918;
reg   [15:0] window_group_1_11_v_4_reg_16923;
reg   [15:0] window_group_1_11_v_5_reg_16928;
reg   [15:0] window_group_1_11_v_6_reg_16933;
reg   [15:0] window_group_1_11_v_7_reg_16938;
reg   [15:0] window_group_1_11_v_8_reg_16943;
reg   [15:0] window_group_1_12_v_reg_16948;
reg   [15:0] window_group_1_12_v_1_reg_16953;
reg   [15:0] window_group_1_12_v_2_reg_16958;
reg   [15:0] window_group_1_12_v_3_reg_16963;
reg   [15:0] window_group_1_12_v_4_reg_16968;
reg   [15:0] window_group_1_12_v_5_reg_16973;
reg   [15:0] window_group_1_12_v_6_reg_16978;
reg   [15:0] window_group_1_12_v_7_reg_16983;
reg   [15:0] window_group_1_12_v_8_reg_16988;
reg   [15:0] window_group_1_13_v_reg_16993;
reg   [15:0] window_group_1_13_v_1_reg_16998;
reg   [15:0] window_group_1_13_v_2_reg_17003;
reg   [15:0] window_group_1_13_v_3_reg_17008;
reg   [15:0] window_group_1_13_v_4_reg_17013;
reg   [15:0] window_group_1_13_v_5_reg_17018;
reg   [15:0] window_group_1_13_v_6_reg_17023;
reg   [15:0] window_group_1_13_v_7_reg_17028;
reg   [15:0] window_group_1_13_v_8_reg_17033;
reg   [15:0] window_group_1_14_v_reg_17038;
reg   [15:0] window_group_1_14_v_1_reg_17043;
reg   [15:0] window_group_1_14_v_2_reg_17048;
reg   [15:0] window_group_1_14_v_3_reg_17053;
reg   [15:0] window_group_1_14_v_4_reg_17058;
reg   [15:0] window_group_1_14_v_5_reg_17063;
reg   [15:0] window_group_1_14_v_6_reg_17068;
reg   [15:0] window_group_1_14_v_7_reg_17073;
reg   [15:0] window_group_1_14_v_8_reg_17078;
reg   [15:0] window_group_1_15_v_reg_17083;
reg   [15:0] window_group_1_15_v_1_reg_17088;
reg   [15:0] window_group_1_15_v_2_reg_17093;
reg   [15:0] window_group_1_15_v_3_reg_17098;
reg   [15:0] window_group_1_15_v_4_reg_17103;
reg   [15:0] window_group_1_15_v_5_reg_17108;
reg   [15:0] window_group_1_15_v_6_reg_17113;
reg   [15:0] window_group_1_15_v_7_reg_17118;
reg   [15:0] window_group_1_15_v_8_reg_17123;
wire   [3:0] zext_ln142_2_fu_6080_p1;
reg   [3:0] zext_ln142_2_reg_17128;
reg   [15:0] local_mem_group_0_d_171_reg_17313;
reg   [15:0] local_mem_group_0_d_172_reg_17318;
reg   [15:0] local_mem_group_0_d_173_reg_17323;
reg   [15:0] local_mem_group_0_d_174_reg_17328;
reg   [15:0] local_mem_group_0_d_175_reg_17333;
reg   [15:0] local_mem_group_0_d_176_reg_17338;
reg   [15:0] local_mem_group_0_d_177_reg_17343;
reg   [15:0] local_mem_group_0_d_178_reg_17348;
reg   [15:0] local_mem_group_0_d_179_reg_17353;
reg   [15:0] local_mem_group_0_d_234_reg_17358;
reg   [15:0] local_mem_group_0_d_235_reg_17363;
reg   [15:0] local_mem_group_0_d_236_reg_17368;
reg   [15:0] local_mem_group_0_d_237_reg_17373;
reg   [15:0] local_mem_group_0_d_238_reg_17378;
reg   [15:0] local_mem_group_0_d_239_reg_17383;
reg   [15:0] local_mem_group_0_d_240_reg_17388;
reg   [15:0] local_mem_group_0_d_241_reg_17393;
reg   [15:0] local_mem_group_0_d_242_reg_17398;
reg   [15:0] local_mem_group_1_d_162_reg_17403;
reg   [15:0] local_mem_group_1_d_163_reg_17408;
reg   [15:0] local_mem_group_1_d_164_reg_17413;
reg   [15:0] local_mem_group_1_d_165_reg_17418;
reg   [15:0] local_mem_group_1_d_166_reg_17423;
reg   [15:0] local_mem_group_1_d_167_reg_17428;
reg   [15:0] local_mem_group_1_d_168_reg_17433;
reg   [15:0] local_mem_group_1_d_169_reg_17438;
reg   [15:0] local_mem_group_1_d_170_reg_17443;
reg   [15:0] local_mem_group_1_d_234_reg_17448;
reg   [15:0] local_mem_group_1_d_235_reg_17453;
reg   [15:0] local_mem_group_1_d_236_reg_17458;
reg   [15:0] local_mem_group_1_d_237_reg_17463;
reg   [15:0] local_mem_group_1_d_238_reg_17468;
reg   [15:0] local_mem_group_1_d_239_reg_17473;
reg   [15:0] local_mem_group_1_d_240_reg_17478;
reg   [15:0] local_mem_group_1_d_241_reg_17483;
reg   [15:0] local_mem_group_1_d_242_reg_17488;
reg   [15:0] window_group_0_0_va_reg_17493;
reg   [15:0] window_group_0_0_va_1_reg_17498;
reg   [15:0] window_group_0_0_va_2_reg_17503;
reg   [15:0] window_group_0_0_va_3_reg_17508;
reg   [15:0] window_group_0_0_va_4_reg_17513;
reg   [15:0] window_group_0_0_va_5_reg_17518;
reg   [15:0] window_group_0_0_va_6_reg_17523;
reg   [15:0] window_group_0_0_va_7_reg_17528;
reg   [15:0] window_group_0_0_va_8_reg_17533;
reg   [15:0] window_group_0_1_va_reg_17538;
reg   [15:0] window_group_0_1_va_1_reg_17543;
reg   [15:0] window_group_0_1_va_2_reg_17548;
reg   [15:0] window_group_0_1_va_3_reg_17553;
reg   [15:0] window_group_0_1_va_4_reg_17558;
reg   [15:0] window_group_0_1_va_5_reg_17563;
reg   [15:0] window_group_0_1_va_6_reg_17568;
reg   [15:0] window_group_0_1_va_7_reg_17573;
reg   [15:0] window_group_0_1_va_8_reg_17578;
reg   [15:0] window_group_0_2_va_reg_17583;
reg   [15:0] window_group_0_2_va_1_reg_17588;
reg   [15:0] window_group_0_2_va_2_reg_17593;
reg   [15:0] window_group_0_2_va_3_reg_17598;
reg   [15:0] window_group_0_2_va_4_reg_17603;
reg   [15:0] window_group_0_2_va_5_reg_17608;
reg   [15:0] window_group_0_2_va_6_reg_17613;
reg   [15:0] window_group_0_2_va_7_reg_17618;
reg   [15:0] window_group_0_2_va_8_reg_17623;
reg   [15:0] window_group_0_3_va_reg_17628;
reg   [15:0] window_group_0_3_va_1_reg_17633;
reg   [15:0] window_group_0_3_va_2_reg_17638;
reg   [15:0] window_group_0_3_va_3_reg_17643;
reg   [15:0] window_group_0_3_va_4_reg_17648;
reg   [15:0] window_group_0_3_va_5_reg_17653;
reg   [15:0] window_group_0_3_va_6_reg_17658;
reg   [15:0] window_group_0_3_va_7_reg_17663;
reg   [15:0] window_group_0_3_va_8_reg_17668;
reg   [15:0] window_group_0_4_va_reg_17673;
reg   [15:0] window_group_0_4_va_1_reg_17678;
reg   [15:0] window_group_0_4_va_2_reg_17683;
reg   [15:0] window_group_0_4_va_3_reg_17688;
reg   [15:0] window_group_0_4_va_4_reg_17693;
reg   [15:0] window_group_0_4_va_5_reg_17698;
reg   [15:0] window_group_0_4_va_6_reg_17703;
reg   [15:0] window_group_0_4_va_7_reg_17708;
reg   [15:0] window_group_0_4_va_8_reg_17713;
reg   [15:0] window_group_0_5_va_reg_17718;
reg   [15:0] window_group_0_5_va_1_reg_17723;
reg   [15:0] window_group_0_5_va_2_reg_17728;
reg   [15:0] window_group_0_5_va_3_reg_17733;
reg   [15:0] window_group_0_5_va_4_reg_17738;
reg   [15:0] window_group_0_5_va_5_reg_17743;
reg   [15:0] window_group_0_5_va_6_reg_17748;
reg   [15:0] window_group_0_5_va_7_reg_17753;
reg   [15:0] window_group_0_5_va_8_reg_17758;
reg   [15:0] window_group_0_6_va_reg_17763;
reg   [15:0] window_group_0_6_va_1_reg_17768;
reg   [15:0] window_group_0_6_va_2_reg_17773;
reg   [15:0] window_group_0_6_va_3_reg_17778;
reg   [15:0] window_group_0_6_va_4_reg_17783;
reg   [15:0] window_group_0_6_va_5_reg_17788;
reg   [15:0] window_group_0_6_va_6_reg_17793;
reg   [15:0] window_group_0_6_va_7_reg_17798;
reg   [15:0] window_group_0_6_va_8_reg_17803;
reg   [15:0] window_group_0_7_va_reg_17808;
reg   [15:0] window_group_0_7_va_1_reg_17813;
reg   [15:0] window_group_0_7_va_2_reg_17818;
reg   [15:0] window_group_0_7_va_3_reg_17823;
reg   [15:0] window_group_0_7_va_4_reg_17828;
reg   [15:0] window_group_0_7_va_5_reg_17833;
reg   [15:0] window_group_0_7_va_6_reg_17838;
reg   [15:0] window_group_0_7_va_7_reg_17843;
reg   [15:0] window_group_0_7_va_8_reg_17848;
reg   [15:0] window_group_0_8_va_reg_17853;
reg   [15:0] window_group_0_8_va_1_reg_17858;
reg   [15:0] window_group_0_8_va_2_reg_17863;
reg   [15:0] window_group_0_8_va_3_reg_17868;
reg   [15:0] window_group_0_8_va_4_reg_17873;
reg   [15:0] window_group_0_8_va_5_reg_17878;
reg   [15:0] window_group_0_8_va_6_reg_17883;
reg   [15:0] window_group_0_8_va_7_reg_17888;
reg   [15:0] window_group_0_8_va_8_reg_17893;
reg   [15:0] window_group_0_9_va_reg_17898;
reg   [15:0] window_group_0_9_va_1_reg_17903;
reg   [15:0] window_group_0_9_va_2_reg_17908;
reg   [15:0] window_group_0_9_va_3_reg_17913;
reg   [15:0] window_group_0_9_va_4_reg_17918;
reg   [15:0] window_group_0_9_va_5_reg_17923;
reg   [15:0] window_group_0_9_va_6_reg_17928;
reg   [15:0] window_group_0_9_va_7_reg_17933;
reg   [15:0] window_group_0_9_va_8_reg_17938;
reg   [15:0] window_group_0_10_v_reg_17943;
reg   [15:0] window_group_0_10_v_1_reg_17948;
reg   [15:0] window_group_0_10_v_2_reg_17953;
reg   [15:0] window_group_0_10_v_3_reg_17958;
reg   [15:0] window_group_0_10_v_4_reg_17963;
reg   [15:0] window_group_0_10_v_5_reg_17968;
reg   [15:0] window_group_0_10_v_6_reg_17973;
reg   [15:0] window_group_0_10_v_7_reg_17978;
reg   [15:0] window_group_0_10_v_8_reg_17983;
reg   [15:0] window_group_0_11_v_reg_17988;
reg   [15:0] window_group_0_11_v_1_reg_17993;
reg   [15:0] window_group_0_11_v_2_reg_17998;
reg   [15:0] window_group_0_11_v_3_reg_18003;
reg   [15:0] window_group_0_11_v_4_reg_18008;
reg   [15:0] window_group_0_11_v_5_reg_18013;
reg   [15:0] window_group_0_11_v_6_reg_18018;
reg   [15:0] window_group_0_11_v_7_reg_18023;
reg   [15:0] window_group_0_11_v_8_reg_18028;
reg   [15:0] window_group_0_12_v_reg_18033;
reg   [15:0] window_group_0_12_v_1_reg_18038;
reg   [15:0] window_group_0_12_v_2_reg_18043;
reg   [15:0] window_group_0_12_v_3_reg_18048;
reg   [15:0] window_group_0_12_v_4_reg_18053;
reg   [15:0] window_group_0_12_v_5_reg_18058;
reg   [15:0] window_group_0_12_v_6_reg_18063;
reg   [15:0] window_group_0_12_v_7_reg_18068;
reg   [15:0] window_group_0_12_v_8_reg_18073;
reg   [15:0] window_group_0_13_v_reg_18078;
reg   [15:0] window_group_0_13_v_1_reg_18083;
reg   [15:0] window_group_0_13_v_2_reg_18088;
reg   [15:0] window_group_0_13_v_3_reg_18093;
reg   [15:0] window_group_0_13_v_4_reg_18098;
reg   [15:0] window_group_0_13_v_5_reg_18103;
reg   [15:0] window_group_0_13_v_6_reg_18108;
reg   [15:0] window_group_0_13_v_7_reg_18113;
reg   [15:0] window_group_0_13_v_8_reg_18118;
reg   [15:0] window_group_0_14_v_reg_18123;
reg   [15:0] window_group_0_14_v_1_reg_18128;
reg   [15:0] window_group_0_14_v_2_reg_18133;
reg   [15:0] window_group_0_14_v_3_reg_18138;
reg   [15:0] window_group_0_14_v_4_reg_18143;
reg   [15:0] window_group_0_14_v_5_reg_18148;
reg   [15:0] window_group_0_14_v_6_reg_18153;
reg   [15:0] window_group_0_14_v_7_reg_18158;
reg   [15:0] window_group_0_14_v_8_reg_18163;
reg   [15:0] window_group_0_15_v_reg_18168;
reg   [15:0] window_group_0_15_v_1_reg_18173;
reg   [15:0] window_group_0_15_v_2_reg_18178;
reg   [15:0] window_group_0_15_v_3_reg_18183;
reg   [15:0] window_group_0_15_v_4_reg_18188;
reg   [15:0] window_group_0_15_v_5_reg_18193;
reg   [15:0] window_group_0_15_v_6_reg_18198;
reg   [15:0] window_group_0_15_v_7_reg_18203;
reg   [15:0] window_group_0_15_v_8_reg_18208;
wire   [4:0] zext_ln142_1_fu_6142_p1;
reg   [4:0] zext_ln142_1_reg_18213;
reg   [15:0] local_mem_group_0_d_180_reg_18399;
reg   [15:0] local_mem_group_0_d_181_reg_18404;
reg   [15:0] local_mem_group_0_d_182_reg_18409;
reg   [15:0] local_mem_group_0_d_183_reg_18414;
reg   [15:0] local_mem_group_0_d_184_reg_18419;
reg   [15:0] local_mem_group_0_d_185_reg_18424;
reg   [15:0] local_mem_group_0_d_186_reg_18429;
reg   [15:0] local_mem_group_0_d_187_reg_18434;
reg   [15:0] local_mem_group_0_d_188_reg_18439;
reg   [15:0] local_mem_group_0_d_198_reg_18444;
reg   [15:0] local_mem_group_0_d_199_reg_18449;
reg   [15:0] local_mem_group_0_d_200_reg_18454;
reg   [15:0] local_mem_group_0_d_201_reg_18459;
reg   [15:0] local_mem_group_0_d_202_reg_18464;
reg   [15:0] local_mem_group_0_d_203_reg_18469;
reg   [15:0] local_mem_group_0_d_204_reg_18474;
reg   [15:0] local_mem_group_0_d_205_reg_18479;
reg   [15:0] local_mem_group_0_d_206_reg_18484;
reg   [15:0] local_mem_group_1_d_180_reg_18489;
reg   [15:0] local_mem_group_1_d_181_reg_18494;
reg   [15:0] local_mem_group_1_d_182_reg_18499;
reg   [15:0] local_mem_group_1_d_183_reg_18504;
reg   [15:0] local_mem_group_1_d_184_reg_18509;
reg   [15:0] local_mem_group_1_d_185_reg_18514;
reg   [15:0] local_mem_group_1_d_186_reg_18519;
reg   [15:0] local_mem_group_1_d_187_reg_18524;
reg   [15:0] local_mem_group_1_d_188_reg_18529;
reg   [15:0] local_mem_group_1_d_198_reg_18534;
reg   [15:0] local_mem_group_1_d_199_reg_18539;
reg   [15:0] local_mem_group_1_d_200_reg_18544;
reg   [15:0] local_mem_group_1_d_201_reg_18549;
reg   [15:0] local_mem_group_1_d_202_reg_18554;
reg   [15:0] local_mem_group_1_d_203_reg_18559;
reg   [15:0] local_mem_group_1_d_204_reg_18564;
reg   [15:0] local_mem_group_1_d_205_reg_18569;
reg   [15:0] local_mem_group_1_d_206_reg_18574;
reg   [15:0] local_mem_group_0_d_216_reg_18759;
reg   [15:0] local_mem_group_0_d_217_reg_18764;
reg   [15:0] local_mem_group_0_d_218_reg_18769;
reg   [15:0] local_mem_group_0_d_219_reg_18774;
reg   [15:0] local_mem_group_0_d_220_reg_18779;
reg   [15:0] local_mem_group_0_d_221_reg_18784;
reg   [15:0] local_mem_group_0_d_222_reg_18789;
reg   [15:0] local_mem_group_0_d_223_reg_18794;
reg   [15:0] local_mem_group_0_d_224_reg_18799;
reg   [15:0] local_mem_group_0_d_252_reg_18804;
reg   [15:0] local_mem_group_0_d_253_reg_18809;
reg   [15:0] local_mem_group_0_d_254_reg_18814;
reg   [15:0] local_mem_group_0_d_255_reg_18819;
reg   [15:0] local_mem_group_0_d_256_reg_18824;
reg   [15:0] local_mem_group_0_d_257_reg_18829;
reg   [15:0] local_mem_group_0_d_258_reg_18834;
reg   [15:0] local_mem_group_0_d_259_reg_18839;
reg   [15:0] local_mem_group_0_d_260_reg_18844;
reg   [15:0] local_mem_group_1_d_216_reg_18849;
reg   [15:0] local_mem_group_1_d_217_reg_18854;
reg   [15:0] local_mem_group_1_d_218_reg_18859;
reg   [15:0] local_mem_group_1_d_219_reg_18864;
reg   [15:0] local_mem_group_1_d_220_reg_18869;
reg   [15:0] local_mem_group_1_d_221_reg_18874;
reg   [15:0] local_mem_group_1_d_222_reg_18879;
reg   [15:0] local_mem_group_1_d_223_reg_18884;
reg   [15:0] local_mem_group_1_d_224_reg_18889;
reg   [15:0] local_mem_group_1_d_252_reg_18894;
reg   [15:0] local_mem_group_1_d_253_reg_18899;
reg   [15:0] local_mem_group_1_d_254_reg_18904;
reg   [15:0] local_mem_group_1_d_255_reg_18909;
reg   [15:0] local_mem_group_1_d_256_reg_18914;
reg   [15:0] local_mem_group_1_d_257_reg_18919;
reg   [15:0] local_mem_group_1_d_258_reg_18924;
reg   [15:0] local_mem_group_1_d_259_reg_18929;
reg   [15:0] local_mem_group_1_d_260_reg_18934;
wire   [1:0] input_ch_idx_fu_6254_p2;
reg   [1:0] input_ch_idx_reg_18939;
wire   [10:0] select_ln71_7_fu_6259_p3;
reg   [10:0] select_ln71_7_reg_18944;
reg   [15:0] local_mem_group_0_d_270_reg_18949;
reg   [15:0] local_mem_group_0_d_271_reg_18954;
reg   [15:0] local_mem_group_0_d_272_reg_18959;
reg   [15:0] local_mem_group_0_d_273_reg_18964;
reg   [15:0] local_mem_group_0_d_274_reg_18969;
reg   [15:0] local_mem_group_0_d_275_reg_18974;
reg   [15:0] local_mem_group_0_d_276_reg_18979;
reg   [15:0] local_mem_group_0_d_277_reg_18984;
reg   [15:0] local_mem_group_0_d_278_reg_18989;
reg   [15:0] local_mem_group_0_d_288_reg_18994;
reg   [15:0] local_mem_group_0_d_289_reg_18999;
reg   [15:0] local_mem_group_0_d_290_reg_19004;
reg   [15:0] local_mem_group_0_d_291_reg_19009;
reg   [15:0] local_mem_group_0_d_292_reg_19014;
reg   [15:0] local_mem_group_0_d_293_reg_19019;
reg   [15:0] local_mem_group_0_d_294_reg_19024;
reg   [15:0] local_mem_group_0_d_295_reg_19029;
reg   [15:0] local_mem_group_0_d_296_reg_19034;
reg   [15:0] local_mem_group_1_d_270_reg_19039;
reg   [15:0] local_mem_group_1_d_271_reg_19044;
reg   [15:0] local_mem_group_1_d_272_reg_19049;
reg   [15:0] local_mem_group_1_d_273_reg_19054;
reg   [15:0] local_mem_group_1_d_274_reg_19059;
reg   [15:0] local_mem_group_1_d_275_reg_19064;
reg   [15:0] local_mem_group_1_d_276_reg_19069;
reg   [15:0] local_mem_group_1_d_277_reg_19074;
reg   [15:0] local_mem_group_1_d_278_reg_19079;
reg   [15:0] local_mem_group_1_d_288_reg_19084;
reg   [15:0] local_mem_group_1_d_289_reg_19089;
reg   [15:0] local_mem_group_1_d_290_reg_19094;
reg   [15:0] local_mem_group_1_d_291_reg_19099;
reg   [15:0] local_mem_group_1_d_292_reg_19104;
reg   [15:0] local_mem_group_1_d_293_reg_19109;
reg   [15:0] local_mem_group_1_d_294_reg_19114;
reg   [15:0] local_mem_group_1_d_295_reg_19119;
reg   [15:0] local_mem_group_1_d_296_reg_19124;
reg   [3:0] tmp_keep_V_1_load_reg_19129;
reg   [3:0] tmp_keep_V_1_load_reg_19129_pp0_iter2_reg;
reg   [3:0] tmp_keep_V_1_load_reg_19129_pp0_iter3_reg;
reg   [3:0] tmp_strb_V_1_load_reg_19134;
reg   [3:0] tmp_strb_V_1_load_reg_19134_pp0_iter2_reg;
reg   [3:0] tmp_strb_V_1_load_reg_19134_pp0_iter3_reg;
reg   [1:0] tmp_user_V_1_load_reg_19139;
reg   [1:0] tmp_user_V_1_load_reg_19139_pp0_iter2_reg;
reg   [1:0] tmp_user_V_1_load_reg_19139_pp0_iter3_reg;
reg   [4:0] tmp_id_V_1_load_reg_19144;
reg   [4:0] tmp_id_V_1_load_reg_19144_pp0_iter2_reg;
reg   [4:0] tmp_id_V_1_load_reg_19144_pp0_iter3_reg;
reg   [5:0] tmp_dest_V_1_load_reg_19149;
reg   [5:0] tmp_dest_V_1_load_reg_19149_pp0_iter2_reg;
reg   [5:0] tmp_dest_V_1_load_reg_19149_pp0_iter3_reg;
wire   [0:0] icmp_ln130_fu_6283_p2;
reg   [0:0] icmp_ln130_reg_19154;
wire  signed [15:0] select_ln130_fu_6288_p3;
reg  signed [15:0] select_ln130_reg_19186;
wire  signed [15:0] select_ln130_8_fu_6315_p3;
reg  signed [15:0] select_ln130_8_reg_19192;
wire  signed [15:0] select_ln130_16_fu_6342_p3;
reg  signed [15:0] select_ln130_16_reg_19198;
wire  signed [15:0] select_ln130_24_fu_6369_p3;
reg  signed [15:0] select_ln130_24_reg_19204;
wire  signed [15:0] select_ln340_16_fu_6485_p3;
reg  signed [15:0] select_ln340_16_reg_19210;
wire  signed [15:0] select_ln340_23_fu_6586_p3;
reg  signed [15:0] select_ln340_23_reg_19216;
wire  signed [15:0] select_ln340_20_fu_6734_p3;
reg  signed [15:0] select_ln340_20_reg_19222;
wire  signed [15:0] select_ln130_2_fu_6745_p3;
reg  signed [15:0] select_ln130_2_reg_19229;
wire   [15:0] add_ln703_3_fu_6788_p2;
reg   [15:0] add_ln703_3_reg_19234;
wire   [0:0] and_ln785_1_fu_6829_p2;
reg   [0:0] and_ln785_1_reg_19240;
wire   [0:0] and_ln786_19_fu_6853_p2;
reg   [0:0] and_ln786_19_reg_19246;
wire  signed [15:0] select_ln340_29_fu_6956_p3;
reg  signed [15:0] select_ln340_29_reg_19253;
wire  signed [15:0] select_ln340_35_fu_7057_p3;
reg  signed [15:0] select_ln340_35_reg_19259;
wire  signed [15:0] select_ln340_41_fu_7158_p3;
reg  signed [15:0] select_ln340_41_reg_19265;
wire  signed [21:0] mul_ln1118_fu_13479_p2;
reg  signed [21:0] mul_ln1118_reg_19271;
wire   [6:0] trunc_ln718_fu_7170_p1;
reg   [6:0] trunc_ln718_reg_19279;
reg   [0:0] tmp_62_reg_19284;
reg   [0:0] tmp_66_reg_19290;
wire  signed [15:0] select_ln340_26_fu_7214_p3;
reg  signed [15:0] select_ln340_26_reg_19296;
wire  signed [21:0] mul_ln1118_1_fu_13488_p2;
reg  signed [21:0] mul_ln1118_1_reg_19302;
wire   [6:0] trunc_ln718_1_fu_7226_p1;
reg   [6:0] trunc_ln718_1_reg_19310;
reg   [0:0] tmp_74_reg_19315;
reg   [0:0] tmp_78_reg_19321;
wire  signed [15:0] select_ln130_4_fu_7246_p3;
reg  signed [15:0] select_ln130_4_reg_19327;
wire   [15:0] add_ln703_6_fu_7289_p2;
reg   [15:0] add_ln703_6_reg_19332;
wire   [0:0] and_ln785_2_fu_7330_p2;
reg   [0:0] and_ln785_2_reg_19338;
wire   [0:0] and_ln786_21_fu_7354_p2;
reg   [0:0] and_ln786_21_reg_19344;
wire  signed [15:0] select_ln130_6_fu_7368_p3;
reg  signed [15:0] select_ln130_6_reg_19351;
wire   [15:0] add_ln703_9_fu_7411_p2;
reg   [15:0] add_ln703_9_reg_19356;
wire   [0:0] and_ln785_3_fu_7452_p2;
reg   [0:0] and_ln785_3_reg_19362;
wire   [0:0] and_ln786_23_fu_7476_p2;
reg   [0:0] and_ln786_23_reg_19368;
wire  signed [15:0] select_ln340_44_fu_7626_p3;
reg  signed [15:0] select_ln340_44_reg_19375;
wire  signed [15:0] select_ln340_47_fu_7726_p3;
reg  signed [15:0] select_ln340_47_reg_19382;
wire  signed [15:0] select_ln340_64_fu_7827_p3;
reg  signed [15:0] select_ln340_64_reg_19388;
reg  signed [15:0] tmp_35_reg_19394;
reg  signed [15:0] tmp_37_reg_19400;
wire   [15:0] activated_output_0_s_fu_7988_p3;
reg   [15:0] activated_output_0_s_reg_19406;
wire   [15:0] activated_output_1_s_fu_8147_p3;
reg   [15:0] activated_output_1_s_reg_19411;
wire  signed [15:0] select_ln340_32_fu_8181_p3;
reg  signed [15:0] select_ln340_32_reg_19416;
wire  signed [21:0] mul_ln1118_2_fu_13497_p2;
reg  signed [21:0] mul_ln1118_2_reg_19422;
wire   [6:0] trunc_ln718_2_fu_8193_p1;
reg   [6:0] trunc_ln718_2_reg_19430;
reg   [0:0] tmp_86_reg_19435;
reg   [0:0] tmp_90_reg_19441;
wire  signed [15:0] select_ln340_38_fu_8237_p3;
reg  signed [15:0] select_ln340_38_reg_19447;
wire  signed [21:0] mul_ln1118_3_fu_13506_p2;
reg  signed [21:0] mul_ln1118_3_reg_19453;
wire   [6:0] trunc_ln718_3_fu_8249_p1;
reg   [6:0] trunc_ln718_3_reg_19461;
reg   [0:0] tmp_98_reg_19466;
reg   [0:0] tmp_102_reg_19472;
wire  signed [15:0] select_ln130_10_fu_8269_p3;
reg  signed [15:0] select_ln130_10_reg_19478;
wire   [15:0] add_ln703_15_fu_8312_p2;
reg   [15:0] add_ln703_15_reg_19483;
wire   [0:0] and_ln785_5_fu_8353_p2;
reg   [0:0] and_ln785_5_reg_19489;
wire   [0:0] and_ln786_27_fu_8377_p2;
reg   [0:0] and_ln786_27_reg_19495;
wire  signed [15:0] select_ln340_53_fu_8480_p3;
reg  signed [15:0] select_ln340_53_reg_19502;
wire  signed [15:0] select_ln340_59_fu_8581_p3;
reg  signed [15:0] select_ln340_59_reg_19508;
wire  signed [15:0] select_ln340_65_fu_8729_p3;
reg  signed [15:0] select_ln340_65_reg_19514;
wire  signed [15:0] select_ln340_72_fu_8829_p3;
reg  signed [15:0] select_ln340_72_reg_19521;
reg  signed [15:0] tmp_41_reg_19527;
wire   [15:0] activated_output_2_s_fu_9010_p3;
reg   [15:0] activated_output_2_s_reg_19533;
wire   [15:0] activated_output_3_s_fu_9179_p3;
reg   [15:0] activated_output_3_s_reg_19538;
wire  signed [21:0] mul_ln1118_4_fu_13515_p2;
reg  signed [21:0] mul_ln1118_4_reg_19543;
wire   [6:0] trunc_ln718_4_fu_9189_p1;
reg   [6:0] trunc_ln718_4_reg_19551;
reg   [0:0] tmp_110_reg_19556;
reg   [0:0] tmp_114_reg_19562;
wire  signed [15:0] select_ln340_50_fu_9243_p3;
reg  signed [15:0] select_ln340_50_reg_19568;
wire  signed [21:0] mul_ln1118_5_fu_13524_p2;
reg  signed [21:0] mul_ln1118_5_reg_19574;
wire   [6:0] trunc_ln718_5_fu_9255_p1;
reg   [6:0] trunc_ln718_5_reg_19582;
reg   [0:0] tmp_122_reg_19587;
reg   [0:0] tmp_126_reg_19593;
wire  signed [15:0] select_ln130_12_fu_9275_p3;
reg  signed [15:0] select_ln130_12_reg_19599;
wire   [15:0] add_ln703_18_fu_9318_p2;
reg   [15:0] add_ln703_18_reg_19604;
wire   [0:0] and_ln785_6_fu_9359_p2;
reg   [0:0] and_ln785_6_reg_19610;
wire   [0:0] and_ln786_29_fu_9383_p2;
reg   [0:0] and_ln786_29_reg_19616;
wire  signed [15:0] select_ln130_14_fu_9397_p3;
reg  signed [15:0] select_ln130_14_reg_19623;
wire   [15:0] add_ln703_21_fu_9440_p2;
reg   [15:0] add_ln703_21_reg_19628;
wire   [0:0] and_ln785_7_fu_9481_p2;
reg   [0:0] and_ln785_7_reg_19634;
wire   [0:0] and_ln786_31_fu_9505_p2;
reg   [0:0] and_ln786_31_reg_19640;
wire  signed [15:0] select_ln340_66_fu_9608_p3;
reg  signed [15:0] select_ln340_66_reg_19647;
wire  signed [15:0] select_ln340_68_fu_9707_p3;
reg  signed [15:0] select_ln340_68_reg_19653;
wire  signed [15:0] select_ln340_73_fu_9855_p3;
reg  signed [15:0] select_ln340_73_reg_19659;
wire   [15:0] activated_output_4_s_fu_10015_p3;
reg   [15:0] activated_output_4_s_reg_19666;
wire   [15:0] activated_output_5_s_fu_10174_p3;
reg   [15:0] activated_output_5_s_reg_19671;
wire  signed [15:0] select_ln340_56_fu_10218_p3;
reg  signed [15:0] select_ln340_56_reg_19676;
wire  signed [21:0] mul_ln1118_6_fu_13533_p2;
reg  signed [21:0] mul_ln1118_6_reg_19682;
wire   [6:0] trunc_ln718_6_fu_10230_p1;
reg   [6:0] trunc_ln718_6_reg_19690;
reg   [0:0] tmp_134_reg_19695;
reg   [0:0] tmp_138_reg_19701;
wire  signed [15:0] select_ln340_62_fu_10284_p3;
reg  signed [15:0] select_ln340_62_reg_19707;
wire  signed [21:0] mul_ln1118_7_fu_13542_p2;
reg  signed [21:0] mul_ln1118_7_reg_19713;
wire   [6:0] trunc_ln718_7_fu_10296_p1;
reg   [6:0] trunc_ln718_7_reg_19721;
reg   [0:0] tmp_146_reg_19726;
reg   [0:0] tmp_150_reg_19732;
wire   [15:0] add_ln703_27_fu_10370_p2;
reg   [15:0] add_ln703_27_reg_19738;
wire   [0:0] and_ln785_9_fu_10411_p2;
reg   [0:0] and_ln785_9_reg_19744;
wire   [0:0] and_ln786_35_fu_10435_p2;
reg   [0:0] and_ln786_35_reg_19750;
wire   [15:0] add_ln703_30_fu_10503_p2;
reg   [15:0] add_ln703_30_reg_19757;
wire   [0:0] and_ln785_10_fu_10544_p2;
reg   [0:0] and_ln785_10_reg_19763;
wire   [0:0] and_ln786_37_fu_10568_p2;
reg   [0:0] and_ln786_37_reg_19769;
wire  signed [15:0] select_ln340_70_fu_10669_p3;
reg  signed [15:0] select_ln340_70_reg_19776;
wire  signed [15:0] select_ln340_74_fu_10768_p3;
reg  signed [15:0] select_ln340_74_reg_19782;
wire  signed [15:0] select_ln340_76_fu_10869_p3;
reg  signed [15:0] select_ln340_76_reg_19788;
wire  signed [15:0] select_ln340_78_fu_10970_p3;
reg  signed [15:0] select_ln340_78_reg_19794;
wire   [15:0] activated_output_6_s_fu_11131_p3;
reg   [15:0] activated_output_6_s_reg_19800;
wire   [15:0] activated_output_7_s_fu_11290_p3;
reg   [15:0] activated_output_7_s_reg_19805;
wire  signed [21:0] mul_ln1118_8_fu_13551_p2;
reg  signed [21:0] mul_ln1118_8_reg_19810;
wire   [6:0] trunc_ln718_8_fu_11300_p1;
reg   [6:0] trunc_ln718_8_reg_19818;
reg   [0:0] tmp_158_reg_19823;
reg   [0:0] tmp_162_reg_19829;
wire  signed [15:0] select_ln340_67_fu_11344_p3;
reg  signed [15:0] select_ln340_67_reg_19835;
wire  signed [21:0] mul_ln1118_9_fu_13560_p2;
reg  signed [21:0] mul_ln1118_9_reg_19841;
wire   [6:0] trunc_ln718_9_fu_11356_p1;
reg   [6:0] trunc_ln718_9_reg_19849;
reg   [0:0] tmp_170_reg_19854;
reg   [0:0] tmp_174_reg_19860;
wire  signed [15:0] select_ln340_69_fu_11400_p3;
reg  signed [15:0] select_ln340_69_reg_19866;
wire   [15:0] add_ln703_33_fu_11465_p2;
reg   [15:0] add_ln703_33_reg_19873;
wire   [0:0] and_ln785_11_fu_11506_p2;
reg   [0:0] and_ln785_11_reg_19879;
wire   [0:0] and_ln786_39_fu_11530_p2;
reg   [0:0] and_ln786_39_reg_19885;
wire   [15:0] add_ln703_39_fu_11598_p2;
reg   [15:0] add_ln703_39_reg_19892;
wire   [0:0] and_ln785_13_fu_11639_p2;
reg   [0:0] and_ln785_13_reg_19898;
wire   [0:0] and_ln786_43_fu_11663_p2;
reg   [0:0] and_ln786_43_reg_19904;
wire   [15:0] add_ln703_42_fu_11731_p2;
reg   [15:0] add_ln703_42_reg_19911;
wire   [0:0] and_ln785_14_fu_11772_p2;
reg   [0:0] and_ln785_14_reg_19917;
wire   [0:0] and_ln786_45_fu_11796_p2;
reg   [0:0] and_ln786_45_reg_19923;
wire   [15:0] add_ln703_45_fu_11864_p2;
reg   [15:0] add_ln703_45_reg_19930;
wire   [0:0] and_ln785_15_fu_11905_p2;
reg   [0:0] and_ln785_15_reg_19936;
wire   [0:0] and_ln786_47_fu_11929_p2;
reg   [0:0] and_ln786_47_reg_19942;
wire   [15:0] activated_output_8_s_fu_12092_p3;
reg   [15:0] activated_output_8_s_reg_19949;
wire   [15:0] activated_output_9_s_fu_12251_p3;
reg   [15:0] activated_output_9_s_reg_19954;
wire  signed [21:0] mul_ln1118_10_fu_13569_p2;
reg  signed [21:0] mul_ln1118_10_reg_19959;
wire   [6:0] trunc_ln718_10_fu_12261_p1;
reg   [6:0] trunc_ln718_10_reg_19967;
reg   [0:0] tmp_182_reg_19972;
reg   [0:0] tmp_186_reg_19978;
wire  signed [15:0] select_ln340_71_fu_12305_p3;
reg  signed [15:0] select_ln340_71_reg_19984;
wire  signed [21:0] mul_ln1118_11_fu_13578_p2;
reg  signed [21:0] mul_ln1118_11_reg_19990;
wire   [6:0] trunc_ln718_11_fu_12317_p1;
reg   [6:0] trunc_ln718_11_reg_19998;
reg   [0:0] tmp_194_reg_20003;
reg   [0:0] tmp_198_reg_20009;
wire  signed [15:0] select_ln340_75_fu_12361_p3;
reg  signed [15:0] select_ln340_75_reg_20015;
wire  signed [15:0] select_ln340_77_fu_12396_p3;
reg  signed [15:0] select_ln340_77_reg_20022;
wire  signed [15:0] select_ln340_79_fu_12431_p3;
reg  signed [15:0] select_ln340_79_reg_20029;
wire   [15:0] activated_output_10_fu_12591_p3;
reg   [15:0] activated_output_10_reg_20036;
wire   [15:0] activated_output_11_fu_12750_p3;
reg   [15:0] activated_output_11_reg_20041;
wire  signed [21:0] mul_ln1118_12_fu_13587_p2;
reg  signed [21:0] mul_ln1118_12_reg_20046;
wire   [6:0] trunc_ln718_12_fu_12760_p1;
reg   [6:0] trunc_ln718_12_reg_20054;
reg   [0:0] tmp_206_reg_20059;
reg   [0:0] tmp_210_reg_20065;
wire  signed [21:0] mul_ln1118_13_fu_13596_p2;
reg  signed [21:0] mul_ln1118_13_reg_20071;
wire   [6:0] trunc_ln718_13_fu_12780_p1;
reg   [6:0] trunc_ln718_13_reg_20079;
reg   [0:0] tmp_218_reg_20084;
reg   [0:0] tmp_222_reg_20090;
wire   [15:0] activated_output_12_fu_12949_p3;
reg   [15:0] activated_output_12_reg_20144;
wire   [15:0] activated_output_13_fu_13108_p3;
reg   [15:0] activated_output_13_reg_20153;
wire  signed [21:0] mul_ln1118_14_fu_13605_p2;
reg  signed [21:0] mul_ln1118_14_reg_20162;
wire   [6:0] trunc_ln718_14_fu_13118_p1;
reg   [6:0] trunc_ln718_14_reg_20170;
reg   [0:0] tmp_230_reg_20175;
reg   [0:0] tmp_234_reg_20181;
wire  signed [21:0] mul_ln1118_15_fu_13614_p2;
reg  signed [21:0] mul_ln1118_15_reg_20191;
wire   [6:0] trunc_ln718_15_fu_13138_p1;
reg   [6:0] trunc_ln718_15_reg_20199;
reg   [0:0] tmp_242_reg_20204;
reg   [0:0] tmp_246_reg_20210;
wire   [15:0] activated_output_14_fu_13307_p3;
reg   [15:0] activated_output_14_reg_20220;
wire   [15:0] activated_output_15_fu_13466_p3;
reg   [15:0] activated_output_15_reg_20225;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
wire    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage6_subdone;
reg   [9:0] line_buff_group_0_va_address0;
reg    line_buff_group_0_va_ce0;
reg    line_buff_group_0_va_we0;
reg   [9:0] line_buff_group_0_va_address1;
reg    line_buff_group_0_va_ce1;
reg   [9:0] line_buff_group_0_va_1_address0;
reg    line_buff_group_0_va_1_ce0;
reg    line_buff_group_0_va_1_we0;
reg   [9:0] line_buff_group_0_va_1_address1;
reg    line_buff_group_0_va_1_ce1;
reg   [9:0] line_buff_group_0_va_2_address0;
reg    line_buff_group_0_va_2_ce0;
reg    line_buff_group_0_va_2_we0;
reg   [9:0] line_buff_group_0_va_2_address1;
reg    line_buff_group_0_va_2_ce1;
reg   [8:0] line_buff_group_1_va_address0;
reg    line_buff_group_1_va_ce0;
reg    line_buff_group_1_va_we0;
reg   [8:0] line_buff_group_1_va_address1;
reg    line_buff_group_1_va_ce1;
reg   [8:0] line_buff_group_1_va_1_address0;
reg    line_buff_group_1_va_1_ce0;
reg    line_buff_group_1_va_1_we0;
reg   [8:0] line_buff_group_1_va_1_address1;
reg    line_buff_group_1_va_1_ce1;
reg   [8:0] line_buff_group_1_va_2_address0;
reg    line_buff_group_1_va_2_ce0;
reg    line_buff_group_1_va_2_we0;
reg   [8:0] line_buff_group_1_va_2_address1;
reg    line_buff_group_1_va_2_ce1;
reg   [4:0] local_mem_group_0_d_address0;
reg    local_mem_group_0_d_ce0;
reg    local_mem_group_0_d_we0;
reg   [4:0] local_mem_group_0_d_address1;
reg    local_mem_group_0_d_ce1;
reg   [4:0] local_mem_group_0_d_1_address0;
reg    local_mem_group_0_d_1_ce0;
reg    local_mem_group_0_d_1_we0;
wire   [15:0] local_mem_group_0_d_1_d0;
reg   [4:0] local_mem_group_0_d_1_address1;
reg    local_mem_group_0_d_1_ce1;
reg   [4:0] local_mem_group_0_d_2_address0;
reg    local_mem_group_0_d_2_ce0;
reg    local_mem_group_0_d_2_we0;
reg   [4:0] local_mem_group_0_d_2_address1;
reg    local_mem_group_0_d_2_ce1;
reg   [4:0] local_mem_group_0_d_3_address0;
reg    local_mem_group_0_d_3_ce0;
reg    local_mem_group_0_d_3_we0;
wire   [15:0] local_mem_group_0_d_3_d0;
reg   [4:0] local_mem_group_0_d_3_address1;
reg    local_mem_group_0_d_3_ce1;
reg   [4:0] local_mem_group_0_d_4_address0;
reg    local_mem_group_0_d_4_ce0;
reg    local_mem_group_0_d_4_we0;
reg   [4:0] local_mem_group_0_d_4_address1;
reg    local_mem_group_0_d_4_ce1;
reg   [4:0] local_mem_group_0_d_5_address0;
reg    local_mem_group_0_d_5_ce0;
reg    local_mem_group_0_d_5_we0;
wire   [15:0] local_mem_group_0_d_5_d0;
reg   [4:0] local_mem_group_0_d_5_address1;
reg    local_mem_group_0_d_5_ce1;
reg   [4:0] local_mem_group_0_d_6_address0;
reg    local_mem_group_0_d_6_ce0;
reg    local_mem_group_0_d_6_we0;
reg   [4:0] local_mem_group_0_d_6_address1;
reg    local_mem_group_0_d_6_ce1;
reg   [4:0] local_mem_group_0_d_7_address0;
reg    local_mem_group_0_d_7_ce0;
reg    local_mem_group_0_d_7_we0;
wire   [15:0] local_mem_group_0_d_7_d0;
reg   [4:0] local_mem_group_0_d_7_address1;
reg    local_mem_group_0_d_7_ce1;
reg   [4:0] local_mem_group_0_d_8_address0;
reg    local_mem_group_0_d_8_ce0;
reg    local_mem_group_0_d_8_we0;
reg   [4:0] local_mem_group_0_d_8_address1;
reg    local_mem_group_0_d_8_ce1;
reg   [4:0] local_mem_group_1_d_address0;
reg    local_mem_group_1_d_ce0;
reg    local_mem_group_1_d_we0;
reg   [4:0] local_mem_group_1_d_address1;
reg    local_mem_group_1_d_ce1;
reg   [4:0] local_mem_group_1_d_1_address0;
reg    local_mem_group_1_d_1_ce0;
reg    local_mem_group_1_d_1_we0;
wire   [15:0] local_mem_group_1_d_1_d0;
reg   [4:0] local_mem_group_1_d_1_address1;
reg    local_mem_group_1_d_1_ce1;
reg   [4:0] local_mem_group_1_d_2_address0;
reg    local_mem_group_1_d_2_ce0;
reg    local_mem_group_1_d_2_we0;
reg   [4:0] local_mem_group_1_d_2_address1;
reg    local_mem_group_1_d_2_ce1;
reg   [4:0] local_mem_group_1_d_3_address0;
reg    local_mem_group_1_d_3_ce0;
reg    local_mem_group_1_d_3_we0;
wire   [15:0] local_mem_group_1_d_3_d0;
reg   [4:0] local_mem_group_1_d_3_address1;
reg    local_mem_group_1_d_3_ce1;
reg   [4:0] local_mem_group_1_d_4_address0;
reg    local_mem_group_1_d_4_ce0;
reg    local_mem_group_1_d_4_we0;
reg   [4:0] local_mem_group_1_d_4_address1;
reg    local_mem_group_1_d_4_ce1;
reg   [4:0] local_mem_group_1_d_5_address0;
reg    local_mem_group_1_d_5_ce0;
reg    local_mem_group_1_d_5_we0;
wire   [15:0] local_mem_group_1_d_5_d0;
reg   [4:0] local_mem_group_1_d_5_address1;
reg    local_mem_group_1_d_5_ce1;
reg   [4:0] local_mem_group_1_d_6_address0;
reg    local_mem_group_1_d_6_ce0;
reg    local_mem_group_1_d_6_we0;
reg   [4:0] local_mem_group_1_d_6_address1;
reg    local_mem_group_1_d_6_ce1;
reg   [4:0] local_mem_group_1_d_7_address0;
reg    local_mem_group_1_d_7_ce0;
reg    local_mem_group_1_d_7_we0;
wire   [15:0] local_mem_group_1_d_7_d0;
reg   [4:0] local_mem_group_1_d_7_address1;
reg    local_mem_group_1_d_7_ce1;
reg   [4:0] local_mem_group_1_d_8_address0;
reg    local_mem_group_1_d_8_ce0;
reg    local_mem_group_1_d_8_we0;
reg   [4:0] local_mem_group_1_d_8_address1;
reg    local_mem_group_1_d_8_ce1;
reg   [15:0] grp_window_macc_fu_3839_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3839_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3839_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3839_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3839_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3839_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3839_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3839_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3839_window_2_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3839_p_read9;
reg   [15:0] grp_window_macc_fu_3839_p_read110;
reg   [15:0] grp_window_macc_fu_3839_p_read211;
reg   [15:0] grp_window_macc_fu_3839_p_read312;
reg   [15:0] grp_window_macc_fu_3839_p_read413;
reg   [15:0] grp_window_macc_fu_3839_p_read514;
reg   [15:0] grp_window_macc_fu_3839_p_read615;
reg   [15:0] grp_window_macc_fu_3839_p_read716;
reg   [15:0] grp_window_macc_fu_3839_p_read817;
wire   [15:0] grp_window_macc_fu_3839_ap_return;
reg    grp_window_macc_fu_3839_ap_ce;
reg    ap_predicate_op1632_call_state15;
reg    ap_predicate_op1748_call_state16;
reg    ap_predicate_op1837_call_state17;
reg    ap_predicate_op1890_call_state18;
reg    ap_predicate_op1916_call_state19;
reg    ap_predicate_op1924_call_state20;
reg    ap_predicate_op1958_call_state21;
reg    ap_predicate_op2018_call_state22;
wire    ap_block_state15_pp0_stage6_iter0_ignore_call9;
wire    ap_block_state23_pp0_stage6_iter1_ignore_call9;
wire    ap_block_state31_pp0_stage6_iter2_ignore_call9;
reg    ap_block_state39_pp0_stage6_iter3_ignore_call9;
reg    ap_block_pp0_stage6_11001_ignoreCallOp1632;
wire    ap_block_state16_pp0_stage7_iter0_ignore_call9;
wire    ap_block_state24_pp0_stage7_iter1_ignore_call9;
wire    ap_block_state32_pp0_stage7_iter2_ignore_call9;
wire    ap_block_pp0_stage7_11001_ignoreCallOp1749;
wire    ap_block_state9_pp0_stage0_iter0_ignore_call9;
wire    ap_block_state17_pp0_stage0_iter1_ignore_call9;
wire    ap_block_state25_pp0_stage0_iter2_ignore_call9;
reg    ap_block_state33_pp0_stage0_iter3_ignore_call9;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1833;
reg    ap_block_state10_pp0_stage1_iter0_ignore_call9;
wire    ap_block_state18_pp0_stage1_iter1_ignore_call9;
wire    ap_block_state26_pp0_stage1_iter2_ignore_call9;
reg    ap_block_state34_pp0_stage1_iter3_ignore_call9;
reg    ap_block_pp0_stage1_11001_ignoreCallOp1881;
wire    ap_block_state11_pp0_stage2_iter0_ignore_call9;
wire    ap_block_state19_pp0_stage2_iter1_ignore_call9;
wire    ap_block_state27_pp0_stage2_iter2_ignore_call9;
wire    ap_block_state35_pp0_stage2_iter3_ignore_call9;
wire    ap_block_pp0_stage2_11001_ignoreCallOp1902;
wire    ap_block_state12_pp0_stage3_iter0_ignore_call9;
wire    ap_block_state20_pp0_stage3_iter1_ignore_call9;
wire    ap_block_state28_pp0_stage3_iter2_ignore_call9;
reg    ap_block_state36_pp0_stage3_iter3_ignore_call9;
reg    ap_block_pp0_stage3_11001_ignoreCallOp1922;
wire    ap_block_state13_pp0_stage4_iter0_ignore_call9;
wire    ap_block_state21_pp0_stage4_iter1_ignore_call9;
wire    ap_block_state29_pp0_stage4_iter2_ignore_call9;
reg    ap_block_state37_pp0_stage4_iter3_ignore_call9;
reg    ap_block_pp0_stage4_11001_ignoreCallOp1946;
wire    ap_block_state14_pp0_stage5_iter0_ignore_call9;
wire    ap_block_state22_pp0_stage5_iter1_ignore_call9;
wire    ap_block_state30_pp0_stage5_iter2_ignore_call9;
reg    ap_block_state38_pp0_stage5_iter3_ignore_call9;
reg    ap_block_pp0_stage5_11001_ignoreCallOp1977;
reg   [15:0] grp_window_macc_fu_3861_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3861_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3861_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3861_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3861_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3861_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3861_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3861_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3861_window_2_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3861_p_read9;
reg   [15:0] grp_window_macc_fu_3861_p_read110;
reg   [15:0] grp_window_macc_fu_3861_p_read211;
reg   [15:0] grp_window_macc_fu_3861_p_read312;
reg   [15:0] grp_window_macc_fu_3861_p_read413;
reg   [15:0] grp_window_macc_fu_3861_p_read514;
reg   [15:0] grp_window_macc_fu_3861_p_read615;
reg   [15:0] grp_window_macc_fu_3861_p_read716;
reg   [15:0] grp_window_macc_fu_3861_p_read817;
reg    grp_window_macc_fu_3861_ap_ce;
reg    ap_predicate_op1660_call_state15;
reg    ap_predicate_op1750_call_state16;
reg    ap_predicate_op1839_call_state17;
reg    ap_predicate_op1892_call_state18;
reg    ap_predicate_op1918_call_state19;
reg    ap_predicate_op1926_call_state20;
reg    ap_predicate_op1960_call_state21;
reg    ap_predicate_op2029_call_state22;
reg    ap_block_pp0_stage6_11001_ignoreCallOp1660;
wire    ap_block_pp0_stage7_11001_ignoreCallOp1762;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1838;
reg    ap_block_pp0_stage1_11001_ignoreCallOp1886;
wire    ap_block_pp0_stage2_11001_ignoreCallOp1907;
reg    ap_block_pp0_stage3_11001_ignoreCallOp1930;
reg    ap_block_pp0_stage4_11001_ignoreCallOp1954;
reg    ap_block_pp0_stage5_11001_ignoreCallOp1992;
reg   [15:0] grp_window_macc_fu_3883_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3883_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3883_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3883_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3883_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3883_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3883_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3883_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3883_window_2_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3883_p_read9;
reg   [15:0] grp_window_macc_fu_3883_p_read110;
reg   [15:0] grp_window_macc_fu_3883_p_read211;
reg   [15:0] grp_window_macc_fu_3883_p_read312;
reg   [15:0] grp_window_macc_fu_3883_p_read413;
reg   [15:0] grp_window_macc_fu_3883_p_read514;
reg   [15:0] grp_window_macc_fu_3883_p_read615;
reg   [15:0] grp_window_macc_fu_3883_p_read716;
reg   [15:0] grp_window_macc_fu_3883_p_read817;
reg    grp_window_macc_fu_3883_ap_ce;
reg    ap_predicate_op1670_call_state15;
reg    ap_predicate_op1751_call_state16;
reg    ap_predicate_op1840_call_state17;
reg    ap_predicate_op1893_call_state18;
reg    ap_predicate_op1919_call_state19;
reg    ap_predicate_op1928_call_state20;
reg    ap_predicate_op1964_call_state21;
reg    ap_predicate_op2031_call_state22;
reg    ap_block_pp0_stage6_11001_ignoreCallOp1670;
wire    ap_block_pp0_stage7_11001_ignoreCallOp1790;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1860;
reg    ap_block_pp0_stage1_11001_ignoreCallOp1891;
wire    ap_block_pp0_stage2_11001_ignoreCallOp1912;
reg    ap_block_pp0_stage3_11001_ignoreCallOp1936;
reg    ap_block_pp0_stage4_11001_ignoreCallOp1962;
reg    ap_block_pp0_stage5_11001_ignoreCallOp2007;
reg   [15:0] grp_window_macc_fu_3905_window_0_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3905_window_0_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3905_window_0_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3905_window_1_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3905_window_1_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3905_window_1_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3905_window_2_0_val_V_r;
reg   [15:0] grp_window_macc_fu_3905_window_2_1_val_V_r;
reg   [15:0] grp_window_macc_fu_3905_window_2_2_val_V_r;
reg   [15:0] grp_window_macc_fu_3905_p_read9;
reg   [15:0] grp_window_macc_fu_3905_p_read110;
reg   [15:0] grp_window_macc_fu_3905_p_read211;
reg   [15:0] grp_window_macc_fu_3905_p_read312;
reg   [15:0] grp_window_macc_fu_3905_p_read413;
reg   [15:0] grp_window_macc_fu_3905_p_read514;
reg   [15:0] grp_window_macc_fu_3905_p_read615;
reg   [15:0] grp_window_macc_fu_3905_p_read716;
reg   [15:0] grp_window_macc_fu_3905_p_read817;
reg    grp_window_macc_fu_3905_ap_ce;
reg    ap_predicate_op1698_call_state15;
reg    ap_predicate_op1752_call_state16;
reg    ap_predicate_op1850_call_state17;
reg    ap_predicate_op1894_call_state18;
reg    ap_predicate_op1920_call_state19;
reg    ap_predicate_op1932_call_state20;
reg    ap_predicate_op1966_call_state21;
reg    ap_predicate_op2033_call_state22;
reg    ap_block_pp0_stage6_11001_ignoreCallOp1698;
wire    ap_block_pp0_stage7_11001_ignoreCallOp1800;
reg    ap_block_pp0_stage0_11001_ignoreCallOp1861;
reg    ap_block_pp0_stage1_11001_ignoreCallOp1895;
wire    ap_block_pp0_stage2_11001_ignoreCallOp1917;
reg    ap_block_pp0_stage3_11001_ignoreCallOp1941;
reg    ap_block_pp0_stage4_11001_ignoreCallOp1969;
reg    ap_block_pp0_stage5_11001_ignoreCallOp2022;
wire    grp_out_stream_merge_fu_3927_ap_start;
wire    grp_out_stream_merge_fu_3927_ap_done;
wire    grp_out_stream_merge_fu_3927_ap_idle;
wire    grp_out_stream_merge_fu_3927_ap_ready;
wire    grp_out_stream_merge_fu_3927_out_stream_group_13_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_5_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_14_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_6_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_15_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_7_V_V_read;
wire    grp_out_stream_merge_fu_3927_outStream_TREADY;
reg    grp_out_stream_merge_fu_3927_ap_ce;
wire    grp_out_stream_merge_fu_3927_out_stream_group_0_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_1_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_2_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_3_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_4_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_8_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_9_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_10_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_11_V_V_read;
wire    grp_out_stream_merge_fu_3927_out_stream_group_12_V_V_read;
wire   [31:0] grp_out_stream_merge_fu_3927_outStream_TDATA;
wire    grp_out_stream_merge_fu_3927_outStream_TVALID;
wire   [3:0] grp_out_stream_merge_fu_3927_outStream_TKEEP;
wire   [3:0] grp_out_stream_merge_fu_3927_outStream_TSTRB;
wire   [1:0] grp_out_stream_merge_fu_3927_outStream_TUSER;
wire   [0:0] grp_out_stream_merge_fu_3927_outStream_TLAST;
wire   [4:0] grp_out_stream_merge_fu_3927_outStream_TID;
wire   [5:0] grp_out_stream_merge_fu_3927_outStream_TDEST;
wire   [0:0] grp_out_stream_merge_fu_3927_last_V;
wire    grp_out_stream_merge_fu_3927_out_stream_group_0_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_1_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_2_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_3_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_4_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_5_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_6_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_7_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_8_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_9_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_10_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_11_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_12_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_13_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_14_V_V_blk_n;
wire    grp_out_stream_merge_fu_3927_out_stream_group_15_V_V_blk_n;
wire    ap_block_state11_pp0_stage2_iter0_ignore_call7;
wire    ap_block_state19_pp0_stage2_iter1_ignore_call7;
wire    ap_block_state27_pp0_stage2_iter2_ignore_call7;
wire    ap_block_state35_pp0_stage2_iter3_ignore_call7;
wire    ap_block_pp0_stage2_11001_ignoreCallOp3480;
wire    ap_block_state12_pp0_stage3_iter0_ignore_call7;
wire    ap_block_state20_pp0_stage3_iter1_ignore_call7;
wire    ap_block_state28_pp0_stage3_iter2_ignore_call7;
wire    ap_block_state36_pp0_stage3_iter3_ignore_call7;
wire    ap_block_pp0_stage3_11001_ignoreCallOp3481;
wire    ap_block_state13_pp0_stage4_iter0_ignore_call7;
wire    ap_block_state21_pp0_stage4_iter1_ignore_call7;
wire    ap_block_state29_pp0_stage4_iter2_ignore_call7;
wire    ap_block_state37_pp0_stage4_iter3_ignore_call7;
wire    ap_block_pp0_stage4_11001_ignoreCallOp3482;
wire    ap_block_state14_pp0_stage5_iter0_ignore_call7;
wire    ap_block_state22_pp0_stage5_iter1_ignore_call7;
wire    ap_block_state30_pp0_stage5_iter2_ignore_call7;
wire    ap_block_state38_pp0_stage5_iter3_ignore_call7;
wire    ap_block_pp0_stage5_11001_ignoreCallOp3483;
wire    ap_block_state15_pp0_stage6_iter0_ignore_call7;
wire    ap_block_state23_pp0_stage6_iter1_ignore_call7;
wire    ap_block_state31_pp0_stage6_iter2_ignore_call7;
wire    ap_block_state39_pp0_stage6_iter3_ignore_call7;
wire    ap_block_pp0_stage6_11001_ignoreCallOp3484;
wire    grp_fork_window_fu_3968_ap_ready;
reg   [15:0] grp_fork_window_fu_3968_window_group_0_val_s;
reg   [15:0] grp_fork_window_fu_3968_window_group_0_val_9;
reg   [15:0] grp_fork_window_fu_3968_window_group_0_val_10;
reg   [15:0] grp_fork_window_fu_3968_window_group_0_val_11;
reg   [15:0] grp_fork_window_fu_3968_window_group_0_val_12;
reg   [15:0] grp_fork_window_fu_3968_window_group_0_val_13;
reg   [15:0] grp_fork_window_fu_3968_window_group_0_val_14;
reg   [15:0] grp_fork_window_fu_3968_window_group_0_val_15;
reg   [15:0] grp_fork_window_fu_3968_window_group_0_val_16;
wire   [15:0] grp_fork_window_fu_3968_ap_return_0;
wire   [15:0] grp_fork_window_fu_3968_ap_return_1;
wire   [15:0] grp_fork_window_fu_3968_ap_return_2;
wire   [15:0] grp_fork_window_fu_3968_ap_return_3;
wire   [15:0] grp_fork_window_fu_3968_ap_return_4;
wire   [15:0] grp_fork_window_fu_3968_ap_return_5;
wire   [15:0] grp_fork_window_fu_3968_ap_return_6;
wire   [15:0] grp_fork_window_fu_3968_ap_return_7;
wire   [15:0] grp_fork_window_fu_3968_ap_return_8;
wire   [15:0] grp_fork_window_fu_3968_ap_return_9;
wire   [15:0] grp_fork_window_fu_3968_ap_return_10;
wire   [15:0] grp_fork_window_fu_3968_ap_return_11;
wire   [15:0] grp_fork_window_fu_3968_ap_return_12;
wire   [15:0] grp_fork_window_fu_3968_ap_return_13;
wire   [15:0] grp_fork_window_fu_3968_ap_return_14;
wire   [15:0] grp_fork_window_fu_3968_ap_return_15;
wire   [15:0] grp_fork_window_fu_3968_ap_return_16;
wire   [15:0] grp_fork_window_fu_3968_ap_return_17;
wire   [15:0] grp_fork_window_fu_3968_ap_return_18;
wire   [15:0] grp_fork_window_fu_3968_ap_return_19;
wire   [15:0] grp_fork_window_fu_3968_ap_return_20;
wire   [15:0] grp_fork_window_fu_3968_ap_return_21;
wire   [15:0] grp_fork_window_fu_3968_ap_return_22;
wire   [15:0] grp_fork_window_fu_3968_ap_return_23;
wire   [15:0] grp_fork_window_fu_3968_ap_return_24;
wire   [15:0] grp_fork_window_fu_3968_ap_return_25;
wire   [15:0] grp_fork_window_fu_3968_ap_return_26;
wire   [15:0] grp_fork_window_fu_3968_ap_return_27;
wire   [15:0] grp_fork_window_fu_3968_ap_return_28;
wire   [15:0] grp_fork_window_fu_3968_ap_return_29;
wire   [15:0] grp_fork_window_fu_3968_ap_return_30;
wire   [15:0] grp_fork_window_fu_3968_ap_return_31;
wire   [15:0] grp_fork_window_fu_3968_ap_return_32;
wire   [15:0] grp_fork_window_fu_3968_ap_return_33;
wire   [15:0] grp_fork_window_fu_3968_ap_return_34;
wire   [15:0] grp_fork_window_fu_3968_ap_return_35;
wire   [15:0] grp_fork_window_fu_3968_ap_return_36;
wire   [15:0] grp_fork_window_fu_3968_ap_return_37;
wire   [15:0] grp_fork_window_fu_3968_ap_return_38;
wire   [15:0] grp_fork_window_fu_3968_ap_return_39;
wire   [15:0] grp_fork_window_fu_3968_ap_return_40;
wire   [15:0] grp_fork_window_fu_3968_ap_return_41;
wire   [15:0] grp_fork_window_fu_3968_ap_return_42;
wire   [15:0] grp_fork_window_fu_3968_ap_return_43;
wire   [15:0] grp_fork_window_fu_3968_ap_return_44;
wire   [15:0] grp_fork_window_fu_3968_ap_return_45;
wire   [15:0] grp_fork_window_fu_3968_ap_return_46;
wire   [15:0] grp_fork_window_fu_3968_ap_return_47;
wire   [15:0] grp_fork_window_fu_3968_ap_return_48;
wire   [15:0] grp_fork_window_fu_3968_ap_return_49;
wire   [15:0] grp_fork_window_fu_3968_ap_return_50;
wire   [15:0] grp_fork_window_fu_3968_ap_return_51;
wire   [15:0] grp_fork_window_fu_3968_ap_return_52;
wire   [15:0] grp_fork_window_fu_3968_ap_return_53;
wire   [15:0] grp_fork_window_fu_3968_ap_return_54;
wire   [15:0] grp_fork_window_fu_3968_ap_return_55;
wire   [15:0] grp_fork_window_fu_3968_ap_return_56;
wire   [15:0] grp_fork_window_fu_3968_ap_return_57;
wire   [15:0] grp_fork_window_fu_3968_ap_return_58;
wire   [15:0] grp_fork_window_fu_3968_ap_return_59;
wire   [15:0] grp_fork_window_fu_3968_ap_return_60;
wire   [15:0] grp_fork_window_fu_3968_ap_return_61;
wire   [15:0] grp_fork_window_fu_3968_ap_return_62;
wire   [15:0] grp_fork_window_fu_3968_ap_return_63;
wire   [15:0] grp_fork_window_fu_3968_ap_return_64;
wire   [15:0] grp_fork_window_fu_3968_ap_return_65;
wire   [15:0] grp_fork_window_fu_3968_ap_return_66;
wire   [15:0] grp_fork_window_fu_3968_ap_return_67;
wire   [15:0] grp_fork_window_fu_3968_ap_return_68;
wire   [15:0] grp_fork_window_fu_3968_ap_return_69;
wire   [15:0] grp_fork_window_fu_3968_ap_return_70;
wire   [15:0] grp_fork_window_fu_3968_ap_return_71;
wire   [15:0] grp_fork_window_fu_3968_ap_return_72;
wire   [15:0] grp_fork_window_fu_3968_ap_return_73;
wire   [15:0] grp_fork_window_fu_3968_ap_return_74;
wire   [15:0] grp_fork_window_fu_3968_ap_return_75;
wire   [15:0] grp_fork_window_fu_3968_ap_return_76;
wire   [15:0] grp_fork_window_fu_3968_ap_return_77;
wire   [15:0] grp_fork_window_fu_3968_ap_return_78;
wire   [15:0] grp_fork_window_fu_3968_ap_return_79;
wire   [15:0] grp_fork_window_fu_3968_ap_return_80;
wire   [15:0] grp_fork_window_fu_3968_ap_return_81;
wire   [15:0] grp_fork_window_fu_3968_ap_return_82;
wire   [15:0] grp_fork_window_fu_3968_ap_return_83;
wire   [15:0] grp_fork_window_fu_3968_ap_return_84;
wire   [15:0] grp_fork_window_fu_3968_ap_return_85;
wire   [15:0] grp_fork_window_fu_3968_ap_return_86;
wire   [15:0] grp_fork_window_fu_3968_ap_return_87;
wire   [15:0] grp_fork_window_fu_3968_ap_return_88;
wire   [15:0] grp_fork_window_fu_3968_ap_return_89;
wire   [15:0] grp_fork_window_fu_3968_ap_return_90;
wire   [15:0] grp_fork_window_fu_3968_ap_return_91;
wire   [15:0] grp_fork_window_fu_3968_ap_return_92;
wire   [15:0] grp_fork_window_fu_3968_ap_return_93;
wire   [15:0] grp_fork_window_fu_3968_ap_return_94;
wire   [15:0] grp_fork_window_fu_3968_ap_return_95;
wire   [15:0] grp_fork_window_fu_3968_ap_return_96;
wire   [15:0] grp_fork_window_fu_3968_ap_return_97;
wire   [15:0] grp_fork_window_fu_3968_ap_return_98;
wire   [15:0] grp_fork_window_fu_3968_ap_return_99;
wire   [15:0] grp_fork_window_fu_3968_ap_return_100;
wire   [15:0] grp_fork_window_fu_3968_ap_return_101;
wire   [15:0] grp_fork_window_fu_3968_ap_return_102;
wire   [15:0] grp_fork_window_fu_3968_ap_return_103;
wire   [15:0] grp_fork_window_fu_3968_ap_return_104;
wire   [15:0] grp_fork_window_fu_3968_ap_return_105;
wire   [15:0] grp_fork_window_fu_3968_ap_return_106;
wire   [15:0] grp_fork_window_fu_3968_ap_return_107;
wire   [15:0] grp_fork_window_fu_3968_ap_return_108;
wire   [15:0] grp_fork_window_fu_3968_ap_return_109;
wire   [15:0] grp_fork_window_fu_3968_ap_return_110;
wire   [15:0] grp_fork_window_fu_3968_ap_return_111;
wire   [15:0] grp_fork_window_fu_3968_ap_return_112;
wire   [15:0] grp_fork_window_fu_3968_ap_return_113;
wire   [15:0] grp_fork_window_fu_3968_ap_return_114;
wire   [15:0] grp_fork_window_fu_3968_ap_return_115;
wire   [15:0] grp_fork_window_fu_3968_ap_return_116;
wire   [15:0] grp_fork_window_fu_3968_ap_return_117;
wire   [15:0] grp_fork_window_fu_3968_ap_return_118;
wire   [15:0] grp_fork_window_fu_3968_ap_return_119;
wire   [15:0] grp_fork_window_fu_3968_ap_return_120;
wire   [15:0] grp_fork_window_fu_3968_ap_return_121;
wire   [15:0] grp_fork_window_fu_3968_ap_return_122;
wire   [15:0] grp_fork_window_fu_3968_ap_return_123;
wire   [15:0] grp_fork_window_fu_3968_ap_return_124;
wire   [15:0] grp_fork_window_fu_3968_ap_return_125;
wire   [15:0] grp_fork_window_fu_3968_ap_return_126;
wire   [15:0] grp_fork_window_fu_3968_ap_return_127;
wire   [15:0] grp_fork_window_fu_3968_ap_return_128;
wire   [15:0] grp_fork_window_fu_3968_ap_return_129;
wire   [15:0] grp_fork_window_fu_3968_ap_return_130;
wire   [15:0] grp_fork_window_fu_3968_ap_return_131;
wire   [15:0] grp_fork_window_fu_3968_ap_return_132;
wire   [15:0] grp_fork_window_fu_3968_ap_return_133;
wire   [15:0] grp_fork_window_fu_3968_ap_return_134;
wire   [15:0] grp_fork_window_fu_3968_ap_return_135;
wire   [15:0] grp_fork_window_fu_3968_ap_return_136;
wire   [15:0] grp_fork_window_fu_3968_ap_return_137;
wire   [15:0] grp_fork_window_fu_3968_ap_return_138;
wire   [15:0] grp_fork_window_fu_3968_ap_return_139;
wire   [15:0] grp_fork_window_fu_3968_ap_return_140;
wire   [15:0] grp_fork_window_fu_3968_ap_return_141;
wire   [15:0] grp_fork_window_fu_3968_ap_return_142;
wire   [15:0] grp_fork_window_fu_3968_ap_return_143;
wire   [0:0] ap_phi_mux_phi_ln12_phi_fu_3657_p4;
reg   [0:0] phi_ln12_reg_3653;
reg   [4:0] k_0_reg_3664;
reg   [1:0] i_0_reg_3675;
wire   [2:0] ap_phi_mux_j_0_phi_fu_3690_p4;
reg   [2:0] j_0_reg_3686;
reg   [5:0] curr_input_6_3_reg_3697;
wire    ap_CS_fsm_state8;
reg   [4:0] curr_input_5_3_reg_3706;
reg   [1:0] curr_input_3_3_reg_3715;
reg   [3:0] curr_input_2_3_reg_3724;
reg   [3:0] curr_input_1_3_reg_3733;
reg   [3:0] i14_0_reg_3742;
reg   [12:0] ap_phi_mux_indvar_flatten149_phi_fu_3757_p4;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_row_idx_0_phi_fu_3768_p4;
reg   [10:0] ap_phi_mux_indvar_flatten_phi_fu_3780_p4;
reg   [8:0] ap_phi_mux_col_idx_assign_phi_fu_3791_p4;
reg   [1:0] ap_phi_mux_input_ch_idx_0_phi_fu_3802_p4;
reg   [15:0] ap_phi_reg_pp0_iter0_p_011_reg_3809;
reg   [15:0] ap_phi_reg_pp0_iter0_p_0_reg_3824;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage2;
reg    grp_out_stream_merge_fu_3927_ap_start_reg;
wire   [15:0] out_stream_group_0_s_dout;
wire    out_stream_group_0_s_empty_n;
reg    out_stream_group_0_s_read;
wire   [15:0] out_stream_group_1_s_dout;
wire    out_stream_group_1_s_empty_n;
reg    out_stream_group_1_s_read;
wire   [15:0] out_stream_group_2_s_dout;
wire    out_stream_group_2_s_empty_n;
reg    out_stream_group_2_s_read;
wire   [15:0] out_stream_group_3_s_dout;
wire    out_stream_group_3_s_empty_n;
reg    out_stream_group_3_s_read;
wire   [15:0] out_stream_group_4_s_dout;
wire    out_stream_group_4_s_empty_n;
reg    out_stream_group_4_s_read;
wire   [15:0] out_stream_group_5_s_dout;
wire    out_stream_group_5_s_empty_n;
reg    out_stream_group_5_s_read;
wire   [15:0] out_stream_group_6_s_dout;
wire    out_stream_group_6_s_empty_n;
reg    out_stream_group_6_s_read;
wire   [15:0] out_stream_group_7_s_dout;
wire    out_stream_group_7_s_empty_n;
reg    out_stream_group_7_s_read;
wire   [15:0] out_stream_group_8_s_dout;
wire    out_stream_group_8_s_empty_n;
reg    out_stream_group_8_s_read;
wire   [15:0] out_stream_group_9_s_dout;
wire    out_stream_group_9_s_empty_n;
reg    out_stream_group_9_s_read;
wire   [15:0] out_stream_group_10_dout;
wire    out_stream_group_10_empty_n;
reg    out_stream_group_10_read;
wire   [15:0] out_stream_group_11_dout;
wire    out_stream_group_11_empty_n;
reg    out_stream_group_11_read;
wire   [15:0] out_stream_group_12_dout;
wire    out_stream_group_12_empty_n;
reg    out_stream_group_12_read;
wire   [15:0] out_stream_group_13_dout;
wire    out_stream_group_13_empty_n;
reg    out_stream_group_13_read;
wire   [15:0] out_stream_group_14_dout;
wire    out_stream_group_14_empty_n;
reg    out_stream_group_14_read;
wire   [15:0] out_stream_group_15_dout;
wire    out_stream_group_15_empty_n;
reg    out_stream_group_15_read;
wire   [15:0] kernel_window_1_val_28_fu_6013_p3;
wire   [15:0] kernel_window_1_val_27_fu_6005_p3;
wire   [15:0] kernel_window_1_val_29_fu_6021_p3;
wire   [15:0] kernel_window_1_val_30_fu_6030_p3;
wire   [15:0] kernel_window_1_val_31_fu_6038_p3;
wire   [15:0] kernel_window_1_val_32_fu_6046_p3;
wire   [15:0] kernel_window_1_val_33_fu_6055_p3;
wire   [15:0] kernel_window_1_val_34_fu_6063_p3;
wire   [15:0] kernel_window_1_val_35_fu_6071_p3;
wire  signed [63:0] sext_ln203_fu_4866_p1;
wire   [63:0] zext_ln139_fu_5466_p1;
wire   [63:0] tmp_52_fu_5494_p3;
wire   [63:0] zext_ln71_1_fu_5582_p1;
wire   [63:0] tmp_53_fu_5674_p4;
wire   [63:0] tmp_54_fu_5702_p3;
wire   [63:0] zext_ln139_4_fu_5754_p1;
wire   [63:0] zext_ln139_5_fu_5782_p1;
wire  signed [63:0] sext_ln216_fu_5825_p1;
wire  signed [63:0] sext_ln216_1_fu_5838_p1;
wire   [63:0] zext_ln71_3_fu_5807_p1;
wire   [63:0] zext_ln71_5_fu_5815_p1;
wire   [63:0] zext_ln139_6_fu_5855_p1;
wire   [63:0] zext_ln139_7_fu_5883_p1;
wire   [63:0] zext_ln216_fu_5924_p1;
wire   [63:0] zext_ln71_7_fu_5914_p1;
wire   [63:0] zext_ln142_fu_5932_p1;
wire   [63:0] tmp_55_fu_5953_p3;
wire   [63:0] zext_ln142_4_fu_6092_p1;
wire   [63:0] zext_ln142_5_fu_6120_p1;
wire   [63:0] zext_ln142_6_fu_6150_p1;
wire   [63:0] zext_ln142_7_fu_6178_p1;
wire   [63:0] zext_ln142_8_fu_6205_p1;
wire   [63:0] zext_ln142_9_fu_6232_p1;
reg   [3:0] tmp_keep_V_fu_656;
reg   [3:0] tmp_strb_V_fu_660;
reg   [1:0] tmp_user_V_fu_664;
reg   [4:0] tmp_id_V_fu_668;
reg   [5:0] tmp_dest_V_fu_672;
reg   [15:0] kernel_bias_fp_14_V_fu_676;
wire   [15:0] kernel_bias_fp_0_V_fu_4957_p1;
reg   [15:0] kernel_bias_fp_15_V_fu_680;
wire    ap_CS_fsm_state7;
reg   [15:0] kernel_bias_fp_14_V_1_fu_684;
reg   [15:0] kernel_bias_fp_15_V_1_fu_688;
reg   [15:0] kernel_bias_fp_14_V_2_fu_692;
reg   [15:0] kernel_bias_fp_15_V_2_fu_696;
reg   [15:0] kernel_bias_fp_14_V_3_fu_700;
reg   [15:0] kernel_bias_fp_15_V_3_fu_704;
reg   [15:0] kernel_bias_fp_14_V_4_fu_708;
reg   [15:0] kernel_bias_fp_15_V_4_fu_712;
reg   [15:0] kernel_bias_fp_14_V_5_fu_716;
reg   [15:0] kernel_bias_fp_15_V_5_fu_720;
reg   [15:0] kernel_bias_fp_14_V_6_fu_724;
reg   [15:0] kernel_bias_fp_15_V_6_fu_728;
reg   [15:0] kernel_bias_fp_14_V_7_fu_732;
reg   [15:0] kernel_bias_fp_15_V_7_fu_736;
reg   [3:0] tmp_keep_V_1_fu_740;
reg   [3:0] tmp_strb_V_1_fu_744;
reg   [1:0] tmp_user_V_1_fu_748;
reg   [4:0] tmp_id_V_1_fu_752;
reg   [5:0] tmp_dest_V_1_fu_756;
reg   [15:0] sub0_val_output_V_0_2_fu_760;
reg   [15:0] sub0_val_output_V_1_2_fu_764;
reg   [15:0] sub0_val_output_V_2_2_fu_768;
reg   [15:0] sub0_val_output_V_3_2_fu_772;
reg   [15:0] sub0_val_output_V_4_2_fu_776;
reg   [15:0] sub0_val_output_V_5_2_fu_780;
reg   [15:0] sub0_val_output_V_6_2_fu_784;
reg   [15:0] sub0_val_output_V_7_2_fu_788;
reg   [15:0] sub0_val_output_V_8_2_fu_792;
reg   [15:0] sub0_val_output_V_9_2_fu_796;
reg   [15:0] sub0_val_output_V_10_2_fu_800;
reg   [15:0] sub0_val_output_V_11_2_fu_804;
reg   [15:0] sub0_val_output_V_12_2_fu_808;
reg   [15:0] sub0_val_output_V_13_2_fu_812;
reg   [15:0] sub0_val_output_V_14_2_fu_816;
reg   [15:0] sub0_val_output_V_15_2_fu_820;
reg   [15:0] sub1_val_output_0_V_1_fu_824;
wire   [15:0] sub1_val_output_0_V_fu_6296_p2;
reg   [15:0] sub1_val_output_1_V_1_fu_828;
wire   [15:0] sub1_val_output_1_V_fu_8838_p2;
reg   [15:0] sub1_val_output_2_V_1_fu_832;
wire   [15:0] sub1_val_output_2_V_fu_8848_p2;
reg   [15:0] sub1_val_output_3_V_1_fu_836;
wire   [15:0] sub1_val_output_3_V_fu_9017_p2;
reg   [15:0] sub1_val_output_4_V_1_fu_840;
wire   [15:0] sub1_val_output_4_V_fu_6323_p2;
reg   [15:0] sub1_val_output_5_V_1_fu_844;
wire   [15:0] sub1_val_output_5_V_fu_9206_p2;
reg   [15:0] sub1_val_output_6_V_1_fu_848;
wire   [15:0] sub1_val_output_6_V_fu_10181_p2;
reg   [15:0] sub1_val_output_7_V_1_fu_852;
wire   [15:0] sub1_val_output_7_V_fu_10247_p2;
reg   [15:0] sub1_val_output_8_V_1_fu_856;
wire   [15:0] sub1_val_output_8_V_fu_6350_p2;
reg   [15:0] sub1_val_output_9_V_1_fu_860;
wire   [15:0] sub1_val_output_9_V_fu_10323_p2;
wire  signed [15:0] select_ln130_18_fu_10316_p3;
reg   [15:0] sub1_val_output_10_s_fu_864;
wire   [15:0] sub1_val_output_10_1_fu_10456_p2;
wire  signed [15:0] select_ln130_20_fu_10449_p3;
reg   [15:0] sub1_val_output_11_s_fu_868;
wire   [15:0] sub1_val_output_11_1_fu_11418_p2;
wire  signed [15:0] select_ln130_22_fu_11411_p3;
reg   [15:0] sub1_val_output_12_s_fu_872;
wire   [15:0] sub1_val_output_12_1_fu_6377_p2;
reg   [15:0] sub1_val_output_13_s_fu_876;
wire   [15:0] sub1_val_output_13_1_fu_11551_p2;
wire  signed [15:0] select_ln130_26_fu_11544_p3;
reg   [15:0] sub1_val_output_14_s_fu_880;
wire   [15:0] sub1_val_output_14_1_fu_11684_p2;
wire  signed [15:0] select_ln130_28_fu_11677_p3;
reg   [15:0] sub1_val_output_15_s_fu_884;
wire   [15:0] sub1_val_output_15_1_fu_11817_p2;
wire  signed [15:0] select_ln130_30_fu_11810_p3;
reg   [15:0] kernel_window_1_val_s_fu_888;
reg   [15:0] kernel_window_1_val_1_fu_892;
reg   [15:0] kernel_window_1_val_2_fu_896;
reg   [15:0] kernel_window_1_val_3_fu_900;
reg   [15:0] kernel_window_1_val_4_fu_904;
reg   [15:0] kernel_window_1_val_5_fu_908;
reg   [15:0] kernel_window_1_val_6_fu_912;
reg   [15:0] kernel_window_1_val_7_fu_916;
reg   [15:0] kernel_window_1_val_8_fu_920;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
wire   [15:0] curr_input_data_sub_s_fu_4900_p1;
wire   [0:0] icmp_ln53_fu_4914_p2;
reg   [1:0] grp_fu_4074_p0;
wire   [2:0] trunc_ln203_fu_4805_p1;
wire   [4:0] shl_ln203_fu_4813_p2;
wire   [5:0] zext_ln203_1_fu_4819_p1;
wire   [5:0] zext_ln203_fu_4809_p1;
wire   [1:0] tmp_47_fu_4829_p4;
wire   [5:0] zext_ln203_2_fu_4857_p1;
wire   [5:0] add_ln203_fu_4861_p2;
wire   [1:0] tmp_48_fu_5134_p4;
wire   [7:0] tmp_49_fu_5168_p4;
wire   [0:0] icmp_ln80_fu_5144_p2;
wire   [0:0] icmp_ln80_1_fu_5178_p2;
wire   [0:0] and_ln80_fu_5184_p2;
wire   [8:0] add_ln82_fu_5190_p2;
wire   [2:0] row_idx_os_fu_5150_p2;
wire   [2:0] select_ln80_1_fu_5204_p3;
wire   [0:0] icmp_ln183_1_fu_5218_p2;
wire   [0:0] icmp_ln183_2_fu_5224_p2;
wire   [0:0] icmp_ln183_fu_5212_p2;
wire   [0:0] and_ln183_fu_5230_p2;
wire   [1:0] tmp_50_fu_5286_p4;
wire   [0:0] icmp_ln80_2_fu_5296_p2;
wire   [2:0] add_ln83_fu_5310_p2;
wire   [0:0] icmp_ln93_1_fu_5324_p2;
wire   [0:0] icmp_ln93_fu_5156_p2;
wire   [0:0] icmp_ln95_1_fu_5338_p2;
wire   [0:0] icmp_ln95_fu_5162_p2;
wire   [0:0] icmp_ln73_fu_5364_p2;
wire   [0:0] or_ln71_fu_5382_p2;
wire   [8:0] col_idx_fu_5376_p2;
wire   [7:0] tmp_51_fu_5396_p4;
wire   [0:0] select_ln80_3_fu_5302_p3;
wire   [0:0] icmp_ln80_3_fu_5406_p2;
wire   [0:0] and_ln80_1_fu_5358_p2;
wire   [2:0] select_ln80_4_fu_5316_p3;
wire   [0:0] empty_39_fu_5448_p2;
wire   [0:0] empty_38_fu_5442_p2;
wire   [8:0] add_ln82_1_fu_5548_p2;
wire   [8:0] select_ln80_10_fu_5553_p3;
wire   [0:0] icmp_ln183_4_fu_5565_p2;
wire   [0:0] icmp_ln183_5_fu_5570_p2;
wire   [8:0] select_ln80_7_fu_5526_p3;
wire   [8:0] add_ln216_2_fu_5594_p2;
wire   [8:0] select_ln80_8_fu_5532_p3;
wire   [8:0] add_ln216_3_fu_5607_p2;
wire   [8:0] select_ln80_9_fu_5538_p3;
wire   [0:0] icmp_ln183_3_fu_5560_p2;
wire   [0:0] and_ln183_1_fu_5576_p2;
wire   [0:0] or_ln183_1_fu_5620_p2;
wire   [0:0] and_ln80_2_fu_5544_p2;
wire   [1:0] mul_ln203_fu_5665_p0;
wire   [0:0] trunc_ln139_fu_5671_p1;
wire   [10:0] zext_ln71_fu_5727_p1;
wire   [10:0] add_ln203_1_fu_5730_p2;
wire   [2:0] zext_ln139_3_fu_5745_p1;
wire   [2:0] add_ln139_fu_5748_p2;
wire   [3:0] zext_ln139_2_fu_5742_p1;
wire   [3:0] add_ln139_1_fu_5776_p2;
wire   [10:0] zext_ln71_2_fu_5804_p1;
wire   [10:0] add_ln216_4_fu_5820_p2;
wire   [10:0] zext_ln71_4_fu_5812_p1;
wire   [10:0] add_ln216_5_fu_5833_p2;
wire   [4:0] zext_ln139_1_fu_5846_p1;
wire   [4:0] add_ln139_2_fu_5849_p2;
wire   [4:0] add_ln139_3_fu_5877_p2;
wire   [10:0] zext_ln71_6_fu_5911_p1;
wire   [10:0] add_ln216_6_fu_5919_p2;
wire   [2:0] zext_ln142_3_fu_6083_p1;
wire   [2:0] add_ln142_fu_6086_p2;
wire   [3:0] add_ln142_1_fu_6114_p2;
wire   [3:0] add_ln142_2_fu_6145_p2;
wire   [4:0] add_ln142_3_fu_6172_p2;
wire   [4:0] add_ln142_4_fu_6200_p2;
wire   [4:0] add_ln142_5_fu_6227_p2;
wire  signed [15:0] select_ln130_1_fu_6396_p3;
wire  signed [15:0] sext_ln703_1_fu_6407_p0;
wire  signed [16:0] sext_ln703_fu_6403_p1;
wire  signed [16:0] sext_ln703_1_fu_6407_p1;
wire   [16:0] add_ln1192_fu_6411_p2;
wire  signed [15:0] sub0_val_output_0_V_fu_6425_p0;
wire   [15:0] sub0_val_output_0_V_fu_6425_p2;
wire   [0:0] tmp_57_fu_6431_p3;
wire   [0:0] tmp_56_fu_6417_p3;
wire   [0:0] xor_ln786_fu_6439_p2;
wire   [0:0] xor_ln340_fu_6457_p2;
wire   [0:0] xor_ln340_16_fu_6451_p2;
wire   [0:0] and_ln786_fu_6445_p2;
wire   [0:0] or_ln340_fu_6463_p2;
wire   [15:0] select_ln340_fu_6469_p3;
wire   [15:0] sub0_val_output_0_V_1_fu_6477_p3;
wire  signed [15:0] select_ln130_3_fu_6497_p3;
wire  signed [15:0] sext_ln703_9_fu_6508_p0;
wire  signed [16:0] sext_ln703_9_fu_6508_p1;
wire  signed [16:0] sext_ln703_8_fu_6504_p1;
wire   [16:0] add_ln1192_4_fu_6512_p2;
wire  signed [15:0] sub0_val_output_1_V_fu_6526_p1;
wire   [15:0] sub0_val_output_1_V_fu_6526_p2;
wire   [0:0] tmp_69_fu_6532_p3;
wire   [0:0] tmp_68_fu_6518_p3;
wire   [0:0] xor_ln786_2_fu_6540_p2;
wire   [0:0] xor_ln340_17_fu_6558_p2;
wire   [0:0] xor_ln340_19_fu_6552_p2;
wire   [0:0] and_ln786_18_fu_6546_p2;
wire   [0:0] or_ln340_3_fu_6564_p2;
wire   [15:0] select_ln340_18_fu_6570_p3;
wire   [15:0] sub0_val_output_1_V_1_fu_6578_p3;
wire  signed [16:0] sext_ln703_3_fu_6598_p1;
wire  signed [16:0] sext_ln703_2_fu_6595_p1;
wire   [16:0] add_ln1192_1_fu_6601_p2;
wire  signed [17:0] sext_ln703_4_fu_6607_p1;
wire   [17:0] add_ln1192_2_fu_6611_p2;
wire   [15:0] add_ln703_2_fu_6624_p2;
wire   [15:0] add_ln703_fu_6629_p2;
wire   [1:0] p_Result_s_fu_6642_p4;
wire   [0:0] tmp_59_fu_6634_p3;
wire   [0:0] icmp_ln785_fu_6652_p2;
wire   [0:0] tmp_58_fu_6616_p3;
wire   [0:0] or_ln785_fu_6658_p2;
wire   [0:0] xor_ln785_fu_6664_p2;
wire   [0:0] icmp_ln786_fu_6682_p2;
wire   [0:0] xor_ln786_1_fu_6676_p2;
wire   [0:0] or_ln786_fu_6688_p2;
wire   [0:0] and_ln786_16_fu_6694_p2;
wire   [0:0] and_ln785_fu_6670_p2;
wire   [0:0] xor_ln340_1_fu_6706_p2;
wire   [0:0] or_ln340_1_fu_6700_p2;
wire   [0:0] or_ln340_2_fu_6712_p2;
wire   [15:0] select_ln340_1_fu_6718_p3;
wire   [15:0] select_ln388_fu_6726_p3;
wire  signed [16:0] sext_ln703_11_fu_6755_p1;
wire  signed [16:0] sext_ln703_10_fu_6752_p1;
wire   [16:0] add_ln1192_5_fu_6759_p2;
wire  signed [17:0] sext_ln703_12_fu_6765_p1;
wire   [17:0] add_ln1192_6_fu_6769_p2;
wire   [15:0] add_ln703_5_fu_6782_p2;
wire   [1:0] p_Result_21_1_fu_6801_p4;
wire   [0:0] tmp_71_fu_6793_p3;
wire   [0:0] icmp_ln785_1_fu_6811_p2;
wire   [0:0] tmp_70_fu_6774_p3;
wire   [0:0] or_ln785_1_fu_6817_p2;
wire   [0:0] xor_ln785_1_fu_6823_p2;
wire   [0:0] icmp_ln786_1_fu_6841_p2;
wire   [0:0] xor_ln786_3_fu_6835_p2;
wire   [0:0] or_ln786_1_fu_6847_p2;
wire  signed [15:0] select_ln130_5_fu_6867_p3;
wire  signed [16:0] sext_ln703_17_fu_6878_p1;
wire  signed [16:0] sext_ln703_16_fu_6874_p1;
wire   [16:0] add_ln1192_8_fu_6882_p2;
wire   [15:0] sub0_val_output_2_V_fu_6896_p2;
wire   [0:0] tmp_81_fu_6902_p3;
wire   [0:0] tmp_80_fu_6888_p3;
wire   [0:0] xor_ln786_16_fu_6910_p2;
wire   [0:0] xor_ln340_20_fu_6928_p2;
wire   [0:0] xor_ln340_21_fu_6922_p2;
wire   [0:0] and_ln786_20_fu_6916_p2;
wire   [0:0] or_ln340_6_fu_6934_p2;
wire   [15:0] select_ln340_22_fu_6940_p3;
wire   [15:0] sub0_val_output_2_V_1_fu_6948_p3;
wire  signed [15:0] select_ln130_7_fu_6968_p3;
wire  signed [16:0] sext_ln703_25_fu_6979_p1;
wire  signed [16:0] sext_ln703_24_fu_6975_p1;
wire   [16:0] add_ln1192_12_fu_6983_p2;
wire   [15:0] sub0_val_output_3_V_fu_6997_p2;
wire   [0:0] tmp_93_fu_7003_p3;
wire   [0:0] tmp_92_fu_6989_p3;
wire   [0:0] xor_ln786_18_fu_7011_p2;
wire   [0:0] xor_ln340_22_fu_7029_p2;
wire   [0:0] xor_ln340_23_fu_7023_p2;
wire   [0:0] and_ln786_22_fu_7017_p2;
wire   [0:0] or_ln340_9_fu_7035_p2;
wire   [15:0] select_ln340_25_fu_7041_p3;
wire   [15:0] sub0_val_output_3_V_1_fu_7049_p3;
wire  signed [15:0] select_ln130_9_fu_7069_p3;
wire  signed [15:0] sext_ln703_33_fu_7080_p0;
wire  signed [16:0] sext_ln703_33_fu_7080_p1;
wire  signed [16:0] sext_ln703_32_fu_7076_p1;
wire   [16:0] add_ln1192_16_fu_7084_p2;
wire  signed [15:0] sub0_val_output_4_V_fu_7098_p1;
wire   [15:0] sub0_val_output_4_V_fu_7098_p2;
wire   [0:0] tmp_105_fu_7104_p3;
wire   [0:0] tmp_104_fu_7090_p3;
wire   [0:0] xor_ln786_4_fu_7112_p2;
wire   [0:0] xor_ln340_24_fu_7130_p2;
wire   [0:0] xor_ln340_25_fu_7124_p2;
wire   [0:0] and_ln786_24_fu_7118_p2;
wire   [0:0] or_ln340_12_fu_7136_p2;
wire   [15:0] select_ln340_28_fu_7142_p3;
wire   [15:0] sub0_val_output_4_V_1_fu_7150_p3;
wire   [0:0] xor_ln340_18_fu_7191_p2;
wire   [0:0] or_ln340_4_fu_7187_p2;
wire   [0:0] or_ln340_5_fu_7196_p2;
wire   [15:0] select_ln340_19_fu_7201_p3;
wire   [15:0] select_ln388_17_fu_7208_p3;
wire  signed [16:0] sext_ln703_19_fu_7256_p1;
wire  signed [16:0] sext_ln703_18_fu_7253_p1;
wire   [16:0] add_ln1192_9_fu_7260_p2;
wire  signed [17:0] sext_ln703_20_fu_7266_p1;
wire   [17:0] add_ln1192_10_fu_7270_p2;
wire   [15:0] add_ln703_8_fu_7283_p2;
wire   [1:0] p_Result_21_2_fu_7302_p4;
wire   [0:0] tmp_83_fu_7294_p3;
wire   [0:0] icmp_ln785_2_fu_7312_p2;
wire   [0:0] tmp_82_fu_7275_p3;
wire   [0:0] or_ln785_2_fu_7318_p2;
wire   [0:0] xor_ln785_2_fu_7324_p2;
wire   [0:0] icmp_ln786_2_fu_7342_p2;
wire   [0:0] xor_ln786_17_fu_7336_p2;
wire   [0:0] or_ln786_2_fu_7348_p2;
wire  signed [16:0] sext_ln703_27_fu_7378_p1;
wire  signed [16:0] sext_ln703_26_fu_7375_p1;
wire   [16:0] add_ln1192_13_fu_7382_p2;
wire  signed [17:0] sext_ln703_28_fu_7388_p1;
wire   [17:0] add_ln1192_14_fu_7392_p2;
wire   [15:0] add_ln703_11_fu_7405_p2;
wire   [1:0] p_Result_21_3_fu_7424_p4;
wire   [0:0] tmp_95_fu_7416_p3;
wire   [0:0] icmp_ln785_3_fu_7434_p2;
wire   [0:0] tmp_94_fu_7397_p3;
wire   [0:0] or_ln785_3_fu_7440_p2;
wire   [0:0] xor_ln785_3_fu_7446_p2;
wire   [0:0] icmp_ln786_3_fu_7464_p2;
wire   [0:0] xor_ln786_19_fu_7458_p2;
wire   [0:0] or_ln786_3_fu_7470_p2;
wire  signed [16:0] sext_ln703_35_fu_7490_p1;
wire  signed [16:0] sext_ln703_34_fu_7487_p1;
wire   [16:0] add_ln1192_17_fu_7493_p2;
wire  signed [17:0] sext_ln703_36_fu_7499_p1;
wire   [17:0] add_ln1192_18_fu_7503_p2;
wire   [15:0] add_ln703_14_fu_7516_p2;
wire   [15:0] add_ln703_12_fu_7521_p2;
wire   [1:0] p_Result_21_4_fu_7534_p4;
wire   [0:0] tmp_107_fu_7526_p3;
wire   [0:0] icmp_ln785_4_fu_7544_p2;
wire   [0:0] tmp_106_fu_7508_p3;
wire   [0:0] or_ln785_4_fu_7550_p2;
wire   [0:0] xor_ln785_4_fu_7556_p2;
wire   [0:0] icmp_ln786_4_fu_7574_p2;
wire   [0:0] xor_ln786_20_fu_7568_p2;
wire   [0:0] or_ln786_4_fu_7580_p2;
wire   [0:0] and_ln786_25_fu_7586_p2;
wire   [0:0] and_ln785_4_fu_7562_p2;
wire   [0:0] xor_ln340_4_fu_7598_p2;
wire   [0:0] or_ln340_13_fu_7592_p2;
wire   [0:0] or_ln340_14_fu_7604_p2;
wire   [15:0] select_ln340_4_fu_7610_p3;
wire   [15:0] select_ln388_4_fu_7618_p3;
wire  signed [15:0] select_ln130_11_fu_7637_p3;
wire  signed [16:0] sext_ln703_41_fu_7648_p1;
wire  signed [16:0] sext_ln703_40_fu_7644_p1;
wire   [16:0] add_ln1192_20_fu_7652_p2;
wire   [15:0] sub0_val_output_5_V_fu_7666_p2;
wire   [0:0] tmp_117_fu_7672_p3;
wire   [0:0] tmp_116_fu_7658_p3;
wire   [0:0] xor_ln786_5_fu_7680_p2;
wire   [0:0] xor_ln340_26_fu_7698_p2;
wire   [0:0] xor_ln340_27_fu_7692_p2;
wire   [0:0] and_ln786_26_fu_7686_p2;
wire   [0:0] or_ln340_15_fu_7704_p2;
wire   [15:0] select_ln340_31_fu_7710_p3;
wire   [15:0] sub0_val_output_5_V_1_fu_7718_p3;
wire  signed [15:0] select_ln130_17_fu_7738_p3;
wire  signed [15:0] sext_ln703_57_fu_7749_p0;
wire  signed [16:0] sext_ln703_57_fu_7749_p1;
wire  signed [16:0] sext_ln703_56_fu_7745_p1;
wire   [16:0] add_ln1192_32_fu_7753_p2;
wire  signed [15:0] sub0_val_output_8_V_fu_7767_p1;
wire   [15:0] sub0_val_output_8_V_fu_7767_p2;
wire   [0:0] tmp_153_fu_7773_p3;
wire   [0:0] tmp_152_fu_7759_p3;
wire   [0:0] xor_ln786_8_fu_7781_p2;
wire   [0:0] xor_ln340_32_fu_7799_p2;
wire   [0:0] xor_ln340_33_fu_7793_p2;
wire   [0:0] and_ln786_32_fu_7787_p2;
wire   [0:0] or_ln340_24_fu_7805_p2;
wire   [15:0] select_ln340_40_fu_7811_p3;
wire   [15:0] sub0_val_output_8_V_1_fu_7819_p3;
wire   [13:0] trunc_ln708_s_fu_7843_p4;
wire   [0:0] icmp_ln718_fu_7863_p2;
wire   [0:0] tmp_61_fu_7856_p3;
wire   [0:0] tmp_63_fu_7874_p3;
wire   [0:0] or_ln412_fu_7868_p2;
wire   [0:0] and_ln415_fu_7881_p2;
wire  signed [14:0] sext_ln718_fu_7852_p1;
wire   [14:0] zext_ln415_fu_7887_p1;
wire  signed [14:0] add_ln415_fu_7891_p2;
wire   [0:0] tmp_64_fu_7901_p3;
wire   [0:0] xor_ln416_16_fu_7909_p2;
wire   [0:0] tmp_67_fu_7928_p3;
wire   [0:0] xor_ln416_17_fu_7941_p2;
wire   [0:0] or_ln416_16_fu_7946_p2;
wire   [0:0] xor_ln779_fu_7935_p2;
wire   [0:0] or_ln416_fu_7952_p2;
wire   [0:0] and_ln416_fu_7915_p2;
wire   [0:0] tmp_65_fu_7920_p3;
wire   [0:0] and_ln416_16_fu_7958_p2;
wire   [0:0] and_ln781_fu_7963_p2;
wire   [0:0] and_ln786_17_fu_7968_p2;
wire   [0:0] or_ln786_16_fu_7974_p2;
wire  signed [15:0] sext_ln415_fu_7897_p1;
wire   [0:0] tmp_60_fu_7836_p3;
wire   [15:0] select_ln340_17_fu_7980_p3;
wire   [13:0] trunc_ln3_fu_8002_p4;
wire   [0:0] icmp_ln718_1_fu_8022_p2;
wire   [0:0] tmp_73_fu_8015_p3;
wire   [0:0] tmp_75_fu_8033_p3;
wire   [0:0] or_ln412_1_fu_8027_p2;
wire   [0:0] and_ln415_1_fu_8040_p2;
wire  signed [14:0] sext_ln718_1_fu_8011_p1;
wire   [14:0] zext_ln415_1_fu_8046_p1;
wire  signed [14:0] add_ln415_1_fu_8050_p2;
wire   [0:0] tmp_76_fu_8060_p3;
wire   [0:0] xor_ln416_fu_8068_p2;
wire   [0:0] tmp_79_fu_8087_p3;
wire   [0:0] xor_ln416_18_fu_8100_p2;
wire   [0:0] or_ln416_17_fu_8105_p2;
wire   [0:0] xor_ln779_1_fu_8094_p2;
wire   [0:0] or_ln416_1_fu_8111_p2;
wire   [0:0] and_ln416_1_fu_8074_p2;
wire   [0:0] tmp_77_fu_8079_p3;
wire   [0:0] and_ln416_17_fu_8117_p2;
wire   [0:0] and_ln781_1_fu_8122_p2;
wire   [0:0] and_ln786_1_fu_8127_p2;
wire   [0:0] or_ln786_17_fu_8133_p2;
wire  signed [15:0] sext_ln415_1_fu_8056_p1;
wire   [0:0] tmp_72_fu_7995_p3;
wire   [15:0] select_ln340_21_fu_8139_p3;
wire   [0:0] xor_ln340_2_fu_8158_p2;
wire   [0:0] or_ln340_7_fu_8154_p2;
wire   [0:0] or_ln340_8_fu_8163_p2;
wire   [15:0] select_ln340_2_fu_8168_p3;
wire   [15:0] select_ln388_2_fu_8175_p3;
wire   [0:0] xor_ln340_3_fu_8214_p2;
wire   [0:0] or_ln340_10_fu_8210_p2;
wire   [0:0] or_ln340_11_fu_8219_p2;
wire   [15:0] select_ln340_3_fu_8224_p3;
wire   [15:0] select_ln388_3_fu_8231_p3;
wire  signed [16:0] sext_ln703_43_fu_8279_p1;
wire  signed [16:0] sext_ln703_42_fu_8276_p1;
wire   [16:0] add_ln1192_21_fu_8283_p2;
wire  signed [17:0] sext_ln703_44_fu_8289_p1;
wire   [17:0] add_ln1192_22_fu_8293_p2;
wire   [15:0] add_ln703_17_fu_8306_p2;
wire   [1:0] p_Result_21_5_fu_8325_p4;
wire   [0:0] tmp_119_fu_8317_p3;
wire   [0:0] icmp_ln785_5_fu_8335_p2;
wire   [0:0] tmp_118_fu_8298_p3;
wire   [0:0] or_ln785_5_fu_8341_p2;
wire   [0:0] xor_ln785_5_fu_8347_p2;
wire   [0:0] icmp_ln786_5_fu_8365_p2;
wire   [0:0] xor_ln786_21_fu_8359_p2;
wire   [0:0] or_ln786_5_fu_8371_p2;
wire  signed [15:0] select_ln130_13_fu_8391_p3;
wire  signed [16:0] sext_ln703_47_fu_8402_p1;
wire  signed [16:0] sext_ln703_46_fu_8398_p1;
wire   [16:0] add_ln1192_24_fu_8406_p2;
wire   [15:0] sub0_val_output_6_V_fu_8420_p2;
wire   [0:0] tmp_129_fu_8426_p3;
wire   [0:0] tmp_128_fu_8412_p3;
wire   [0:0] xor_ln786_6_fu_8434_p2;
wire   [0:0] xor_ln340_28_fu_8452_p2;
wire   [0:0] xor_ln340_29_fu_8446_p2;
wire   [0:0] and_ln786_28_fu_8440_p2;
wire   [0:0] or_ln340_18_fu_8458_p2;
wire   [15:0] select_ln340_34_fu_8464_p3;
wire   [15:0] sub0_val_output_6_V_1_fu_8472_p3;
wire  signed [15:0] select_ln130_15_fu_8492_p3;
wire  signed [16:0] sext_ln703_52_fu_8503_p1;
wire  signed [16:0] sext_ln703_51_fu_8499_p1;
wire   [16:0] add_ln1192_28_fu_8507_p2;
wire   [15:0] sub0_val_output_7_V_fu_8521_p2;
wire   [0:0] tmp_141_fu_8527_p3;
wire   [0:0] tmp_140_fu_8513_p3;
wire   [0:0] xor_ln786_7_fu_8535_p2;
wire   [0:0] xor_ln340_30_fu_8553_p2;
wire   [0:0] xor_ln340_31_fu_8547_p2;
wire   [0:0] and_ln786_30_fu_8541_p2;
wire   [0:0] or_ln340_21_fu_8559_p2;
wire   [15:0] select_ln340_37_fu_8565_p3;
wire   [15:0] sub0_val_output_7_V_1_fu_8573_p3;
wire  signed [16:0] sext_ln703_59_fu_8593_p1;
wire  signed [16:0] sext_ln703_58_fu_8590_p1;
wire   [16:0] add_ln1192_33_fu_8596_p2;
wire  signed [17:0] sext_ln703_60_fu_8602_p1;
wire   [17:0] add_ln1192_34_fu_8606_p2;
wire   [15:0] add_ln703_26_fu_8619_p2;
wire   [15:0] add_ln703_24_fu_8624_p2;
wire   [1:0] p_Result_21_8_fu_8637_p4;
wire   [0:0] tmp_155_fu_8629_p3;
wire   [0:0] icmp_ln785_8_fu_8647_p2;
wire   [0:0] tmp_154_fu_8611_p3;
wire   [0:0] or_ln785_8_fu_8653_p2;
wire   [0:0] xor_ln785_8_fu_8659_p2;
wire   [0:0] icmp_ln786_8_fu_8677_p2;
wire   [0:0] xor_ln786_24_fu_8671_p2;
wire   [0:0] or_ln786_8_fu_8683_p2;
wire   [0:0] and_ln786_33_fu_8689_p2;
wire   [0:0] and_ln785_8_fu_8665_p2;
wire   [0:0] xor_ln340_8_fu_8701_p2;
wire   [0:0] or_ln340_25_fu_8695_p2;
wire   [0:0] or_ln340_26_fu_8707_p2;
wire   [15:0] select_ln340_8_fu_8713_p3;
wire   [15:0] select_ln388_8_fu_8721_p3;
wire  signed [15:0] select_ln130_25_fu_8740_p3;
wire  signed [15:0] sext_ln703_77_fu_8751_p0;
wire  signed [16:0] sext_ln703_77_fu_8751_p1;
wire  signed [16:0] sext_ln703_76_fu_8747_p1;
wire   [16:0] add_ln1192_48_fu_8755_p2;
wire  signed [15:0] sub0_val_output_12_s_fu_8769_p1;
wire   [15:0] sub0_val_output_12_s_fu_8769_p2;
wire   [0:0] tmp_201_fu_8775_p3;
wire   [0:0] tmp_200_fu_8761_p3;
wire   [0:0] xor_ln786_12_fu_8783_p2;
wire   [0:0] xor_ln340_40_fu_8801_p2;
wire   [0:0] xor_ln340_41_fu_8795_p2;
wire   [0:0] and_ln786_40_fu_8789_p2;
wire   [0:0] or_ln340_36_fu_8807_p2;
wire   [15:0] select_ln340_52_fu_8813_p3;
wire   [15:0] sub0_val_output_12_1_fu_8821_p3;
wire   [13:0] trunc_ln708_1_fu_8865_p4;
wire   [0:0] icmp_ln718_2_fu_8885_p2;
wire   [0:0] tmp_85_fu_8878_p3;
wire   [0:0] tmp_87_fu_8896_p3;
wire   [0:0] or_ln412_2_fu_8890_p2;
wire   [0:0] and_ln415_2_fu_8903_p2;
wire  signed [14:0] sext_ln718_2_fu_8874_p1;
wire   [14:0] zext_ln415_2_fu_8909_p1;
wire  signed [14:0] add_ln415_2_fu_8913_p2;
wire   [0:0] tmp_88_fu_8923_p3;
wire   [0:0] xor_ln416_19_fu_8931_p2;
wire   [0:0] tmp_91_fu_8950_p3;
wire   [0:0] xor_ln416_20_fu_8963_p2;
wire   [0:0] or_ln416_18_fu_8968_p2;
wire   [0:0] xor_ln779_2_fu_8957_p2;
wire   [0:0] or_ln416_2_fu_8974_p2;
wire   [0:0] and_ln416_2_fu_8937_p2;
wire   [0:0] tmp_89_fu_8942_p3;
wire   [0:0] and_ln416_18_fu_8980_p2;
wire   [0:0] and_ln781_2_fu_8985_p2;
wire   [0:0] and_ln786_2_fu_8990_p2;
wire   [0:0] or_ln786_18_fu_8996_p2;
wire  signed [15:0] sext_ln415_2_fu_8919_p1;
wire   [0:0] tmp_84_fu_8858_p3;
wire   [15:0] select_ln340_24_fu_9002_p3;
wire   [13:0] trunc_ln708_2_fu_9034_p4;
wire   [0:0] icmp_ln718_3_fu_9054_p2;
wire   [0:0] tmp_97_fu_9047_p3;
wire   [0:0] tmp_99_fu_9065_p3;
wire   [0:0] or_ln412_3_fu_9059_p2;
wire   [0:0] and_ln415_3_fu_9072_p2;
wire  signed [14:0] sext_ln718_3_fu_9043_p1;
wire   [14:0] zext_ln415_3_fu_9078_p1;
wire  signed [14:0] add_ln415_3_fu_9082_p2;
wire   [0:0] tmp_100_fu_9092_p3;
wire   [0:0] xor_ln416_21_fu_9100_p2;
wire   [0:0] tmp_103_fu_9119_p3;
wire   [0:0] xor_ln416_22_fu_9132_p2;
wire   [0:0] or_ln416_19_fu_9137_p2;
wire   [0:0] xor_ln779_3_fu_9126_p2;
wire   [0:0] or_ln416_3_fu_9143_p2;
wire   [0:0] and_ln416_3_fu_9106_p2;
wire   [0:0] tmp_101_fu_9111_p3;
wire   [0:0] and_ln416_19_fu_9149_p2;
wire   [0:0] and_ln781_3_fu_9154_p2;
wire   [0:0] and_ln786_3_fu_9159_p2;
wire   [0:0] or_ln786_19_fu_9165_p2;
wire  signed [15:0] sext_ln415_3_fu_9088_p1;
wire   [0:0] tmp_96_fu_9027_p3;
wire   [15:0] select_ln340_27_fu_9171_p3;
wire   [0:0] xor_ln340_5_fu_9220_p2;
wire   [0:0] or_ln340_16_fu_9216_p2;
wire   [0:0] or_ln340_17_fu_9225_p2;
wire   [15:0] select_ln340_5_fu_9230_p3;
wire   [15:0] select_ln388_5_fu_9237_p3;
wire  signed [16:0] sext_ln703_49_fu_9285_p1;
wire  signed [16:0] sext_ln703_48_fu_9282_p1;
wire   [16:0] add_ln1192_25_fu_9289_p2;
wire  signed [17:0] sext_ln703_50_fu_9295_p1;
wire   [17:0] add_ln1192_26_fu_9299_p2;
wire   [15:0] add_ln703_20_fu_9312_p2;
wire   [1:0] p_Result_21_6_fu_9331_p4;
wire   [0:0] tmp_131_fu_9323_p3;
wire   [0:0] icmp_ln785_6_fu_9341_p2;
wire   [0:0] tmp_130_fu_9304_p3;
wire   [0:0] or_ln785_6_fu_9347_p2;
wire   [0:0] xor_ln785_6_fu_9353_p2;
wire   [0:0] icmp_ln786_6_fu_9371_p2;
wire   [0:0] xor_ln786_22_fu_9365_p2;
wire   [0:0] or_ln786_6_fu_9377_p2;
wire  signed [16:0] sext_ln703_54_fu_9407_p1;
wire  signed [16:0] sext_ln703_53_fu_9404_p1;
wire   [16:0] add_ln1192_29_fu_9411_p2;
wire  signed [17:0] sext_ln703_55_fu_9417_p1;
wire   [17:0] add_ln1192_30_fu_9421_p2;
wire   [15:0] add_ln703_23_fu_9434_p2;
wire   [1:0] p_Result_21_7_fu_9453_p4;
wire   [0:0] tmp_143_fu_9445_p3;
wire   [0:0] icmp_ln785_7_fu_9463_p2;
wire   [0:0] tmp_142_fu_9426_p3;
wire   [0:0] or_ln785_7_fu_9469_p2;
wire   [0:0] xor_ln785_7_fu_9475_p2;
wire   [0:0] icmp_ln786_7_fu_9493_p2;
wire   [0:0] xor_ln786_23_fu_9487_p2;
wire   [0:0] or_ln786_7_fu_9499_p2;
wire  signed [15:0] select_ln130_19_fu_9519_p3;
wire  signed [16:0] sext_ln703_62_fu_9530_p1;
wire  signed [16:0] sext_ln703_61_fu_9526_p1;
wire   [16:0] add_ln1192_36_fu_9534_p2;
wire   [15:0] sub0_val_output_9_V_fu_9548_p2;
wire   [0:0] tmp_165_fu_9554_p3;
wire   [0:0] tmp_164_fu_9540_p3;
wire   [0:0] xor_ln786_9_fu_9562_p2;
wire   [0:0] xor_ln340_34_fu_9580_p2;
wire   [0:0] xor_ln340_35_fu_9574_p2;
wire   [0:0] and_ln786_34_fu_9568_p2;
wire   [0:0] or_ln340_27_fu_9586_p2;
wire   [15:0] select_ln340_43_fu_9592_p3;
wire   [15:0] sub0_val_output_9_V_1_fu_9600_p3;
wire  signed [15:0] select_ln130_21_fu_9620_p3;
wire  signed [16:0] sext_ln703_67_fu_9631_p1;
wire  signed [16:0] sext_ln703_66_fu_9627_p1;
wire   [16:0] add_ln1192_40_fu_9634_p2;
wire   [15:0] sub0_val_output_10_s_fu_9648_p2;
wire   [0:0] tmp_177_fu_9653_p3;
wire   [0:0] tmp_176_fu_9640_p3;
wire   [0:0] xor_ln786_10_fu_9661_p2;
wire   [0:0] xor_ln340_36_fu_9679_p2;
wire   [0:0] xor_ln340_37_fu_9673_p2;
wire   [0:0] and_ln786_36_fu_9667_p2;
wire   [0:0] or_ln340_30_fu_9685_p2;
wire   [15:0] select_ln340_46_fu_9691_p3;
wire   [15:0] sub0_val_output_10_1_fu_9699_p3;
wire  signed [16:0] sext_ln703_79_fu_9719_p1;
wire  signed [16:0] sext_ln703_78_fu_9716_p1;
wire   [16:0] add_ln1192_49_fu_9722_p2;
wire  signed [17:0] sext_ln703_80_fu_9728_p1;
wire   [17:0] add_ln1192_50_fu_9732_p2;
wire   [15:0] add_ln703_38_fu_9745_p2;
wire   [15:0] add_ln703_36_fu_9750_p2;
wire   [1:0] p_Result_21_11_fu_9763_p4;
wire   [0:0] tmp_203_fu_9755_p3;
wire   [0:0] icmp_ln785_12_fu_9773_p2;
wire   [0:0] tmp_202_fu_9737_p3;
wire   [0:0] or_ln785_12_fu_9779_p2;
wire   [0:0] xor_ln785_12_fu_9785_p2;
wire   [0:0] icmp_ln786_12_fu_9803_p2;
wire   [0:0] xor_ln786_28_fu_9797_p2;
wire   [0:0] or_ln786_12_fu_9809_p2;
wire   [0:0] and_ln786_41_fu_9815_p2;
wire   [0:0] and_ln785_12_fu_9791_p2;
wire   [0:0] xor_ln340_12_fu_9827_p2;
wire   [0:0] or_ln340_37_fu_9821_p2;
wire   [0:0] or_ln340_38_fu_9833_p2;
wire   [15:0] select_ln340_12_fu_9839_p3;
wire   [15:0] select_ln388_12_fu_9847_p3;
wire   [13:0] trunc_ln708_3_fu_9870_p4;
wire   [0:0] icmp_ln718_4_fu_9890_p2;
wire   [0:0] tmp_109_fu_9883_p3;
wire   [0:0] tmp_111_fu_9901_p3;
wire   [0:0] or_ln412_4_fu_9895_p2;
wire   [0:0] and_ln415_4_fu_9908_p2;
wire  signed [14:0] sext_ln718_4_fu_9879_p1;
wire   [14:0] zext_ln415_4_fu_9914_p1;
wire  signed [14:0] add_ln415_4_fu_9918_p2;
wire   [0:0] tmp_112_fu_9928_p3;
wire   [0:0] xor_ln416_23_fu_9936_p2;
wire   [0:0] tmp_115_fu_9955_p3;
wire   [0:0] xor_ln416_24_fu_9968_p2;
wire   [0:0] or_ln416_20_fu_9973_p2;
wire   [0:0] xor_ln779_4_fu_9962_p2;
wire   [0:0] or_ln416_4_fu_9979_p2;
wire   [0:0] and_ln416_4_fu_9942_p2;
wire   [0:0] tmp_113_fu_9947_p3;
wire   [0:0] and_ln416_20_fu_9985_p2;
wire   [0:0] and_ln781_4_fu_9990_p2;
wire   [0:0] and_ln786_4_fu_9995_p2;
wire   [0:0] or_ln786_20_fu_10001_p2;
wire  signed [15:0] sext_ln415_4_fu_9924_p1;
wire   [0:0] tmp_108_fu_9863_p3;
wire   [15:0] select_ln340_30_fu_10007_p3;
wire   [13:0] trunc_ln708_4_fu_10029_p4;
wire   [0:0] icmp_ln718_5_fu_10049_p2;
wire   [0:0] tmp_121_fu_10042_p3;
wire   [0:0] tmp_123_fu_10060_p3;
wire   [0:0] or_ln412_5_fu_10054_p2;
wire   [0:0] and_ln415_5_fu_10067_p2;
wire  signed [14:0] sext_ln718_5_fu_10038_p1;
wire   [14:0] zext_ln415_5_fu_10073_p1;
wire  signed [14:0] add_ln415_5_fu_10077_p2;
wire   [0:0] tmp_124_fu_10087_p3;
wire   [0:0] xor_ln416_25_fu_10095_p2;
wire   [0:0] tmp_127_fu_10114_p3;
wire   [0:0] xor_ln416_26_fu_10127_p2;
wire   [0:0] or_ln416_21_fu_10132_p2;
wire   [0:0] xor_ln779_5_fu_10121_p2;
wire   [0:0] or_ln416_5_fu_10138_p2;
wire   [0:0] and_ln416_5_fu_10101_p2;
wire   [0:0] tmp_125_fu_10106_p3;
wire   [0:0] and_ln416_21_fu_10144_p2;
wire   [0:0] and_ln781_5_fu_10149_p2;
wire   [0:0] and_ln786_5_fu_10154_p2;
wire   [0:0] or_ln786_21_fu_10160_p2;
wire  signed [15:0] sext_ln415_5_fu_10083_p1;
wire   [0:0] tmp_120_fu_10022_p3;
wire   [15:0] select_ln340_33_fu_10166_p3;
wire   [0:0] xor_ln340_6_fu_10195_p2;
wire   [0:0] or_ln340_19_fu_10191_p2;
wire   [0:0] or_ln340_20_fu_10200_p2;
wire   [15:0] select_ln340_6_fu_10205_p3;
wire   [15:0] select_ln388_6_fu_10212_p3;
wire   [0:0] xor_ln340_7_fu_10261_p2;
wire   [0:0] or_ln340_22_fu_10257_p2;
wire   [0:0] or_ln340_23_fu_10266_p2;
wire   [15:0] select_ln340_7_fu_10271_p3;
wire   [15:0] select_ln388_7_fu_10278_p3;
wire  signed [16:0] sext_ln703_64_fu_10337_p1;
wire  signed [16:0] sext_ln703_63_fu_10334_p1;
wire   [16:0] add_ln1192_37_fu_10341_p2;
wire  signed [17:0] sext_ln703_65_fu_10347_p1;
wire   [17:0] add_ln1192_38_fu_10351_p2;
wire   [15:0] add_ln703_29_fu_10364_p2;
wire   [1:0] p_Result_21_9_fu_10383_p4;
wire   [0:0] tmp_167_fu_10375_p3;
wire   [0:0] icmp_ln785_9_fu_10393_p2;
wire   [0:0] tmp_166_fu_10356_p3;
wire   [0:0] or_ln785_9_fu_10399_p2;
wire   [0:0] xor_ln785_9_fu_10405_p2;
wire   [0:0] icmp_ln786_9_fu_10423_p2;
wire   [0:0] xor_ln786_25_fu_10417_p2;
wire   [0:0] or_ln786_9_fu_10429_p2;
wire  signed [16:0] sext_ln703_69_fu_10470_p1;
wire  signed [16:0] sext_ln703_68_fu_10467_p1;
wire   [16:0] add_ln1192_41_fu_10474_p2;
wire  signed [17:0] sext_ln703_70_fu_10480_p1;
wire   [17:0] add_ln1192_42_fu_10484_p2;
wire   [15:0] add_ln703_32_fu_10497_p2;
wire   [1:0] p_Result_21_s_fu_10516_p4;
wire   [0:0] tmp_179_fu_10508_p3;
wire   [0:0] icmp_ln785_10_fu_10526_p2;
wire   [0:0] tmp_178_fu_10489_p3;
wire   [0:0] or_ln785_10_fu_10532_p2;
wire   [0:0] xor_ln785_10_fu_10538_p2;
wire   [0:0] icmp_ln786_10_fu_10556_p2;
wire   [0:0] xor_ln786_26_fu_10550_p2;
wire   [0:0] or_ln786_10_fu_10562_p2;
wire  signed [15:0] select_ln130_23_fu_10582_p3;
wire  signed [16:0] sext_ln703_72_fu_10593_p1;
wire  signed [16:0] sext_ln703_71_fu_10589_p1;
wire   [16:0] add_ln1192_44_fu_10596_p2;
wire   [15:0] sub0_val_output_11_s_fu_10610_p2;
wire   [0:0] tmp_189_fu_10615_p3;
wire   [0:0] tmp_188_fu_10602_p3;
wire   [0:0] xor_ln786_11_fu_10623_p2;
wire   [0:0] xor_ln340_38_fu_10641_p2;
wire   [0:0] xor_ln340_39_fu_10635_p2;
wire   [0:0] and_ln786_38_fu_10629_p2;
wire   [0:0] or_ln340_33_fu_10647_p2;
wire   [15:0] select_ln340_49_fu_10653_p3;
wire   [15:0] sub0_val_output_11_1_fu_10661_p3;
wire  signed [15:0] select_ln130_27_fu_10681_p3;
wire  signed [16:0] sext_ln703_82_fu_10692_p1;
wire  signed [16:0] sext_ln703_81_fu_10688_p1;
wire   [16:0] add_ln1192_52_fu_10695_p2;
wire   [15:0] sub0_val_output_13_s_fu_10709_p2;
wire   [0:0] tmp_213_fu_10714_p3;
wire   [0:0] tmp_212_fu_10701_p3;
wire   [0:0] xor_ln786_13_fu_10722_p2;
wire   [0:0] xor_ln340_42_fu_10740_p2;
wire   [0:0] xor_ln340_43_fu_10734_p2;
wire   [0:0] and_ln786_42_fu_10728_p2;
wire   [0:0] or_ln340_39_fu_10746_p2;
wire   [15:0] select_ln340_55_fu_10752_p3;
wire   [15:0] sub0_val_output_13_1_fu_10760_p3;
wire  signed [15:0] select_ln130_29_fu_10780_p3;
wire  signed [16:0] sext_ln703_87_fu_10791_p1;
wire  signed [16:0] sext_ln703_86_fu_10787_p1;
wire   [16:0] add_ln1192_56_fu_10795_p2;
wire   [15:0] sub0_val_output_14_s_fu_10809_p2;
wire   [0:0] tmp_225_fu_10815_p3;
wire   [0:0] tmp_224_fu_10801_p3;
wire   [0:0] xor_ln786_14_fu_10823_p2;
wire   [0:0] xor_ln340_44_fu_10841_p2;
wire   [0:0] xor_ln340_45_fu_10835_p2;
wire   [0:0] and_ln786_44_fu_10829_p2;
wire   [0:0] or_ln340_42_fu_10847_p2;
wire   [15:0] select_ln340_58_fu_10853_p3;
wire   [15:0] sub0_val_output_14_1_fu_10861_p3;
wire  signed [15:0] select_ln130_31_fu_10881_p3;
wire  signed [16:0] sext_ln703_92_fu_10892_p1;
wire  signed [16:0] sext_ln703_91_fu_10888_p1;
wire   [16:0] add_ln1192_60_fu_10896_p2;
wire   [15:0] sub0_val_output_15_s_fu_10910_p2;
wire   [0:0] tmp_237_fu_10916_p3;
wire   [0:0] tmp_236_fu_10902_p3;
wire   [0:0] xor_ln786_15_fu_10924_p2;
wire   [0:0] xor_ln340_46_fu_10942_p2;
wire   [0:0] xor_ln340_47_fu_10936_p2;
wire   [0:0] and_ln786_46_fu_10930_p2;
wire   [0:0] or_ln340_45_fu_10948_p2;
wire   [15:0] select_ln340_61_fu_10954_p3;
wire   [15:0] sub0_val_output_15_1_fu_10962_p3;
wire   [13:0] trunc_ln708_5_fu_10986_p4;
wire   [0:0] icmp_ln718_6_fu_11006_p2;
wire   [0:0] tmp_133_fu_10999_p3;
wire   [0:0] tmp_135_fu_11017_p3;
wire   [0:0] or_ln412_6_fu_11011_p2;
wire   [0:0] and_ln415_6_fu_11024_p2;
wire  signed [14:0] sext_ln718_6_fu_10995_p1;
wire   [14:0] zext_ln415_6_fu_11030_p1;
wire  signed [14:0] add_ln415_6_fu_11034_p2;
wire   [0:0] tmp_136_fu_11044_p3;
wire   [0:0] xor_ln416_27_fu_11052_p2;
wire   [0:0] tmp_139_fu_11071_p3;
wire   [0:0] xor_ln416_28_fu_11084_p2;
wire   [0:0] or_ln416_22_fu_11089_p2;
wire   [0:0] xor_ln779_6_fu_11078_p2;
wire   [0:0] or_ln416_6_fu_11095_p2;
wire   [0:0] and_ln416_6_fu_11058_p2;
wire   [0:0] tmp_137_fu_11063_p3;
wire   [0:0] and_ln416_22_fu_11101_p2;
wire   [0:0] and_ln781_6_fu_11106_p2;
wire   [0:0] and_ln786_6_fu_11111_p2;
wire   [0:0] or_ln786_22_fu_11117_p2;
wire  signed [15:0] sext_ln415_6_fu_11040_p1;
wire   [0:0] tmp_132_fu_10979_p3;
wire   [15:0] select_ln340_36_fu_11123_p3;
wire   [13:0] trunc_ln708_6_fu_11145_p4;
wire   [0:0] icmp_ln718_7_fu_11165_p2;
wire   [0:0] tmp_145_fu_11158_p3;
wire   [0:0] tmp_147_fu_11176_p3;
wire   [0:0] or_ln412_7_fu_11170_p2;
wire   [0:0] and_ln415_7_fu_11183_p2;
wire  signed [14:0] sext_ln718_7_fu_11154_p1;
wire   [14:0] zext_ln415_7_fu_11189_p1;
wire  signed [14:0] add_ln415_7_fu_11193_p2;
wire   [0:0] tmp_148_fu_11203_p3;
wire   [0:0] xor_ln416_29_fu_11211_p2;
wire   [0:0] tmp_151_fu_11230_p3;
wire   [0:0] xor_ln416_30_fu_11243_p2;
wire   [0:0] or_ln416_23_fu_11248_p2;
wire   [0:0] xor_ln779_7_fu_11237_p2;
wire   [0:0] or_ln416_7_fu_11254_p2;
wire   [0:0] and_ln416_7_fu_11217_p2;
wire   [0:0] tmp_149_fu_11222_p3;
wire   [0:0] and_ln416_23_fu_11260_p2;
wire   [0:0] and_ln781_7_fu_11265_p2;
wire   [0:0] and_ln786_7_fu_11270_p2;
wire   [0:0] or_ln786_23_fu_11276_p2;
wire  signed [15:0] sext_ln415_7_fu_11199_p1;
wire   [0:0] tmp_144_fu_11138_p3;
wire   [15:0] select_ln340_39_fu_11282_p3;
wire   [0:0] xor_ln340_9_fu_11321_p2;
wire   [0:0] or_ln340_28_fu_11317_p2;
wire   [0:0] or_ln340_29_fu_11326_p2;
wire   [15:0] select_ln340_9_fu_11331_p3;
wire   [15:0] select_ln388_9_fu_11338_p3;
wire   [0:0] xor_ln340_10_fu_11377_p2;
wire   [0:0] or_ln340_31_fu_11373_p2;
wire   [0:0] or_ln340_32_fu_11382_p2;
wire   [15:0] select_ln340_10_fu_11387_p3;
wire   [15:0] select_ln388_10_fu_11394_p3;
wire  signed [16:0] sext_ln703_74_fu_11432_p1;
wire  signed [16:0] sext_ln703_73_fu_11429_p1;
wire   [16:0] add_ln1192_45_fu_11436_p2;
wire  signed [17:0] sext_ln703_75_fu_11442_p1;
wire   [17:0] add_ln1192_46_fu_11446_p2;
wire   [15:0] add_ln703_35_fu_11459_p2;
wire   [1:0] p_Result_21_10_fu_11478_p4;
wire   [0:0] tmp_191_fu_11470_p3;
wire   [0:0] icmp_ln785_11_fu_11488_p2;
wire   [0:0] tmp_190_fu_11451_p3;
wire   [0:0] or_ln785_11_fu_11494_p2;
wire   [0:0] xor_ln785_11_fu_11500_p2;
wire   [0:0] icmp_ln786_11_fu_11518_p2;
wire   [0:0] xor_ln786_27_fu_11512_p2;
wire   [0:0] or_ln786_11_fu_11524_p2;
wire  signed [16:0] sext_ln703_84_fu_11565_p1;
wire  signed [16:0] sext_ln703_83_fu_11562_p1;
wire   [16:0] add_ln1192_53_fu_11569_p2;
wire  signed [17:0] sext_ln703_85_fu_11575_p1;
wire   [17:0] add_ln1192_54_fu_11579_p2;
wire   [15:0] add_ln703_41_fu_11592_p2;
wire   [1:0] p_Result_21_12_fu_11611_p4;
wire   [0:0] tmp_215_fu_11603_p3;
wire   [0:0] icmp_ln785_13_fu_11621_p2;
wire   [0:0] tmp_214_fu_11584_p3;
wire   [0:0] or_ln785_13_fu_11627_p2;
wire   [0:0] xor_ln785_13_fu_11633_p2;
wire   [0:0] icmp_ln786_13_fu_11651_p2;
wire   [0:0] xor_ln786_29_fu_11645_p2;
wire   [0:0] or_ln786_13_fu_11657_p2;
wire  signed [16:0] sext_ln703_89_fu_11698_p1;
wire  signed [16:0] sext_ln703_88_fu_11695_p1;
wire   [16:0] add_ln1192_57_fu_11702_p2;
wire  signed [17:0] sext_ln703_90_fu_11708_p1;
wire   [17:0] add_ln1192_58_fu_11712_p2;
wire   [15:0] add_ln703_44_fu_11725_p2;
wire   [1:0] p_Result_21_13_fu_11744_p4;
wire   [0:0] tmp_227_fu_11736_p3;
wire   [0:0] icmp_ln785_14_fu_11754_p2;
wire   [0:0] tmp_226_fu_11717_p3;
wire   [0:0] or_ln785_14_fu_11760_p2;
wire   [0:0] xor_ln785_14_fu_11766_p2;
wire   [0:0] icmp_ln786_14_fu_11784_p2;
wire   [0:0] xor_ln786_30_fu_11778_p2;
wire   [0:0] or_ln786_14_fu_11790_p2;
wire  signed [16:0] sext_ln703_94_fu_11831_p1;
wire  signed [16:0] sext_ln703_93_fu_11828_p1;
wire   [16:0] add_ln1192_61_fu_11835_p2;
wire  signed [17:0] sext_ln703_95_fu_11841_p1;
wire   [17:0] add_ln1192_62_fu_11845_p2;
wire   [15:0] add_ln703_47_fu_11858_p2;
wire   [1:0] p_Result_21_14_fu_11877_p4;
wire   [0:0] tmp_239_fu_11869_p3;
wire   [0:0] icmp_ln785_15_fu_11887_p2;
wire   [0:0] tmp_238_fu_11850_p3;
wire   [0:0] or_ln785_15_fu_11893_p2;
wire   [0:0] xor_ln785_15_fu_11899_p2;
wire   [0:0] icmp_ln786_15_fu_11917_p2;
wire   [0:0] xor_ln786_31_fu_11911_p2;
wire   [0:0] or_ln786_15_fu_11923_p2;
wire   [13:0] trunc_ln708_7_fu_11947_p4;
wire   [0:0] icmp_ln718_8_fu_11967_p2;
wire   [0:0] tmp_157_fu_11960_p3;
wire   [0:0] tmp_159_fu_11978_p3;
wire   [0:0] or_ln412_8_fu_11972_p2;
wire   [0:0] and_ln415_8_fu_11985_p2;
wire  signed [14:0] sext_ln718_8_fu_11956_p1;
wire   [14:0] zext_ln415_8_fu_11991_p1;
wire  signed [14:0] add_ln415_8_fu_11995_p2;
wire   [0:0] tmp_160_fu_12005_p3;
wire   [0:0] xor_ln416_31_fu_12013_p2;
wire   [0:0] tmp_163_fu_12032_p3;
wire   [0:0] xor_ln416_32_fu_12045_p2;
wire   [0:0] or_ln416_24_fu_12050_p2;
wire   [0:0] xor_ln779_8_fu_12039_p2;
wire   [0:0] or_ln416_8_fu_12056_p2;
wire   [0:0] and_ln416_8_fu_12019_p2;
wire   [0:0] tmp_161_fu_12024_p3;
wire   [0:0] and_ln416_24_fu_12062_p2;
wire   [0:0] and_ln781_8_fu_12067_p2;
wire   [0:0] and_ln786_8_fu_12072_p2;
wire   [0:0] or_ln786_24_fu_12078_p2;
wire  signed [15:0] sext_ln415_8_fu_12001_p1;
wire   [0:0] tmp_156_fu_11940_p3;
wire   [15:0] select_ln340_42_fu_12084_p3;
wire   [13:0] trunc_ln708_8_fu_12106_p4;
wire   [0:0] icmp_ln718_9_fu_12126_p2;
wire   [0:0] tmp_169_fu_12119_p3;
wire   [0:0] tmp_171_fu_12137_p3;
wire   [0:0] or_ln412_9_fu_12131_p2;
wire   [0:0] and_ln415_9_fu_12144_p2;
wire  signed [14:0] sext_ln718_9_fu_12115_p1;
wire   [14:0] zext_ln415_9_fu_12150_p1;
wire  signed [14:0] add_ln415_9_fu_12154_p2;
wire   [0:0] tmp_172_fu_12164_p3;
wire   [0:0] xor_ln416_33_fu_12172_p2;
wire   [0:0] tmp_175_fu_12191_p3;
wire   [0:0] xor_ln416_34_fu_12204_p2;
wire   [0:0] or_ln416_25_fu_12209_p2;
wire   [0:0] xor_ln779_9_fu_12198_p2;
wire   [0:0] or_ln416_9_fu_12215_p2;
wire   [0:0] and_ln416_9_fu_12178_p2;
wire   [0:0] tmp_173_fu_12183_p3;
wire   [0:0] and_ln416_25_fu_12221_p2;
wire   [0:0] and_ln781_9_fu_12226_p2;
wire   [0:0] and_ln786_9_fu_12231_p2;
wire   [0:0] or_ln786_25_fu_12237_p2;
wire  signed [15:0] sext_ln415_9_fu_12160_p1;
wire   [0:0] tmp_168_fu_12099_p3;
wire   [15:0] select_ln340_45_fu_12243_p3;
wire   [0:0] xor_ln340_11_fu_12282_p2;
wire   [0:0] or_ln340_34_fu_12278_p2;
wire   [0:0] or_ln340_35_fu_12287_p2;
wire   [15:0] select_ln340_11_fu_12292_p3;
wire   [15:0] select_ln388_11_fu_12299_p3;
wire   [0:0] xor_ln340_13_fu_12338_p2;
wire   [0:0] or_ln340_40_fu_12334_p2;
wire   [0:0] or_ln340_41_fu_12343_p2;
wire   [15:0] select_ln340_13_fu_12348_p3;
wire   [15:0] select_ln388_13_fu_12355_p3;
wire   [0:0] xor_ln340_14_fu_12373_p2;
wire   [0:0] or_ln340_43_fu_12369_p2;
wire   [0:0] or_ln340_44_fu_12378_p2;
wire   [15:0] select_ln340_14_fu_12383_p3;
wire   [15:0] select_ln388_14_fu_12390_p3;
wire   [0:0] xor_ln340_15_fu_12408_p2;
wire   [0:0] or_ln340_46_fu_12404_p2;
wire   [0:0] or_ln340_47_fu_12413_p2;
wire   [15:0] select_ln340_15_fu_12418_p3;
wire   [15:0] select_ln388_15_fu_12425_p3;
wire   [13:0] trunc_ln708_9_fu_12446_p4;
wire   [0:0] icmp_ln718_10_fu_12466_p2;
wire   [0:0] tmp_181_fu_12459_p3;
wire   [0:0] tmp_183_fu_12477_p3;
wire   [0:0] or_ln412_10_fu_12471_p2;
wire   [0:0] and_ln415_10_fu_12484_p2;
wire  signed [14:0] sext_ln718_10_fu_12455_p1;
wire   [14:0] zext_ln415_10_fu_12490_p1;
wire  signed [14:0] add_ln415_10_fu_12494_p2;
wire   [0:0] tmp_184_fu_12504_p3;
wire   [0:0] xor_ln416_35_fu_12512_p2;
wire   [0:0] tmp_187_fu_12531_p3;
wire   [0:0] xor_ln416_36_fu_12544_p2;
wire   [0:0] or_ln416_26_fu_12549_p2;
wire   [0:0] xor_ln779_10_fu_12538_p2;
wire   [0:0] or_ln416_10_fu_12555_p2;
wire   [0:0] and_ln416_10_fu_12518_p2;
wire   [0:0] tmp_185_fu_12523_p3;
wire   [0:0] and_ln416_26_fu_12561_p2;
wire   [0:0] and_ln781_10_fu_12566_p2;
wire   [0:0] and_ln786_10_fu_12571_p2;
wire   [0:0] or_ln786_26_fu_12577_p2;
wire  signed [15:0] sext_ln415_10_fu_12500_p1;
wire   [0:0] tmp_180_fu_12439_p3;
wire   [15:0] select_ln340_48_fu_12583_p3;
wire   [13:0] trunc_ln708_10_fu_12605_p4;
wire   [0:0] icmp_ln718_11_fu_12625_p2;
wire   [0:0] tmp_193_fu_12618_p3;
wire   [0:0] tmp_195_fu_12636_p3;
wire   [0:0] or_ln412_11_fu_12630_p2;
wire   [0:0] and_ln415_11_fu_12643_p2;
wire  signed [14:0] sext_ln718_11_fu_12614_p1;
wire   [14:0] zext_ln415_11_fu_12649_p1;
wire  signed [14:0] add_ln415_11_fu_12653_p2;
wire   [0:0] tmp_196_fu_12663_p3;
wire   [0:0] xor_ln416_37_fu_12671_p2;
wire   [0:0] tmp_199_fu_12690_p3;
wire   [0:0] xor_ln416_38_fu_12703_p2;
wire   [0:0] or_ln416_27_fu_12708_p2;
wire   [0:0] xor_ln779_11_fu_12697_p2;
wire   [0:0] or_ln416_11_fu_12714_p2;
wire   [0:0] and_ln416_11_fu_12677_p2;
wire   [0:0] tmp_197_fu_12682_p3;
wire   [0:0] and_ln416_27_fu_12720_p2;
wire   [0:0] and_ln781_11_fu_12725_p2;
wire   [0:0] and_ln786_11_fu_12730_p2;
wire   [0:0] or_ln786_27_fu_12736_p2;
wire  signed [15:0] sext_ln415_11_fu_12659_p1;
wire   [0:0] tmp_192_fu_12598_p3;
wire   [15:0] select_ln340_51_fu_12742_p3;
wire   [13:0] trunc_ln708_11_fu_12804_p4;
wire   [0:0] icmp_ln718_12_fu_12824_p2;
wire   [0:0] tmp_205_fu_12817_p3;
wire   [0:0] tmp_207_fu_12835_p3;
wire   [0:0] or_ln412_12_fu_12829_p2;
wire   [0:0] and_ln415_12_fu_12842_p2;
wire  signed [14:0] sext_ln718_12_fu_12813_p1;
wire   [14:0] zext_ln415_12_fu_12848_p1;
wire  signed [14:0] add_ln415_12_fu_12852_p2;
wire   [0:0] tmp_208_fu_12862_p3;
wire   [0:0] xor_ln416_39_fu_12870_p2;
wire   [0:0] tmp_211_fu_12889_p3;
wire   [0:0] xor_ln416_40_fu_12902_p2;
wire   [0:0] or_ln416_28_fu_12907_p2;
wire   [0:0] xor_ln779_12_fu_12896_p2;
wire   [0:0] or_ln416_12_fu_12913_p2;
wire   [0:0] and_ln416_12_fu_12876_p2;
wire   [0:0] tmp_209_fu_12881_p3;
wire   [0:0] and_ln416_28_fu_12919_p2;
wire   [0:0] and_ln781_12_fu_12924_p2;
wire   [0:0] and_ln786_12_fu_12929_p2;
wire   [0:0] or_ln786_28_fu_12935_p2;
wire  signed [15:0] sext_ln415_12_fu_12858_p1;
wire   [0:0] tmp_204_fu_12797_p3;
wire   [15:0] select_ln340_54_fu_12941_p3;
wire   [13:0] trunc_ln708_12_fu_12963_p4;
wire   [0:0] icmp_ln718_13_fu_12983_p2;
wire   [0:0] tmp_217_fu_12976_p3;
wire   [0:0] tmp_219_fu_12994_p3;
wire   [0:0] or_ln412_13_fu_12988_p2;
wire   [0:0] and_ln415_13_fu_13001_p2;
wire  signed [14:0] sext_ln718_13_fu_12972_p1;
wire   [14:0] zext_ln415_13_fu_13007_p1;
wire  signed [14:0] add_ln415_13_fu_13011_p2;
wire   [0:0] tmp_220_fu_13021_p3;
wire   [0:0] xor_ln416_41_fu_13029_p2;
wire   [0:0] tmp_223_fu_13048_p3;
wire   [0:0] xor_ln416_42_fu_13061_p2;
wire   [0:0] or_ln416_29_fu_13066_p2;
wire   [0:0] xor_ln779_13_fu_13055_p2;
wire   [0:0] or_ln416_13_fu_13072_p2;
wire   [0:0] and_ln416_13_fu_13035_p2;
wire   [0:0] tmp_221_fu_13040_p3;
wire   [0:0] and_ln416_29_fu_13078_p2;
wire   [0:0] and_ln781_13_fu_13083_p2;
wire   [0:0] and_ln786_13_fu_13088_p2;
wire   [0:0] or_ln786_29_fu_13094_p2;
wire  signed [15:0] sext_ln415_13_fu_13017_p1;
wire   [0:0] tmp_216_fu_12956_p3;
wire   [15:0] select_ln340_57_fu_13100_p3;
wire   [13:0] trunc_ln708_13_fu_13162_p4;
wire   [0:0] icmp_ln718_14_fu_13182_p2;
wire   [0:0] tmp_229_fu_13175_p3;
wire   [0:0] tmp_231_fu_13193_p3;
wire   [0:0] or_ln412_14_fu_13187_p2;
wire   [0:0] and_ln415_14_fu_13200_p2;
wire  signed [14:0] sext_ln718_14_fu_13171_p1;
wire   [14:0] zext_ln415_14_fu_13206_p1;
wire  signed [14:0] add_ln415_14_fu_13210_p2;
wire   [0:0] tmp_232_fu_13220_p3;
wire   [0:0] xor_ln416_43_fu_13228_p2;
wire   [0:0] tmp_235_fu_13247_p3;
wire   [0:0] xor_ln416_44_fu_13260_p2;
wire   [0:0] or_ln416_30_fu_13265_p2;
wire   [0:0] xor_ln779_14_fu_13254_p2;
wire   [0:0] or_ln416_14_fu_13271_p2;
wire   [0:0] and_ln416_14_fu_13234_p2;
wire   [0:0] tmp_233_fu_13239_p3;
wire   [0:0] and_ln416_30_fu_13277_p2;
wire   [0:0] and_ln781_14_fu_13282_p2;
wire   [0:0] and_ln786_14_fu_13287_p2;
wire   [0:0] or_ln786_30_fu_13293_p2;
wire  signed [15:0] sext_ln415_14_fu_13216_p1;
wire   [0:0] tmp_228_fu_13155_p3;
wire   [15:0] select_ln340_60_fu_13299_p3;
wire   [13:0] trunc_ln708_14_fu_13321_p4;
wire   [0:0] icmp_ln718_15_fu_13341_p2;
wire   [0:0] tmp_241_fu_13334_p3;
wire   [0:0] tmp_243_fu_13352_p3;
wire   [0:0] or_ln412_15_fu_13346_p2;
wire   [0:0] and_ln415_15_fu_13359_p2;
wire  signed [14:0] sext_ln718_15_fu_13330_p1;
wire   [14:0] zext_ln415_15_fu_13365_p1;
wire  signed [14:0] add_ln415_15_fu_13369_p2;
wire   [0:0] tmp_244_fu_13379_p3;
wire   [0:0] xor_ln416_45_fu_13387_p2;
wire   [0:0] tmp_247_fu_13406_p3;
wire   [0:0] xor_ln416_46_fu_13419_p2;
wire   [0:0] or_ln416_31_fu_13424_p2;
wire   [0:0] xor_ln779_15_fu_13413_p2;
wire   [0:0] or_ln416_15_fu_13430_p2;
wire   [0:0] and_ln416_15_fu_13393_p2;
wire   [0:0] tmp_245_fu_13398_p3;
wire   [0:0] and_ln416_31_fu_13436_p2;
wire   [0:0] and_ln781_15_fu_13441_p2;
wire   [0:0] and_ln786_15_fu_13446_p2;
wire   [0:0] or_ln786_31_fu_13452_p2;
wire  signed [15:0] sext_ln415_15_fu_13375_p1;
wire   [0:0] tmp_240_fu_13314_p3;
wire   [15:0] select_ln340_63_fu_13458_p3;
wire   [5:0] mul_ln1118_fu_13479_p0;
wire   [5:0] mul_ln1118_1_fu_13488_p0;
wire   [5:0] mul_ln1118_2_fu_13497_p0;
wire   [5:0] mul_ln1118_3_fu_13506_p0;
wire   [5:0] mul_ln1118_4_fu_13515_p0;
wire   [5:0] mul_ln1118_5_fu_13524_p0;
wire   [5:0] mul_ln1118_6_fu_13533_p0;
wire   [5:0] mul_ln1118_7_fu_13542_p0;
wire   [5:0] mul_ln1118_8_fu_13551_p0;
wire   [5:0] mul_ln1118_9_fu_13560_p0;
wire   [5:0] mul_ln1118_10_fu_13569_p0;
wire   [5:0] mul_ln1118_11_fu_13578_p0;
wire   [5:0] mul_ln1118_12_fu_13587_p0;
wire   [5:0] mul_ln1118_13_fu_13596_p0;
wire   [5:0] mul_ln1118_14_fu_13605_p0;
wire   [5:0] mul_ln1118_15_fu_13614_p0;
wire    ap_CS_fsm_state40;
reg    ap_block_state40;
reg   [16:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [10:0] mul_ln203_fu_5665_p00;
reg    ap_condition_32989;
reg    ap_condition_31701;
reg    ap_condition_33006;
reg    ap_condition_33011;
reg    ap_condition_4020;
reg    ap_condition_33018;
reg    ap_condition_33023;
reg    ap_condition_33026;
reg    ap_condition_33022;
reg    ap_condition_33032;
reg    ap_condition_33035;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 inStream_V_data_0_sel_rd = 1'b0;
#0 inStream_V_data_0_sel_wr = 1'b0;
#0 inStream_V_data_0_state = 2'd0;
#0 inStream_V_keep_V_0_sel_rd = 1'b0;
#0 inStream_V_keep_V_0_sel_wr = 1'b0;
#0 inStream_V_keep_V_0_state = 2'd0;
#0 inStream_V_strb_V_0_sel_rd = 1'b0;
#0 inStream_V_strb_V_0_sel_wr = 1'b0;
#0 inStream_V_strb_V_0_state = 2'd0;
#0 inStream_V_user_V_0_sel_rd = 1'b0;
#0 inStream_V_user_V_0_sel_wr = 1'b0;
#0 inStream_V_user_V_0_state = 2'd0;
#0 inStream_V_id_V_0_sel_rd = 1'b0;
#0 inStream_V_id_V_0_sel_wr = 1'b0;
#0 inStream_V_id_V_0_state = 2'd0;
#0 inStream_V_dest_V_0_sel_rd = 1'b0;
#0 inStream_V_dest_V_0_sel_wr = 1'b0;
#0 inStream_V_dest_V_0_state = 2'd0;
#0 outStream_V_data_1_sel_rd = 1'b0;
#0 outStream_V_data_1_sel_wr = 1'b0;
#0 outStream_V_data_1_state = 2'd0;
#0 outStream_V_keep_V_1_sel_rd = 1'b0;
#0 outStream_V_keep_V_1_sel_wr = 1'b0;
#0 outStream_V_keep_V_1_state = 2'd0;
#0 outStream_V_strb_V_1_sel_rd = 1'b0;
#0 outStream_V_strb_V_1_sel_wr = 1'b0;
#0 outStream_V_strb_V_1_state = 2'd0;
#0 outStream_V_user_V_1_sel_rd = 1'b0;
#0 outStream_V_user_V_1_sel_wr = 1'b0;
#0 outStream_V_user_V_1_state = 2'd0;
#0 outStream_V_last_V_1_sel_rd = 1'b0;
#0 outStream_V_last_V_1_sel_wr = 1'b0;
#0 outStream_V_last_V_1_state = 2'd0;
#0 outStream_V_id_V_1_sel_rd = 1'b0;
#0 outStream_V_id_V_1_sel_wr = 1'b0;
#0 outStream_V_id_V_1_state = 2'd0;
#0 outStream_V_dest_V_1_sel_rd = 1'b0;
#0 outStream_V_dest_V_1_sel_wr = 1'b0;
#0 outStream_V_dest_V_1_state = 2'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_out_stream_merge_fu_3927_ap_start_reg = 1'b0;
end

yolo_conv_top_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
yolo_conv_top_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

yolo_conv_top_line_buff_group_0_va #(
    .DataWidth( 16 ),
    .AddressRange( 836 ),
    .AddressWidth( 10 ))
line_buff_group_0_va_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_0_va_address0),
    .ce0(line_buff_group_0_va_ce0),
    .we0(line_buff_group_0_va_we0),
    .d0(line_buff_group_0_va_1_q0),
    .q0(line_buff_group_0_va_q0),
    .address1(line_buff_group_0_va_address1),
    .ce1(line_buff_group_0_va_ce1),
    .q1(line_buff_group_0_va_q1)
);

yolo_conv_top_line_buff_group_0_va #(
    .DataWidth( 16 ),
    .AddressRange( 836 ),
    .AddressWidth( 10 ))
line_buff_group_0_va_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_0_va_1_address0),
    .ce0(line_buff_group_0_va_1_ce0),
    .we0(line_buff_group_0_va_1_we0),
    .d0(line_buff_group_0_va_2_q0),
    .q0(line_buff_group_0_va_1_q0),
    .address1(line_buff_group_0_va_1_address1),
    .ce1(line_buff_group_0_va_1_ce1),
    .q1(line_buff_group_0_va_1_q1)
);

yolo_conv_top_line_buff_group_0_va #(
    .DataWidth( 16 ),
    .AddressRange( 836 ),
    .AddressWidth( 10 ))
line_buff_group_0_va_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_0_va_2_address0),
    .ce0(line_buff_group_0_va_2_ce0),
    .we0(line_buff_group_0_va_2_we0),
    .d0(ap_phi_reg_pp0_iter0_p_0_reg_3824),
    .q0(line_buff_group_0_va_2_q0),
    .address1(line_buff_group_0_va_2_address1),
    .ce1(line_buff_group_0_va_2_ce1),
    .q1(line_buff_group_0_va_2_q1)
);

yolo_conv_top_line_buff_group_1_va #(
    .DataWidth( 16 ),
    .AddressRange( 418 ),
    .AddressWidth( 9 ))
line_buff_group_1_va_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_1_va_address0),
    .ce0(line_buff_group_1_va_ce0),
    .we0(line_buff_group_1_va_we0),
    .d0(line_buff_group_1_va_1_q0),
    .q0(line_buff_group_1_va_q0),
    .address1(line_buff_group_1_va_address1),
    .ce1(line_buff_group_1_va_ce1),
    .q1(line_buff_group_1_va_q1)
);

yolo_conv_top_line_buff_group_1_va #(
    .DataWidth( 16 ),
    .AddressRange( 418 ),
    .AddressWidth( 9 ))
line_buff_group_1_va_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_1_va_1_address0),
    .ce0(line_buff_group_1_va_1_ce0),
    .we0(line_buff_group_1_va_1_we0),
    .d0(line_buff_group_1_va_2_q0),
    .q0(line_buff_group_1_va_1_q0),
    .address1(line_buff_group_1_va_1_address1),
    .ce1(line_buff_group_1_va_1_ce1),
    .q1(line_buff_group_1_va_1_q1)
);

yolo_conv_top_line_buff_group_1_va #(
    .DataWidth( 16 ),
    .AddressRange( 418 ),
    .AddressWidth( 9 ))
line_buff_group_1_va_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buff_group_1_va_2_address0),
    .ce0(line_buff_group_1_va_2_ce0),
    .we0(line_buff_group_1_va_2_we0),
    .d0(ap_phi_reg_pp0_iter0_p_011_reg_3809),
    .q0(line_buff_group_1_va_2_q0),
    .address1(line_buff_group_1_va_2_address1),
    .ce1(line_buff_group_1_va_2_ce1),
    .q1(line_buff_group_1_va_2_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_0_d_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_0_d_address0),
    .ce0(local_mem_group_0_d_ce0),
    .we0(local_mem_group_0_d_we0),
    .d0(curr_input_data_sub_s_fu_4900_p1),
    .q0(local_mem_group_0_d_q0),
    .address1(local_mem_group_0_d_address1),
    .ce1(local_mem_group_0_d_ce1),
    .q1(local_mem_group_0_d_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_0_d_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_0_d_1_address0),
    .ce0(local_mem_group_0_d_1_ce0),
    .we0(local_mem_group_0_d_1_we0),
    .d0(local_mem_group_0_d_1_d0),
    .q0(local_mem_group_0_d_1_q0),
    .address1(local_mem_group_0_d_1_address1),
    .ce1(local_mem_group_0_d_1_ce1),
    .q1(local_mem_group_0_d_1_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_0_d_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_0_d_2_address0),
    .ce0(local_mem_group_0_d_2_ce0),
    .we0(local_mem_group_0_d_2_we0),
    .d0(curr_input_data_sub_s_fu_4900_p1),
    .q0(local_mem_group_0_d_2_q0),
    .address1(local_mem_group_0_d_2_address1),
    .ce1(local_mem_group_0_d_2_ce1),
    .q1(local_mem_group_0_d_2_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_0_d_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_0_d_3_address0),
    .ce0(local_mem_group_0_d_3_ce0),
    .we0(local_mem_group_0_d_3_we0),
    .d0(local_mem_group_0_d_3_d0),
    .q0(local_mem_group_0_d_3_q0),
    .address1(local_mem_group_0_d_3_address1),
    .ce1(local_mem_group_0_d_3_ce1),
    .q1(local_mem_group_0_d_3_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_0_d_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_0_d_4_address0),
    .ce0(local_mem_group_0_d_4_ce0),
    .we0(local_mem_group_0_d_4_we0),
    .d0(curr_input_data_sub_s_fu_4900_p1),
    .q0(local_mem_group_0_d_4_q0),
    .address1(local_mem_group_0_d_4_address1),
    .ce1(local_mem_group_0_d_4_ce1),
    .q1(local_mem_group_0_d_4_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_0_d_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_0_d_5_address0),
    .ce0(local_mem_group_0_d_5_ce0),
    .we0(local_mem_group_0_d_5_we0),
    .d0(local_mem_group_0_d_5_d0),
    .q0(local_mem_group_0_d_5_q0),
    .address1(local_mem_group_0_d_5_address1),
    .ce1(local_mem_group_0_d_5_ce1),
    .q1(local_mem_group_0_d_5_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_0_d_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_0_d_6_address0),
    .ce0(local_mem_group_0_d_6_ce0),
    .we0(local_mem_group_0_d_6_we0),
    .d0(curr_input_data_sub_s_fu_4900_p1),
    .q0(local_mem_group_0_d_6_q0),
    .address1(local_mem_group_0_d_6_address1),
    .ce1(local_mem_group_0_d_6_ce1),
    .q1(local_mem_group_0_d_6_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_0_d_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_0_d_7_address0),
    .ce0(local_mem_group_0_d_7_ce0),
    .we0(local_mem_group_0_d_7_we0),
    .d0(local_mem_group_0_d_7_d0),
    .q0(local_mem_group_0_d_7_q0),
    .address1(local_mem_group_0_d_7_address1),
    .ce1(local_mem_group_0_d_7_ce1),
    .q1(local_mem_group_0_d_7_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_0_d_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_0_d_8_address0),
    .ce0(local_mem_group_0_d_8_ce0),
    .we0(local_mem_group_0_d_8_we0),
    .d0(curr_input_data_sub_s_fu_4900_p1),
    .q0(local_mem_group_0_d_8_q0),
    .address1(local_mem_group_0_d_8_address1),
    .ce1(local_mem_group_0_d_8_ce1),
    .q1(local_mem_group_0_d_8_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_1_d_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_1_d_address0),
    .ce0(local_mem_group_1_d_ce0),
    .we0(local_mem_group_1_d_we0),
    .d0(curr_input_data_sub_s_fu_4900_p1),
    .q0(local_mem_group_1_d_q0),
    .address1(local_mem_group_1_d_address1),
    .ce1(local_mem_group_1_d_ce1),
    .q1(local_mem_group_1_d_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_1_d_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_1_d_1_address0),
    .ce0(local_mem_group_1_d_1_ce0),
    .we0(local_mem_group_1_d_1_we0),
    .d0(local_mem_group_1_d_1_d0),
    .q0(local_mem_group_1_d_1_q0),
    .address1(local_mem_group_1_d_1_address1),
    .ce1(local_mem_group_1_d_1_ce1),
    .q1(local_mem_group_1_d_1_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_1_d_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_1_d_2_address0),
    .ce0(local_mem_group_1_d_2_ce0),
    .we0(local_mem_group_1_d_2_we0),
    .d0(curr_input_data_sub_s_fu_4900_p1),
    .q0(local_mem_group_1_d_2_q0),
    .address1(local_mem_group_1_d_2_address1),
    .ce1(local_mem_group_1_d_2_ce1),
    .q1(local_mem_group_1_d_2_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_1_d_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_1_d_3_address0),
    .ce0(local_mem_group_1_d_3_ce0),
    .we0(local_mem_group_1_d_3_we0),
    .d0(local_mem_group_1_d_3_d0),
    .q0(local_mem_group_1_d_3_q0),
    .address1(local_mem_group_1_d_3_address1),
    .ce1(local_mem_group_1_d_3_ce1),
    .q1(local_mem_group_1_d_3_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_1_d_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_1_d_4_address0),
    .ce0(local_mem_group_1_d_4_ce0),
    .we0(local_mem_group_1_d_4_we0),
    .d0(curr_input_data_sub_s_fu_4900_p1),
    .q0(local_mem_group_1_d_4_q0),
    .address1(local_mem_group_1_d_4_address1),
    .ce1(local_mem_group_1_d_4_ce1),
    .q1(local_mem_group_1_d_4_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_1_d_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_1_d_5_address0),
    .ce0(local_mem_group_1_d_5_ce0),
    .we0(local_mem_group_1_d_5_we0),
    .d0(local_mem_group_1_d_5_d0),
    .q0(local_mem_group_1_d_5_q0),
    .address1(local_mem_group_1_d_5_address1),
    .ce1(local_mem_group_1_d_5_ce1),
    .q1(local_mem_group_1_d_5_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_1_d_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_1_d_6_address0),
    .ce0(local_mem_group_1_d_6_ce0),
    .we0(local_mem_group_1_d_6_we0),
    .d0(curr_input_data_sub_s_fu_4900_p1),
    .q0(local_mem_group_1_d_6_q0),
    .address1(local_mem_group_1_d_6_address1),
    .ce1(local_mem_group_1_d_6_ce1),
    .q1(local_mem_group_1_d_6_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_1_d_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_1_d_7_address0),
    .ce0(local_mem_group_1_d_7_ce0),
    .we0(local_mem_group_1_d_7_we0),
    .d0(local_mem_group_1_d_7_d0),
    .q0(local_mem_group_1_d_7_q0),
    .address1(local_mem_group_1_d_7_address1),
    .ce1(local_mem_group_1_d_7_ce1),
    .q1(local_mem_group_1_d_7_q1)
);

yolo_conv_top_local_mem_group_0_d #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
local_mem_group_1_d_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_mem_group_1_d_8_address0),
    .ce0(local_mem_group_1_d_8_ce0),
    .we0(local_mem_group_1_d_8_we0),
    .d0(curr_input_data_sub_s_fu_4900_p1),
    .q0(local_mem_group_1_d_8_q0),
    .address1(local_mem_group_1_d_8_address1),
    .ce1(local_mem_group_1_d_8_ce1),
    .q1(local_mem_group_1_d_8_q1)
);

window_macc grp_window_macc_fu_3839(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .window_0_0_val_V_r(grp_window_macc_fu_3839_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_3839_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_3839_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_3839_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_3839_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_3839_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_3839_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_3839_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_3839_window_2_2_val_V_r),
    .p_read9(grp_window_macc_fu_3839_p_read9),
    .p_read110(grp_window_macc_fu_3839_p_read110),
    .p_read211(grp_window_macc_fu_3839_p_read211),
    .p_read312(grp_window_macc_fu_3839_p_read312),
    .p_read413(grp_window_macc_fu_3839_p_read413),
    .p_read514(grp_window_macc_fu_3839_p_read514),
    .p_read615(grp_window_macc_fu_3839_p_read615),
    .p_read716(grp_window_macc_fu_3839_p_read716),
    .p_read817(grp_window_macc_fu_3839_p_read817),
    .ap_return(grp_window_macc_fu_3839_ap_return),
    .ap_ce(grp_window_macc_fu_3839_ap_ce)
);

window_macc grp_window_macc_fu_3861(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .window_0_0_val_V_r(grp_window_macc_fu_3861_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_3861_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_3861_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_3861_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_3861_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_3861_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_3861_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_3861_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_3861_window_2_2_val_V_r),
    .p_read9(grp_window_macc_fu_3861_p_read9),
    .p_read110(grp_window_macc_fu_3861_p_read110),
    .p_read211(grp_window_macc_fu_3861_p_read211),
    .p_read312(grp_window_macc_fu_3861_p_read312),
    .p_read413(grp_window_macc_fu_3861_p_read413),
    .p_read514(grp_window_macc_fu_3861_p_read514),
    .p_read615(grp_window_macc_fu_3861_p_read615),
    .p_read716(grp_window_macc_fu_3861_p_read716),
    .p_read817(grp_window_macc_fu_3861_p_read817),
    .ap_return(grp_window_macc_fu_3861_ap_return),
    .ap_ce(grp_window_macc_fu_3861_ap_ce)
);

window_macc grp_window_macc_fu_3883(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .window_0_0_val_V_r(grp_window_macc_fu_3883_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_3883_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_3883_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_3883_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_3883_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_3883_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_3883_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_3883_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_3883_window_2_2_val_V_r),
    .p_read9(grp_window_macc_fu_3883_p_read9),
    .p_read110(grp_window_macc_fu_3883_p_read110),
    .p_read211(grp_window_macc_fu_3883_p_read211),
    .p_read312(grp_window_macc_fu_3883_p_read312),
    .p_read413(grp_window_macc_fu_3883_p_read413),
    .p_read514(grp_window_macc_fu_3883_p_read514),
    .p_read615(grp_window_macc_fu_3883_p_read615),
    .p_read716(grp_window_macc_fu_3883_p_read716),
    .p_read817(grp_window_macc_fu_3883_p_read817),
    .ap_return(grp_window_macc_fu_3883_ap_return),
    .ap_ce(grp_window_macc_fu_3883_ap_ce)
);

window_macc grp_window_macc_fu_3905(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .window_0_0_val_V_r(grp_window_macc_fu_3905_window_0_0_val_V_r),
    .window_0_1_val_V_r(grp_window_macc_fu_3905_window_0_1_val_V_r),
    .window_0_2_val_V_r(grp_window_macc_fu_3905_window_0_2_val_V_r),
    .window_1_0_val_V_r(grp_window_macc_fu_3905_window_1_0_val_V_r),
    .window_1_1_val_V_r(grp_window_macc_fu_3905_window_1_1_val_V_r),
    .window_1_2_val_V_r(grp_window_macc_fu_3905_window_1_2_val_V_r),
    .window_2_0_val_V_r(grp_window_macc_fu_3905_window_2_0_val_V_r),
    .window_2_1_val_V_r(grp_window_macc_fu_3905_window_2_1_val_V_r),
    .window_2_2_val_V_r(grp_window_macc_fu_3905_window_2_2_val_V_r),
    .p_read9(grp_window_macc_fu_3905_p_read9),
    .p_read110(grp_window_macc_fu_3905_p_read110),
    .p_read211(grp_window_macc_fu_3905_p_read211),
    .p_read312(grp_window_macc_fu_3905_p_read312),
    .p_read413(grp_window_macc_fu_3905_p_read413),
    .p_read514(grp_window_macc_fu_3905_p_read514),
    .p_read615(grp_window_macc_fu_3905_p_read615),
    .p_read716(grp_window_macc_fu_3905_p_read716),
    .p_read817(grp_window_macc_fu_3905_p_read817),
    .ap_return(grp_window_macc_fu_3905_ap_return),
    .ap_ce(grp_window_macc_fu_3905_ap_ce)
);

out_stream_merge grp_out_stream_merge_fu_3927(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_out_stream_merge_fu_3927_ap_start),
    .ap_done(grp_out_stream_merge_fu_3927_ap_done),
    .ap_idle(grp_out_stream_merge_fu_3927_ap_idle),
    .ap_ready(grp_out_stream_merge_fu_3927_ap_ready),
    .out_stream_group_13_V_V_dout(out_stream_group_13_dout),
    .out_stream_group_13_V_V_empty_n(out_stream_group_13_empty_n),
    .out_stream_group_13_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_13_V_V_read),
    .out_stream_group_5_V_V_dout(out_stream_group_5_s_dout),
    .out_stream_group_5_V_V_empty_n(out_stream_group_5_s_empty_n),
    .out_stream_group_5_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_5_V_V_read),
    .out_stream_group_14_V_V_dout(out_stream_group_14_dout),
    .out_stream_group_14_V_V_empty_n(out_stream_group_14_empty_n),
    .out_stream_group_14_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_14_V_V_read),
    .out_stream_group_6_V_V_dout(out_stream_group_6_s_dout),
    .out_stream_group_6_V_V_empty_n(out_stream_group_6_s_empty_n),
    .out_stream_group_6_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_6_V_V_read),
    .out_stream_group_15_V_V_dout(out_stream_group_15_dout),
    .out_stream_group_15_V_V_empty_n(out_stream_group_15_empty_n),
    .out_stream_group_15_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_15_V_V_read),
    .out_stream_group_7_V_V_dout(out_stream_group_7_s_dout),
    .out_stream_group_7_V_V_empty_n(out_stream_group_7_s_empty_n),
    .out_stream_group_7_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_7_V_V_read),
    .outStream_TREADY(grp_out_stream_merge_fu_3927_outStream_TREADY),
    .ap_ce(grp_out_stream_merge_fu_3927_ap_ce),
    .out_stream_group_0_V_V_dout(out_stream_group_0_s_dout),
    .out_stream_group_0_V_V_empty_n(out_stream_group_0_s_empty_n),
    .out_stream_group_0_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_0_V_V_read),
    .out_stream_group_1_V_V_dout(out_stream_group_1_s_dout),
    .out_stream_group_1_V_V_empty_n(out_stream_group_1_s_empty_n),
    .out_stream_group_1_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_1_V_V_read),
    .out_stream_group_2_V_V_dout(out_stream_group_2_s_dout),
    .out_stream_group_2_V_V_empty_n(out_stream_group_2_s_empty_n),
    .out_stream_group_2_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_2_V_V_read),
    .out_stream_group_3_V_V_dout(out_stream_group_3_s_dout),
    .out_stream_group_3_V_V_empty_n(out_stream_group_3_s_empty_n),
    .out_stream_group_3_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_3_V_V_read),
    .out_stream_group_4_V_V_dout(out_stream_group_4_s_dout),
    .out_stream_group_4_V_V_empty_n(out_stream_group_4_s_empty_n),
    .out_stream_group_4_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_4_V_V_read),
    .out_stream_group_8_V_V_dout(out_stream_group_8_s_dout),
    .out_stream_group_8_V_V_empty_n(out_stream_group_8_s_empty_n),
    .out_stream_group_8_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_8_V_V_read),
    .out_stream_group_9_V_V_dout(out_stream_group_9_s_dout),
    .out_stream_group_9_V_V_empty_n(out_stream_group_9_s_empty_n),
    .out_stream_group_9_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_9_V_V_read),
    .out_stream_group_10_V_V_dout(out_stream_group_10_dout),
    .out_stream_group_10_V_V_empty_n(out_stream_group_10_empty_n),
    .out_stream_group_10_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_10_V_V_read),
    .out_stream_group_11_V_V_dout(out_stream_group_11_dout),
    .out_stream_group_11_V_V_empty_n(out_stream_group_11_empty_n),
    .out_stream_group_11_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_11_V_V_read),
    .out_stream_group_12_V_V_dout(out_stream_group_12_dout),
    .out_stream_group_12_V_V_empty_n(out_stream_group_12_empty_n),
    .out_stream_group_12_V_V_read(grp_out_stream_merge_fu_3927_out_stream_group_12_V_V_read),
    .outStream_TDATA(grp_out_stream_merge_fu_3927_outStream_TDATA),
    .outStream_TVALID(grp_out_stream_merge_fu_3927_outStream_TVALID),
    .outStream_TKEEP(grp_out_stream_merge_fu_3927_outStream_TKEEP),
    .outStream_TSTRB(grp_out_stream_merge_fu_3927_outStream_TSTRB),
    .outStream_TUSER(grp_out_stream_merge_fu_3927_outStream_TUSER),
    .outStream_TLAST(grp_out_stream_merge_fu_3927_outStream_TLAST),
    .outStream_TID(grp_out_stream_merge_fu_3927_outStream_TID),
    .outStream_TDEST(grp_out_stream_merge_fu_3927_outStream_TDEST),
    .input_ch_idx(select_ln71_reg_14502_pp0_iter3_reg),
    .curr_input_keep_V(tmp_keep_V_1_load_reg_19129_pp0_iter3_reg),
    .curr_input_strb_V(tmp_strb_V_1_load_reg_19134_pp0_iter3_reg),
    .curr_input_user_V(tmp_user_V_1_load_reg_19139_pp0_iter3_reg),
    .curr_input_id_V(tmp_id_V_1_load_reg_19144_pp0_iter3_reg),
    .curr_input_dest_V(tmp_dest_V_1_load_reg_19149_pp0_iter3_reg),
    .last_V(grp_out_stream_merge_fu_3927_last_V),
    .out_stream_group_0_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_0_V_V_blk_n),
    .out_stream_group_1_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_1_V_V_blk_n),
    .out_stream_group_2_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_2_V_V_blk_n),
    .out_stream_group_3_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_3_V_V_blk_n),
    .out_stream_group_4_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_4_V_V_blk_n),
    .out_stream_group_5_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_5_V_V_blk_n),
    .out_stream_group_6_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_6_V_V_blk_n),
    .out_stream_group_7_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_7_V_V_blk_n),
    .out_stream_group_8_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_8_V_V_blk_n),
    .out_stream_group_9_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_9_V_V_blk_n),
    .out_stream_group_10_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_10_V_V_blk_n),
    .out_stream_group_11_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_11_V_V_blk_n),
    .out_stream_group_12_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_12_V_V_blk_n),
    .out_stream_group_13_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_13_V_V_blk_n),
    .out_stream_group_14_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_14_V_V_blk_n),
    .out_stream_group_15_V_V_blk_n(grp_out_stream_merge_fu_3927_out_stream_group_15_V_V_blk_n),
    .outStream_TDATA_blk_n(grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n)
);

fork_window grp_fork_window_fu_3968(
    .ap_ready(grp_fork_window_fu_3968_ap_ready),
    .window_group_0_val_s(grp_fork_window_fu_3968_window_group_0_val_s),
    .window_group_0_val_9(grp_fork_window_fu_3968_window_group_0_val_9),
    .window_group_0_val_10(grp_fork_window_fu_3968_window_group_0_val_10),
    .window_group_0_val_11(grp_fork_window_fu_3968_window_group_0_val_11),
    .window_group_0_val_12(grp_fork_window_fu_3968_window_group_0_val_12),
    .window_group_0_val_13(grp_fork_window_fu_3968_window_group_0_val_13),
    .window_group_0_val_14(grp_fork_window_fu_3968_window_group_0_val_14),
    .window_group_0_val_15(grp_fork_window_fu_3968_window_group_0_val_15),
    .window_group_0_val_16(grp_fork_window_fu_3968_window_group_0_val_16),
    .ap_return_0(grp_fork_window_fu_3968_ap_return_0),
    .ap_return_1(grp_fork_window_fu_3968_ap_return_1),
    .ap_return_2(grp_fork_window_fu_3968_ap_return_2),
    .ap_return_3(grp_fork_window_fu_3968_ap_return_3),
    .ap_return_4(grp_fork_window_fu_3968_ap_return_4),
    .ap_return_5(grp_fork_window_fu_3968_ap_return_5),
    .ap_return_6(grp_fork_window_fu_3968_ap_return_6),
    .ap_return_7(grp_fork_window_fu_3968_ap_return_7),
    .ap_return_8(grp_fork_window_fu_3968_ap_return_8),
    .ap_return_9(grp_fork_window_fu_3968_ap_return_9),
    .ap_return_10(grp_fork_window_fu_3968_ap_return_10),
    .ap_return_11(grp_fork_window_fu_3968_ap_return_11),
    .ap_return_12(grp_fork_window_fu_3968_ap_return_12),
    .ap_return_13(grp_fork_window_fu_3968_ap_return_13),
    .ap_return_14(grp_fork_window_fu_3968_ap_return_14),
    .ap_return_15(grp_fork_window_fu_3968_ap_return_15),
    .ap_return_16(grp_fork_window_fu_3968_ap_return_16),
    .ap_return_17(grp_fork_window_fu_3968_ap_return_17),
    .ap_return_18(grp_fork_window_fu_3968_ap_return_18),
    .ap_return_19(grp_fork_window_fu_3968_ap_return_19),
    .ap_return_20(grp_fork_window_fu_3968_ap_return_20),
    .ap_return_21(grp_fork_window_fu_3968_ap_return_21),
    .ap_return_22(grp_fork_window_fu_3968_ap_return_22),
    .ap_return_23(grp_fork_window_fu_3968_ap_return_23),
    .ap_return_24(grp_fork_window_fu_3968_ap_return_24),
    .ap_return_25(grp_fork_window_fu_3968_ap_return_25),
    .ap_return_26(grp_fork_window_fu_3968_ap_return_26),
    .ap_return_27(grp_fork_window_fu_3968_ap_return_27),
    .ap_return_28(grp_fork_window_fu_3968_ap_return_28),
    .ap_return_29(grp_fork_window_fu_3968_ap_return_29),
    .ap_return_30(grp_fork_window_fu_3968_ap_return_30),
    .ap_return_31(grp_fork_window_fu_3968_ap_return_31),
    .ap_return_32(grp_fork_window_fu_3968_ap_return_32),
    .ap_return_33(grp_fork_window_fu_3968_ap_return_33),
    .ap_return_34(grp_fork_window_fu_3968_ap_return_34),
    .ap_return_35(grp_fork_window_fu_3968_ap_return_35),
    .ap_return_36(grp_fork_window_fu_3968_ap_return_36),
    .ap_return_37(grp_fork_window_fu_3968_ap_return_37),
    .ap_return_38(grp_fork_window_fu_3968_ap_return_38),
    .ap_return_39(grp_fork_window_fu_3968_ap_return_39),
    .ap_return_40(grp_fork_window_fu_3968_ap_return_40),
    .ap_return_41(grp_fork_window_fu_3968_ap_return_41),
    .ap_return_42(grp_fork_window_fu_3968_ap_return_42),
    .ap_return_43(grp_fork_window_fu_3968_ap_return_43),
    .ap_return_44(grp_fork_window_fu_3968_ap_return_44),
    .ap_return_45(grp_fork_window_fu_3968_ap_return_45),
    .ap_return_46(grp_fork_window_fu_3968_ap_return_46),
    .ap_return_47(grp_fork_window_fu_3968_ap_return_47),
    .ap_return_48(grp_fork_window_fu_3968_ap_return_48),
    .ap_return_49(grp_fork_window_fu_3968_ap_return_49),
    .ap_return_50(grp_fork_window_fu_3968_ap_return_50),
    .ap_return_51(grp_fork_window_fu_3968_ap_return_51),
    .ap_return_52(grp_fork_window_fu_3968_ap_return_52),
    .ap_return_53(grp_fork_window_fu_3968_ap_return_53),
    .ap_return_54(grp_fork_window_fu_3968_ap_return_54),
    .ap_return_55(grp_fork_window_fu_3968_ap_return_55),
    .ap_return_56(grp_fork_window_fu_3968_ap_return_56),
    .ap_return_57(grp_fork_window_fu_3968_ap_return_57),
    .ap_return_58(grp_fork_window_fu_3968_ap_return_58),
    .ap_return_59(grp_fork_window_fu_3968_ap_return_59),
    .ap_return_60(grp_fork_window_fu_3968_ap_return_60),
    .ap_return_61(grp_fork_window_fu_3968_ap_return_61),
    .ap_return_62(grp_fork_window_fu_3968_ap_return_62),
    .ap_return_63(grp_fork_window_fu_3968_ap_return_63),
    .ap_return_64(grp_fork_window_fu_3968_ap_return_64),
    .ap_return_65(grp_fork_window_fu_3968_ap_return_65),
    .ap_return_66(grp_fork_window_fu_3968_ap_return_66),
    .ap_return_67(grp_fork_window_fu_3968_ap_return_67),
    .ap_return_68(grp_fork_window_fu_3968_ap_return_68),
    .ap_return_69(grp_fork_window_fu_3968_ap_return_69),
    .ap_return_70(grp_fork_window_fu_3968_ap_return_70),
    .ap_return_71(grp_fork_window_fu_3968_ap_return_71),
    .ap_return_72(grp_fork_window_fu_3968_ap_return_72),
    .ap_return_73(grp_fork_window_fu_3968_ap_return_73),
    .ap_return_74(grp_fork_window_fu_3968_ap_return_74),
    .ap_return_75(grp_fork_window_fu_3968_ap_return_75),
    .ap_return_76(grp_fork_window_fu_3968_ap_return_76),
    .ap_return_77(grp_fork_window_fu_3968_ap_return_77),
    .ap_return_78(grp_fork_window_fu_3968_ap_return_78),
    .ap_return_79(grp_fork_window_fu_3968_ap_return_79),
    .ap_return_80(grp_fork_window_fu_3968_ap_return_80),
    .ap_return_81(grp_fork_window_fu_3968_ap_return_81),
    .ap_return_82(grp_fork_window_fu_3968_ap_return_82),
    .ap_return_83(grp_fork_window_fu_3968_ap_return_83),
    .ap_return_84(grp_fork_window_fu_3968_ap_return_84),
    .ap_return_85(grp_fork_window_fu_3968_ap_return_85),
    .ap_return_86(grp_fork_window_fu_3968_ap_return_86),
    .ap_return_87(grp_fork_window_fu_3968_ap_return_87),
    .ap_return_88(grp_fork_window_fu_3968_ap_return_88),
    .ap_return_89(grp_fork_window_fu_3968_ap_return_89),
    .ap_return_90(grp_fork_window_fu_3968_ap_return_90),
    .ap_return_91(grp_fork_window_fu_3968_ap_return_91),
    .ap_return_92(grp_fork_window_fu_3968_ap_return_92),
    .ap_return_93(grp_fork_window_fu_3968_ap_return_93),
    .ap_return_94(grp_fork_window_fu_3968_ap_return_94),
    .ap_return_95(grp_fork_window_fu_3968_ap_return_95),
    .ap_return_96(grp_fork_window_fu_3968_ap_return_96),
    .ap_return_97(grp_fork_window_fu_3968_ap_return_97),
    .ap_return_98(grp_fork_window_fu_3968_ap_return_98),
    .ap_return_99(grp_fork_window_fu_3968_ap_return_99),
    .ap_return_100(grp_fork_window_fu_3968_ap_return_100),
    .ap_return_101(grp_fork_window_fu_3968_ap_return_101),
    .ap_return_102(grp_fork_window_fu_3968_ap_return_102),
    .ap_return_103(grp_fork_window_fu_3968_ap_return_103),
    .ap_return_104(grp_fork_window_fu_3968_ap_return_104),
    .ap_return_105(grp_fork_window_fu_3968_ap_return_105),
    .ap_return_106(grp_fork_window_fu_3968_ap_return_106),
    .ap_return_107(grp_fork_window_fu_3968_ap_return_107),
    .ap_return_108(grp_fork_window_fu_3968_ap_return_108),
    .ap_return_109(grp_fork_window_fu_3968_ap_return_109),
    .ap_return_110(grp_fork_window_fu_3968_ap_return_110),
    .ap_return_111(grp_fork_window_fu_3968_ap_return_111),
    .ap_return_112(grp_fork_window_fu_3968_ap_return_112),
    .ap_return_113(grp_fork_window_fu_3968_ap_return_113),
    .ap_return_114(grp_fork_window_fu_3968_ap_return_114),
    .ap_return_115(grp_fork_window_fu_3968_ap_return_115),
    .ap_return_116(grp_fork_window_fu_3968_ap_return_116),
    .ap_return_117(grp_fork_window_fu_3968_ap_return_117),
    .ap_return_118(grp_fork_window_fu_3968_ap_return_118),
    .ap_return_119(grp_fork_window_fu_3968_ap_return_119),
    .ap_return_120(grp_fork_window_fu_3968_ap_return_120),
    .ap_return_121(grp_fork_window_fu_3968_ap_return_121),
    .ap_return_122(grp_fork_window_fu_3968_ap_return_122),
    .ap_return_123(grp_fork_window_fu_3968_ap_return_123),
    .ap_return_124(grp_fork_window_fu_3968_ap_return_124),
    .ap_return_125(grp_fork_window_fu_3968_ap_return_125),
    .ap_return_126(grp_fork_window_fu_3968_ap_return_126),
    .ap_return_127(grp_fork_window_fu_3968_ap_return_127),
    .ap_return_128(grp_fork_window_fu_3968_ap_return_128),
    .ap_return_129(grp_fork_window_fu_3968_ap_return_129),
    .ap_return_130(grp_fork_window_fu_3968_ap_return_130),
    .ap_return_131(grp_fork_window_fu_3968_ap_return_131),
    .ap_return_132(grp_fork_window_fu_3968_ap_return_132),
    .ap_return_133(grp_fork_window_fu_3968_ap_return_133),
    .ap_return_134(grp_fork_window_fu_3968_ap_return_134),
    .ap_return_135(grp_fork_window_fu_3968_ap_return_135),
    .ap_return_136(grp_fork_window_fu_3968_ap_return_136),
    .ap_return_137(grp_fork_window_fu_3968_ap_return_137),
    .ap_return_138(grp_fork_window_fu_3968_ap_return_138),
    .ap_return_139(grp_fork_window_fu_3968_ap_return_139),
    .ap_return_140(grp_fork_window_fu_3968_ap_return_140),
    .ap_return_141(grp_fork_window_fu_3968_ap_return_141),
    .ap_return_142(grp_fork_window_fu_3968_ap_return_142),
    .ap_return_143(grp_fork_window_fu_3968_ap_return_143)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U68(
    .din0(mul_ln1118_fu_13479_p0),
    .din1(select_ln340_20_reg_19222),
    .dout(mul_ln1118_fu_13479_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U69(
    .din0(mul_ln1118_1_fu_13488_p0),
    .din1(select_ln340_26_fu_7214_p3),
    .dout(mul_ln1118_1_fu_13488_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U70(
    .din0(mul_ln1118_2_fu_13497_p0),
    .din1(select_ln340_32_fu_8181_p3),
    .dout(mul_ln1118_2_fu_13497_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U71(
    .din0(mul_ln1118_3_fu_13506_p0),
    .din1(select_ln340_38_fu_8237_p3),
    .dout(mul_ln1118_3_fu_13506_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U72(
    .din0(mul_ln1118_4_fu_13515_p0),
    .din1(select_ln340_44_reg_19375),
    .dout(mul_ln1118_4_fu_13515_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U73(
    .din0(mul_ln1118_5_fu_13524_p0),
    .din1(select_ln340_50_fu_9243_p3),
    .dout(mul_ln1118_5_fu_13524_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U74(
    .din0(mul_ln1118_6_fu_13533_p0),
    .din1(select_ln340_56_fu_10218_p3),
    .dout(mul_ln1118_6_fu_13533_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U75(
    .din0(mul_ln1118_7_fu_13542_p0),
    .din1(select_ln340_62_fu_10284_p3),
    .dout(mul_ln1118_7_fu_13542_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U76(
    .din0(mul_ln1118_8_fu_13551_p0),
    .din1(select_ln340_65_reg_19514),
    .dout(mul_ln1118_8_fu_13551_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U77(
    .din0(mul_ln1118_9_fu_13560_p0),
    .din1(select_ln340_67_fu_11344_p3),
    .dout(mul_ln1118_9_fu_13560_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U78(
    .din0(mul_ln1118_10_fu_13569_p0),
    .din1(select_ln340_69_reg_19866),
    .dout(mul_ln1118_10_fu_13569_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U79(
    .din0(mul_ln1118_11_fu_13578_p0),
    .din1(select_ln340_71_fu_12305_p3),
    .dout(mul_ln1118_11_fu_13578_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U80(
    .din0(mul_ln1118_12_fu_13587_p0),
    .din1(select_ln340_73_reg_19659),
    .dout(mul_ln1118_12_fu_13587_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U81(
    .din0(mul_ln1118_13_fu_13596_p0),
    .din1(select_ln340_75_reg_20015),
    .dout(mul_ln1118_13_fu_13596_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U82(
    .din0(mul_ln1118_14_fu_13605_p0),
    .din1(select_ln340_77_reg_20022),
    .dout(mul_ln1118_14_fu_13605_p2)
);

yolo_conv_top_mul_mul_6ns_16s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
yolo_conv_top_mul_mul_6ns_16s_22_1_1_U83(
    .din0(mul_ln1118_15_fu_13614_p0),
    .din1(select_ln340_79_reg_20029),
    .dout(mul_ln1118_15_fu_13614_p2)
);

fifo_w16_d2_A out_stream_group_0_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_0_s_reg_19406),
    .if_full_n(out_stream_group_0_s_full_n),
    .if_write(out_stream_group_0_s_write),
    .if_dout(out_stream_group_0_s_dout),
    .if_empty_n(out_stream_group_0_s_empty_n),
    .if_read(out_stream_group_0_s_read)
);

fifo_w16_d2_A out_stream_group_1_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_1_s_reg_19411),
    .if_full_n(out_stream_group_1_s_full_n),
    .if_write(out_stream_group_1_s_write),
    .if_dout(out_stream_group_1_s_dout),
    .if_empty_n(out_stream_group_1_s_empty_n),
    .if_read(out_stream_group_1_s_read)
);

fifo_w16_d2_A out_stream_group_2_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_2_s_reg_19533),
    .if_full_n(out_stream_group_2_s_full_n),
    .if_write(out_stream_group_2_s_write),
    .if_dout(out_stream_group_2_s_dout),
    .if_empty_n(out_stream_group_2_s_empty_n),
    .if_read(out_stream_group_2_s_read)
);

fifo_w16_d2_A out_stream_group_3_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_3_s_reg_19538),
    .if_full_n(out_stream_group_3_s_full_n),
    .if_write(out_stream_group_3_s_write),
    .if_dout(out_stream_group_3_s_dout),
    .if_empty_n(out_stream_group_3_s_empty_n),
    .if_read(out_stream_group_3_s_read)
);

fifo_w16_d2_A out_stream_group_4_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_4_s_reg_19666),
    .if_full_n(out_stream_group_4_s_full_n),
    .if_write(out_stream_group_4_s_write),
    .if_dout(out_stream_group_4_s_dout),
    .if_empty_n(out_stream_group_4_s_empty_n),
    .if_read(out_stream_group_4_s_read)
);

fifo_w16_d2_A out_stream_group_5_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_5_s_reg_19671),
    .if_full_n(out_stream_group_5_s_full_n),
    .if_write(out_stream_group_5_s_write),
    .if_dout(out_stream_group_5_s_dout),
    .if_empty_n(out_stream_group_5_s_empty_n),
    .if_read(out_stream_group_5_s_read)
);

fifo_w16_d2_A out_stream_group_6_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_6_s_reg_19800),
    .if_full_n(out_stream_group_6_s_full_n),
    .if_write(out_stream_group_6_s_write),
    .if_dout(out_stream_group_6_s_dout),
    .if_empty_n(out_stream_group_6_s_empty_n),
    .if_read(out_stream_group_6_s_read)
);

fifo_w16_d2_A out_stream_group_7_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_7_s_reg_19805),
    .if_full_n(out_stream_group_7_s_full_n),
    .if_write(out_stream_group_7_s_write),
    .if_dout(out_stream_group_7_s_dout),
    .if_empty_n(out_stream_group_7_s_empty_n),
    .if_read(out_stream_group_7_s_read)
);

fifo_w16_d2_A out_stream_group_8_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_8_s_reg_19949),
    .if_full_n(out_stream_group_8_s_full_n),
    .if_write(out_stream_group_8_s_write),
    .if_dout(out_stream_group_8_s_dout),
    .if_empty_n(out_stream_group_8_s_empty_n),
    .if_read(out_stream_group_8_s_read)
);

fifo_w16_d2_A out_stream_group_9_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_9_s_reg_19954),
    .if_full_n(out_stream_group_9_s_full_n),
    .if_write(out_stream_group_9_s_write),
    .if_dout(out_stream_group_9_s_dout),
    .if_empty_n(out_stream_group_9_s_empty_n),
    .if_read(out_stream_group_9_s_read)
);

fifo_w16_d2_A out_stream_group_10_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_10_reg_20036),
    .if_full_n(out_stream_group_10_full_n),
    .if_write(out_stream_group_10_write),
    .if_dout(out_stream_group_10_dout),
    .if_empty_n(out_stream_group_10_empty_n),
    .if_read(out_stream_group_10_read)
);

fifo_w16_d2_A out_stream_group_11_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_11_reg_20041),
    .if_full_n(out_stream_group_11_full_n),
    .if_write(out_stream_group_11_write),
    .if_dout(out_stream_group_11_dout),
    .if_empty_n(out_stream_group_11_empty_n),
    .if_read(out_stream_group_11_read)
);

fifo_w16_d2_A out_stream_group_12_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_12_reg_20144),
    .if_full_n(out_stream_group_12_full_n),
    .if_write(out_stream_group_12_write),
    .if_dout(out_stream_group_12_dout),
    .if_empty_n(out_stream_group_12_empty_n),
    .if_read(out_stream_group_12_read)
);

fifo_w16_d2_A out_stream_group_13_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_13_reg_20153),
    .if_full_n(out_stream_group_13_full_n),
    .if_write(out_stream_group_13_write),
    .if_dout(out_stream_group_13_dout),
    .if_empty_n(out_stream_group_13_empty_n),
    .if_read(out_stream_group_13_read)
);

fifo_w16_d2_A out_stream_group_14_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_14_reg_20220),
    .if_full_n(out_stream_group_14_full_n),
    .if_write(out_stream_group_14_write),
    .if_dout(out_stream_group_14_dout),
    .if_empty_n(out_stream_group_14_empty_n),
    .if_read(out_stream_group_14_read)
);

fifo_w16_d2_A out_stream_group_15_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(activated_output_15_reg_20225),
    .if_full_n(out_stream_group_15_full_n),
    .if_write(out_stream_group_15_write),
    .if_dout(out_stream_group_15_dout),
    .if_empty_n(out_stream_group_15_empty_n),
    .if_read(out_stream_group_15_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_out_stream_merge_fu_3927_ap_start_reg <= 1'b0;
    end else begin
        if (((select_ln71_6_reg_14758_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
            grp_out_stream_merge_fu_3927_ap_start_reg <= 1'b1;
        end else if ((grp_out_stream_merge_fu_3927_ap_ready == 1'b1)) begin
            grp_out_stream_merge_fu_3927_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_data_0_ack_out == 1'b1) & (inStream_V_data_0_vld_out == 1'b1))) begin
            inStream_V_data_0_sel_rd <= ~inStream_V_data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_data_0_ack_in == 1'b1) & (inStream_V_data_0_vld_in == 1'b1))) begin
            inStream_V_data_0_sel_wr <= ~inStream_V_data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_data_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_data_0_state == 2'd2) & (inStream_V_data_0_vld_in == 1'b0)) | ((inStream_V_data_0_state == 2'd3) & (inStream_V_data_0_vld_in == 1'b0) & (inStream_V_data_0_ack_out == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd2;
        end else if ((((inStream_V_data_0_state == 2'd1) & (inStream_V_data_0_ack_out == 1'b0)) | ((inStream_V_data_0_state == 2'd3) & (inStream_V_data_0_ack_out == 1'b0) & (inStream_V_data_0_vld_in == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd1;
        end else if (((~((inStream_V_data_0_vld_in == 1'b0) & (inStream_V_data_0_ack_out == 1'b1)) & ~((inStream_V_data_0_ack_out == 1'b0) & (inStream_V_data_0_vld_in == 1'b1)) & (inStream_V_data_0_state == 2'd3)) | ((inStream_V_data_0_state == 2'd1) & (inStream_V_data_0_ack_out == 1'b1)) | ((inStream_V_data_0_state == 2'd2) & (inStream_V_data_0_vld_in == 1'b1)))) begin
            inStream_V_data_0_state <= 2'd3;
        end else begin
            inStream_V_data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_dest_V_0_ack_out == 1'b1) & (inStream_V_dest_V_0_vld_out == 1'b1))) begin
            inStream_V_dest_V_0_sel_rd <= ~inStream_V_dest_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_dest_V_0_ack_in == 1'b1) & (inStream_V_dest_V_0_vld_in == 1'b1))) begin
            inStream_V_dest_V_0_sel_wr <= ~inStream_V_dest_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_dest_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_dest_V_0_state == 2'd2) & (inStream_V_dest_V_0_vld_in == 1'b0)) | ((inStream_V_dest_V_0_state == 2'd3) & (inStream_V_dest_V_0_vld_in == 1'b0) & (inStream_V_dest_V_0_ack_out == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd2;
        end else if ((((inStream_V_dest_V_0_state == 2'd1) & (inStream_V_dest_V_0_ack_out == 1'b0)) | ((inStream_V_dest_V_0_state == 2'd3) & (inStream_V_dest_V_0_ack_out == 1'b0) & (inStream_V_dest_V_0_vld_in == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd1;
        end else if (((~((inStream_V_dest_V_0_vld_in == 1'b0) & (inStream_V_dest_V_0_ack_out == 1'b1)) & ~((inStream_V_dest_V_0_ack_out == 1'b0) & (inStream_V_dest_V_0_vld_in == 1'b1)) & (inStream_V_dest_V_0_state == 2'd3)) | ((inStream_V_dest_V_0_state == 2'd1) & (inStream_V_dest_V_0_ack_out == 1'b1)) | ((inStream_V_dest_V_0_state == 2'd2) & (inStream_V_dest_V_0_vld_in == 1'b1)))) begin
            inStream_V_dest_V_0_state <= 2'd3;
        end else begin
            inStream_V_dest_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_id_V_0_ack_out == 1'b1) & (inStream_V_id_V_0_vld_out == 1'b1))) begin
            inStream_V_id_V_0_sel_rd <= ~inStream_V_id_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_id_V_0_ack_in == 1'b1) & (inStream_V_id_V_0_vld_in == 1'b1))) begin
            inStream_V_id_V_0_sel_wr <= ~inStream_V_id_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_id_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_id_V_0_state == 2'd2) & (inStream_V_id_V_0_vld_in == 1'b0)) | ((inStream_V_id_V_0_state == 2'd3) & (inStream_V_id_V_0_vld_in == 1'b0) & (inStream_V_id_V_0_ack_out == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd2;
        end else if ((((inStream_V_id_V_0_state == 2'd1) & (inStream_V_id_V_0_ack_out == 1'b0)) | ((inStream_V_id_V_0_state == 2'd3) & (inStream_V_id_V_0_ack_out == 1'b0) & (inStream_V_id_V_0_vld_in == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd1;
        end else if (((~((inStream_V_id_V_0_vld_in == 1'b0) & (inStream_V_id_V_0_ack_out == 1'b1)) & ~((inStream_V_id_V_0_ack_out == 1'b0) & (inStream_V_id_V_0_vld_in == 1'b1)) & (inStream_V_id_V_0_state == 2'd3)) | ((inStream_V_id_V_0_state == 2'd1) & (inStream_V_id_V_0_ack_out == 1'b1)) | ((inStream_V_id_V_0_state == 2'd2) & (inStream_V_id_V_0_vld_in == 1'b1)))) begin
            inStream_V_id_V_0_state <= 2'd3;
        end else begin
            inStream_V_id_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_keep_V_0_ack_out == 1'b1) & (inStream_V_keep_V_0_vld_out == 1'b1))) begin
            inStream_V_keep_V_0_sel_rd <= ~inStream_V_keep_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_keep_V_0_ack_in == 1'b1) & (inStream_V_keep_V_0_vld_in == 1'b1))) begin
            inStream_V_keep_V_0_sel_wr <= ~inStream_V_keep_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_keep_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_keep_V_0_state == 2'd2) & (inStream_V_keep_V_0_vld_in == 1'b0)) | ((inStream_V_keep_V_0_state == 2'd3) & (inStream_V_keep_V_0_vld_in == 1'b0) & (inStream_V_keep_V_0_ack_out == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd2;
        end else if ((((inStream_V_keep_V_0_state == 2'd1) & (inStream_V_keep_V_0_ack_out == 1'b0)) | ((inStream_V_keep_V_0_state == 2'd3) & (inStream_V_keep_V_0_ack_out == 1'b0) & (inStream_V_keep_V_0_vld_in == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd1;
        end else if (((~((inStream_V_keep_V_0_vld_in == 1'b0) & (inStream_V_keep_V_0_ack_out == 1'b1)) & ~((inStream_V_keep_V_0_ack_out == 1'b0) & (inStream_V_keep_V_0_vld_in == 1'b1)) & (inStream_V_keep_V_0_state == 2'd3)) | ((inStream_V_keep_V_0_state == 2'd1) & (inStream_V_keep_V_0_ack_out == 1'b1)) | ((inStream_V_keep_V_0_state == 2'd2) & (inStream_V_keep_V_0_vld_in == 1'b1)))) begin
            inStream_V_keep_V_0_state <= 2'd3;
        end else begin
            inStream_V_keep_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_strb_V_0_ack_out == 1'b1) & (inStream_V_strb_V_0_vld_out == 1'b1))) begin
            inStream_V_strb_V_0_sel_rd <= ~inStream_V_strb_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_strb_V_0_ack_in == 1'b1) & (inStream_V_strb_V_0_vld_in == 1'b1))) begin
            inStream_V_strb_V_0_sel_wr <= ~inStream_V_strb_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_strb_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_strb_V_0_state == 2'd2) & (inStream_V_strb_V_0_vld_in == 1'b0)) | ((inStream_V_strb_V_0_state == 2'd3) & (inStream_V_strb_V_0_vld_in == 1'b0) & (inStream_V_strb_V_0_ack_out == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd2;
        end else if ((((inStream_V_strb_V_0_state == 2'd1) & (inStream_V_strb_V_0_ack_out == 1'b0)) | ((inStream_V_strb_V_0_state == 2'd3) & (inStream_V_strb_V_0_ack_out == 1'b0) & (inStream_V_strb_V_0_vld_in == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd1;
        end else if (((~((inStream_V_strb_V_0_vld_in == 1'b0) & (inStream_V_strb_V_0_ack_out == 1'b1)) & ~((inStream_V_strb_V_0_ack_out == 1'b0) & (inStream_V_strb_V_0_vld_in == 1'b1)) & (inStream_V_strb_V_0_state == 2'd3)) | ((inStream_V_strb_V_0_state == 2'd1) & (inStream_V_strb_V_0_ack_out == 1'b1)) | ((inStream_V_strb_V_0_state == 2'd2) & (inStream_V_strb_V_0_vld_in == 1'b1)))) begin
            inStream_V_strb_V_0_state <= 2'd3;
        end else begin
            inStream_V_strb_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_sel_rd <= 1'b0;
    end else begin
        if (((inStream_V_user_V_0_ack_out == 1'b1) & (inStream_V_user_V_0_vld_out == 1'b1))) begin
            inStream_V_user_V_0_sel_rd <= ~inStream_V_user_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_sel_wr <= 1'b0;
    end else begin
        if (((inStream_V_user_V_0_ack_in == 1'b1) & (inStream_V_user_V_0_vld_in == 1'b1))) begin
            inStream_V_user_V_0_sel_wr <= ~inStream_V_user_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        inStream_V_user_V_0_state <= 2'd0;
    end else begin
        if ((((inStream_V_user_V_0_state == 2'd2) & (inStream_V_user_V_0_vld_in == 1'b0)) | ((inStream_V_user_V_0_state == 2'd3) & (inStream_V_user_V_0_vld_in == 1'b0) & (inStream_V_user_V_0_ack_out == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd2;
        end else if ((((inStream_V_user_V_0_state == 2'd1) & (inStream_V_user_V_0_ack_out == 1'b0)) | ((inStream_V_user_V_0_state == 2'd3) & (inStream_V_user_V_0_ack_out == 1'b0) & (inStream_V_user_V_0_vld_in == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd1;
        end else if (((~((inStream_V_user_V_0_vld_in == 1'b0) & (inStream_V_user_V_0_ack_out == 1'b1)) & ~((inStream_V_user_V_0_ack_out == 1'b0) & (inStream_V_user_V_0_vld_in == 1'b1)) & (inStream_V_user_V_0_state == 2'd3)) | ((inStream_V_user_V_0_state == 2'd1) & (inStream_V_user_V_0_ack_out == 1'b1)) | ((inStream_V_user_V_0_state == 2'd2) & (inStream_V_user_V_0_vld_in == 1'b1)))) begin
            inStream_V_user_V_0_state <= 2'd3;
        end else begin
            inStream_V_user_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_data_1_ack_out == 1'b1) & (outStream_V_data_1_vld_out == 1'b1))) begin
            outStream_V_data_1_sel_rd <= ~outStream_V_data_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_data_1_ack_in == 1'b1) & (outStream_V_data_1_vld_in == 1'b1))) begin
            outStream_V_data_1_sel_wr <= ~outStream_V_data_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_data_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_data_1_state == 2'd2) & (outStream_V_data_1_vld_in == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_V_data_1_vld_in == 1'b0) & (outStream_V_data_1_ack_out == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd2;
        end else if ((((outStream_V_data_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_data_1_vld_in == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd1;
        end else if (((~((outStream_V_data_1_vld_in == 1'b0) & (outStream_V_data_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_data_1_vld_in == 1'b1)) & (outStream_V_data_1_state == 2'd3)) | ((outStream_V_data_1_state == 2'd1) & (outStream_V_data_1_ack_out == 1'b1)) | ((outStream_V_data_1_state == 2'd2) & (outStream_V_data_1_vld_in == 1'b1)))) begin
            outStream_V_data_1_state <= 2'd3;
        end else begin
            outStream_V_data_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_dest_V_1_ack_out == 1'b1) & (outStream_V_dest_V_1_vld_out == 1'b1))) begin
            outStream_V_dest_V_1_sel_rd <= ~outStream_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_dest_V_1_ack_in == 1'b1) & (outStream_V_dest_V_1_vld_in == 1'b1))) begin
            outStream_V_dest_V_1_sel_wr <= ~outStream_V_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_dest_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_dest_V_1_state == 2'd2) & (outStream_V_dest_V_1_vld_in == 1'b0)) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_V_dest_V_1_vld_in == 1'b0) & (outStream_V_dest_V_1_ack_out == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd2;
        end else if ((((outStream_V_dest_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_dest_V_1_vld_in == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd1;
        end else if (((~((outStream_V_dest_V_1_vld_in == 1'b0) & (outStream_V_dest_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_dest_V_1_vld_in == 1'b1)) & (outStream_V_dest_V_1_state == 2'd3)) | ((outStream_V_dest_V_1_state == 2'd1) & (outStream_V_dest_V_1_ack_out == 1'b1)) | ((outStream_V_dest_V_1_state == 2'd2) & (outStream_V_dest_V_1_vld_in == 1'b1)))) begin
            outStream_V_dest_V_1_state <= 2'd3;
        end else begin
            outStream_V_dest_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_id_V_1_ack_out == 1'b1) & (outStream_V_id_V_1_vld_out == 1'b1))) begin
            outStream_V_id_V_1_sel_rd <= ~outStream_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_id_V_1_ack_in == 1'b1) & (outStream_V_id_V_1_vld_in == 1'b1))) begin
            outStream_V_id_V_1_sel_wr <= ~outStream_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_id_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_id_V_1_state == 2'd2) & (outStream_V_id_V_1_vld_in == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_V_id_V_1_vld_in == 1'b0) & (outStream_V_id_V_1_ack_out == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd2;
        end else if ((((outStream_V_id_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_id_V_1_vld_in == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd1;
        end else if (((~((outStream_V_id_V_1_vld_in == 1'b0) & (outStream_V_id_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_id_V_1_vld_in == 1'b1)) & (outStream_V_id_V_1_state == 2'd3)) | ((outStream_V_id_V_1_state == 2'd1) & (outStream_V_id_V_1_ack_out == 1'b1)) | ((outStream_V_id_V_1_state == 2'd2) & (outStream_V_id_V_1_vld_in == 1'b1)))) begin
            outStream_V_id_V_1_state <= 2'd3;
        end else begin
            outStream_V_id_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_keep_V_1_ack_out == 1'b1) & (outStream_V_keep_V_1_vld_out == 1'b1))) begin
            outStream_V_keep_V_1_sel_rd <= ~outStream_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_keep_V_1_ack_in == 1'b1) & (outStream_V_keep_V_1_vld_in == 1'b1))) begin
            outStream_V_keep_V_1_sel_wr <= ~outStream_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_keep_V_1_state == 2'd2) & (outStream_V_keep_V_1_vld_in == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_V_keep_V_1_vld_in == 1'b0) & (outStream_V_keep_V_1_ack_out == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd2;
        end else if ((((outStream_V_keep_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_keep_V_1_vld_in == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd1;
        end else if (((~((outStream_V_keep_V_1_vld_in == 1'b0) & (outStream_V_keep_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_keep_V_1_vld_in == 1'b1)) & (outStream_V_keep_V_1_state == 2'd3)) | ((outStream_V_keep_V_1_state == 2'd1) & (outStream_V_keep_V_1_ack_out == 1'b1)) | ((outStream_V_keep_V_1_state == 2'd2) & (outStream_V_keep_V_1_vld_in == 1'b1)))) begin
            outStream_V_keep_V_1_state <= 2'd3;
        end else begin
            outStream_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_last_V_1_ack_out == 1'b1) & (outStream_V_last_V_1_vld_out == 1'b1))) begin
            outStream_V_last_V_1_sel_rd <= ~outStream_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_last_V_1_ack_in == 1'b1) & (outStream_V_last_V_1_vld_in == 1'b1))) begin
            outStream_V_last_V_1_sel_wr <= ~outStream_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_last_V_1_state == 2'd2) & (outStream_V_last_V_1_vld_in == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_V_last_V_1_vld_in == 1'b0) & (outStream_V_last_V_1_ack_out == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd2;
        end else if ((((outStream_V_last_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_last_V_1_vld_in == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd1;
        end else if (((~((outStream_V_last_V_1_vld_in == 1'b0) & (outStream_V_last_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_last_V_1_vld_in == 1'b1)) & (outStream_V_last_V_1_state == 2'd3)) | ((outStream_V_last_V_1_state == 2'd1) & (outStream_V_last_V_1_ack_out == 1'b1)) | ((outStream_V_last_V_1_state == 2'd2) & (outStream_V_last_V_1_vld_in == 1'b1)))) begin
            outStream_V_last_V_1_state <= 2'd3;
        end else begin
            outStream_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_strb_V_1_ack_out == 1'b1) & (outStream_V_strb_V_1_vld_out == 1'b1))) begin
            outStream_V_strb_V_1_sel_rd <= ~outStream_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_strb_V_1_ack_in == 1'b1) & (outStream_V_strb_V_1_vld_in == 1'b1))) begin
            outStream_V_strb_V_1_sel_wr <= ~outStream_V_strb_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_strb_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_strb_V_1_state == 2'd2) & (outStream_V_strb_V_1_vld_in == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_V_strb_V_1_vld_in == 1'b0) & (outStream_V_strb_V_1_ack_out == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd2;
        end else if ((((outStream_V_strb_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_strb_V_1_vld_in == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd1;
        end else if (((~((outStream_V_strb_V_1_vld_in == 1'b0) & (outStream_V_strb_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_strb_V_1_vld_in == 1'b1)) & (outStream_V_strb_V_1_state == 2'd3)) | ((outStream_V_strb_V_1_state == 2'd1) & (outStream_V_strb_V_1_ack_out == 1'b1)) | ((outStream_V_strb_V_1_state == 2'd2) & (outStream_V_strb_V_1_vld_in == 1'b1)))) begin
            outStream_V_strb_V_1_state <= 2'd3;
        end else begin
            outStream_V_strb_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((outStream_V_user_V_1_ack_out == 1'b1) & (outStream_V_user_V_1_vld_out == 1'b1))) begin
            outStream_V_user_V_1_sel_rd <= ~outStream_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((outStream_V_user_V_1_ack_in == 1'b1) & (outStream_V_user_V_1_vld_in == 1'b1))) begin
            outStream_V_user_V_1_sel_wr <= ~outStream_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        outStream_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((outStream_V_user_V_1_state == 2'd2) & (outStream_V_user_V_1_vld_in == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_V_user_V_1_vld_in == 1'b0) & (outStream_V_user_V_1_ack_out == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd2;
        end else if ((((outStream_V_user_V_1_state == 2'd1) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0) & (outStream_V_user_V_1_vld_in == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd1;
        end else if (((~((outStream_V_user_V_1_vld_in == 1'b0) & (outStream_V_user_V_1_ack_out == 1'b1)) & ~((outStream_TREADY == 1'b0) & (outStream_V_user_V_1_vld_in == 1'b1)) & (outStream_V_user_V_1_state == 2'd3)) | ((outStream_V_user_V_1_state == 2'd1) & (outStream_V_user_V_1_ack_out == 1'b1)) | ((outStream_V_user_V_1_state == 2'd2) & (outStream_V_user_V_1_vld_in == 1'b1)))) begin
            outStream_V_user_V_1_state <= 2'd3;
        end else begin
            outStream_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln80_6_fu_5344_p3 == 1'd1) & (select_ln80_5_fu_5330_p3 == 1'd0) & (icmp_ln68_fu_5254_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_40_reg_14534 == 1'd1) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        ap_phi_reg_pp0_iter0_p_011_reg_3809 <= 16'd0;
    end else if (((empty_40_reg_14534 == 1'd0) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter0_p_011_reg_3809 <= {{inStream_V_data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln80_6_fu_5344_p3 == 1'd1) & (select_ln80_5_fu_5330_p3 == 1'd0) & (icmp_ln68_fu_5254_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((empty_40_reg_14534 == 1'd1) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        ap_phi_reg_pp0_iter0_p_0_reg_3824 <= 16'd0;
    end else if (((empty_40_reg_14534 == 1'd0) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter0_p_0_reg_3824 <= curr_input_data_sub_2_fu_5633_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_idx_assign_reg_3787 <= select_ln71_2_reg_14527;
    end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        col_idx_assign_reg_3787 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        curr_input_1_3_reg_3733 <= tmp_keep_V_6_reg_14026;
    end else if (((icmp_ln43_fu_4793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        curr_input_1_3_reg_3733 <= tmp_keep_V_fu_656;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        curr_input_2_3_reg_3724 <= tmp_strb_V_6_reg_14031;
    end else if (((icmp_ln43_fu_4793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        curr_input_2_3_reg_3724 <= tmp_strb_V_fu_660;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        curr_input_3_3_reg_3715 <= tmp_user_V_6_reg_14036;
    end else if (((icmp_ln43_fu_4793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        curr_input_3_3_reg_3715 <= tmp_user_V_fu_664;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        curr_input_5_3_reg_3706 <= tmp_id_V_6_reg_14041;
    end else if (((icmp_ln43_fu_4793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        curr_input_5_3_reg_3706 <= tmp_id_V_fu_668;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        curr_input_6_3_reg_3697 <= tmp_dest_V_6_reg_14046;
    end else if (((icmp_ln43_fu_4793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        curr_input_6_3_reg_3697 <= tmp_dest_V_fu_672;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i14_0_reg_3742 <= i_reg_14021;
    end else if (((icmp_ln43_fu_4793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i14_0_reg_3742 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        i_0_reg_3675 <= i_1_reg_13911;
    end else if (((icmp_ln43_fu_4793_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_3675 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten149_reg_3753 <= add_ln68_reg_14456;
    end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten149_reg_3753 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_3776 <= select_ln71_7_reg_18944;
    end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten_reg_3776 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_ch_idx_0_reg_3798 <= input_ch_idx_reg_18939;
    end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        input_ch_idx_0_reg_3798 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        j_0_reg_3686 <= j_fu_4894_p2;
    end else if (((icmp_ln45_fu_4845_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        j_0_reg_3686 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_4845_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        k_0_reg_3664 <= k_reg_13798;
    end else if (((ap_phi_mux_phi_ln12_phi_fu_3657_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        k_0_reg_3664 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln12_phi_fu_3657_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_ln12_reg_3653 <= xor_ln12_fu_4772_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln12_reg_3653 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_idx_0_reg_3764 <= select_ln68_reg_15953;
    end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_idx_0_reg_3764 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31701)) begin
        if ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1)) begin
            sub1_val_output_0_V_1_fu_824 <= select_ln130_fu_6288_p3;
        end else if ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0)) begin
            sub1_val_output_0_V_1_fu_824 <= sub1_val_output_0_V_fu_6296_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_33006)) begin
        if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_10_s_fu_864 <= select_ln130_20_fu_10449_p3;
        end else if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_10_s_fu_864 <= sub1_val_output_10_1_fu_10456_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_33011)) begin
        if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_11_s_fu_868 <= select_ln130_22_fu_11411_p3;
        end else if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_11_s_fu_868 <= sub1_val_output_11_1_fu_11418_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31701)) begin
        if ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1)) begin
            sub1_val_output_12_s_fu_872 <= select_ln130_24_fu_6369_p3;
        end else if ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0)) begin
            sub1_val_output_12_s_fu_872 <= sub1_val_output_12_1_fu_6377_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_33011)) begin
        if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_13_s_fu_876 <= select_ln130_26_fu_11544_p3;
        end else if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_13_s_fu_876 <= sub1_val_output_13_1_fu_11551_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_33011)) begin
        if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_14_s_fu_880 <= select_ln130_28_fu_11677_p3;
        end else if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_14_s_fu_880 <= sub1_val_output_14_1_fu_11684_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_33011)) begin
        if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_15_s_fu_884 <= select_ln130_30_fu_11810_p3;
        end else if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_15_s_fu_884 <= sub1_val_output_15_1_fu_11817_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        sub1_val_output_1_V_1_fu_828 <= sub1_val_output_1_V_fu_8838_p2;
    end else if (((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1) & (select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        sub1_val_output_1_V_1_fu_828 <= select_ln130_2_fu_6745_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_33018)) begin
            sub1_val_output_2_V_1_fu_832 <= sub1_val_output_2_V_fu_8848_p2;
        end else if ((1'b1 == ap_condition_4020)) begin
            sub1_val_output_2_V_1_fu_832 <= select_ln130_4_fu_7246_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if ((1'b1 == ap_condition_33018)) begin
            sub1_val_output_3_V_1_fu_836 <= sub1_val_output_3_V_fu_9017_p2;
        end else if ((1'b1 == ap_condition_4020)) begin
            sub1_val_output_3_V_1_fu_836 <= select_ln130_6_fu_7368_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31701)) begin
        if ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1)) begin
            sub1_val_output_4_V_1_fu_840 <= select_ln130_8_fu_6315_p3;
        end else if ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0)) begin
            sub1_val_output_4_V_1_fu_840 <= sub1_val_output_4_V_fu_6323_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_33022)) begin
        if ((1'b1 == ap_condition_33026)) begin
            sub1_val_output_5_V_1_fu_844 <= sub1_val_output_5_V_fu_9206_p2;
        end else if ((1'b1 == ap_condition_33023)) begin
            sub1_val_output_5_V_1_fu_844 <= select_ln130_10_fu_8269_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_33022)) begin
        if ((1'b1 == ap_condition_33035)) begin
            sub1_val_output_6_V_1_fu_848 <= sub1_val_output_6_V_fu_10181_p2;
        end else if ((1'b1 == ap_condition_33032)) begin
            sub1_val_output_6_V_1_fu_848 <= select_ln130_12_fu_9275_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_33022)) begin
        if ((1'b1 == ap_condition_33035)) begin
            sub1_val_output_7_V_1_fu_852 <= sub1_val_output_7_V_fu_10247_p2;
        end else if ((1'b1 == ap_condition_33032)) begin
            sub1_val_output_7_V_1_fu_852 <= select_ln130_14_fu_9397_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_31701)) begin
        if ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1)) begin
            sub1_val_output_8_V_1_fu_856 <= select_ln130_16_fu_6342_p3;
        end else if ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0)) begin
            sub1_val_output_8_V_1_fu_856 <= sub1_val_output_8_V_fu_6350_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_33006)) begin
        if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1)) begin
            sub1_val_output_9_V_1_fu_860 <= select_ln130_18_fu_10316_p3;
        end else if ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0)) begin
            sub1_val_output_9_V_1_fu_860 <= sub1_val_output_9_V_fu_10323_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((empty_40_reg_14534 == 1'd0) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_dest_V_1_fu_756 <= inStream_V_dest_V_0_data_out;
    end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_dest_V_1_fu_756 <= curr_input_6_3_reg_3697;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_40_reg_14534 == 1'd0) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_id_V_1_fu_752 <= inStream_V_id_V_0_data_out;
    end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_id_V_1_fu_752 <= curr_input_5_3_reg_3706;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_40_reg_14534 == 1'd0) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_keep_V_1_fu_740 <= inStream_V_keep_V_0_data_out;
    end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_keep_V_1_fu_740 <= curr_input_1_3_reg_3733;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_40_reg_14534 == 1'd0) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_strb_V_1_fu_744 <= inStream_V_strb_V_0_data_out;
    end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_strb_V_1_fu_744 <= curr_input_2_3_reg_3724;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_40_reg_14534 == 1'd0) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_user_V_1_fu_748 <= inStream_V_user_V_0_data_out;
    end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_user_V_1_fu_748 <= curr_input_3_3_reg_3715;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        activated_output_0_s_reg_19406 <= activated_output_0_s_fu_7988_p3;
        activated_output_1_s_reg_19411 <= activated_output_1_s_fu_8147_p3;
        add_ln703_15_reg_19483 <= add_ln703_15_fu_8312_p2;
        and_ln785_5_reg_19489 <= and_ln785_5_fu_8353_p2;
        and_ln786_27_reg_19495 <= and_ln786_27_fu_8377_p2;
        mul_ln1118_2_reg_19422 <= mul_ln1118_2_fu_13497_p2;
        mul_ln1118_3_reg_19453 <= mul_ln1118_3_fu_13506_p2;
        select_ln340_32_reg_19416 <= select_ln340_32_fu_8181_p3;
        select_ln340_38_reg_19447 <= select_ln340_38_fu_8237_p3;
        select_ln340_65_reg_19514 <= select_ln340_65_fu_8729_p3;
        tmp_102_reg_19472 <= mul_ln1118_3_fu_13506_p2[32'd21];
        tmp_86_reg_19435 <= mul_ln1118_2_fu_13497_p2[32'd21];
        tmp_90_reg_19441 <= mul_ln1118_2_fu_13497_p2[32'd21];
        tmp_98_reg_19466 <= mul_ln1118_3_fu_13506_p2[32'd21];
        trunc_ln718_2_reg_19430 <= trunc_ln718_2_fu_8193_p1;
        trunc_ln718_3_reg_19461 <= trunc_ln718_3_fu_8249_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        activated_output_10_reg_20036 <= activated_output_10_fu_12591_p3;
        activated_output_11_reg_20041 <= activated_output_11_fu_12750_p3;
        mul_ln1118_12_reg_20046 <= mul_ln1118_12_fu_13587_p2;
        mul_ln1118_13_reg_20071 <= mul_ln1118_13_fu_13596_p2;
        tmp_206_reg_20059 <= mul_ln1118_12_fu_13587_p2[32'd21];
        tmp_210_reg_20065 <= mul_ln1118_12_fu_13587_p2[32'd21];
        tmp_218_reg_20084 <= mul_ln1118_13_fu_13596_p2[32'd21];
        tmp_222_reg_20090 <= mul_ln1118_13_fu_13596_p2[32'd21];
        trunc_ln718_12_reg_20054 <= trunc_ln718_12_fu_12760_p1;
        trunc_ln718_13_reg_20079 <= trunc_ln718_13_fu_12780_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        activated_output_12_reg_20144 <= activated_output_12_fu_12949_p3;
        activated_output_13_reg_20153 <= activated_output_13_fu_13108_p3;
        mul_ln1118_14_reg_20162 <= mul_ln1118_14_fu_13605_p2;
        mul_ln1118_15_reg_20191 <= mul_ln1118_15_fu_13614_p2;
        tmp1_reg_20096 <= out_stream_group_0_s_full_n;
        tmp_10_reg_20140 <= out_stream_group_11_full_n;
        tmp_11_reg_20149 <= out_stream_group_12_full_n;
        tmp_12_reg_20158 <= out_stream_group_13_full_n;
        tmp_13_reg_20187 <= out_stream_group_14_full_n;
        tmp_14_reg_20216 <= out_stream_group_15_full_n;
        tmp_1_reg_20100 <= out_stream_group_1_s_full_n;
        tmp_230_reg_20175 <= mul_ln1118_14_fu_13605_p2[32'd21];
        tmp_234_reg_20181 <= mul_ln1118_14_fu_13605_p2[32'd21];
        tmp_242_reg_20204 <= mul_ln1118_15_fu_13614_p2[32'd21];
        tmp_246_reg_20210 <= mul_ln1118_15_fu_13614_p2[32'd21];
        tmp_2_reg_20104 <= out_stream_group_2_s_full_n;
        tmp_3_reg_20108 <= out_stream_group_3_s_full_n;
        tmp_4_reg_20112 <= out_stream_group_4_s_full_n;
        tmp_5_reg_20116 <= out_stream_group_5_s_full_n;
        tmp_6_reg_20120 <= out_stream_group_6_s_full_n;
        tmp_7_reg_20124 <= out_stream_group_7_s_full_n;
        tmp_8_reg_20128 <= out_stream_group_8_s_full_n;
        tmp_9_reg_20132 <= out_stream_group_9_s_full_n;
        tmp_s_reg_20136 <= out_stream_group_10_full_n;
        trunc_ln718_14_reg_20170 <= trunc_ln718_14_fu_13118_p1;
        trunc_ln718_15_reg_20199 <= trunc_ln718_15_fu_13138_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        activated_output_14_reg_20220 <= activated_output_14_fu_13307_p3;
        activated_output_15_reg_20225 <= activated_output_15_fu_13466_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        activated_output_2_s_reg_19533 <= activated_output_2_s_fu_9010_p3;
        activated_output_3_s_reg_19538 <= activated_output_3_s_fu_9179_p3;
        add_ln703_18_reg_19604 <= add_ln703_18_fu_9318_p2;
        add_ln703_21_reg_19628 <= add_ln703_21_fu_9440_p2;
        and_ln785_6_reg_19610 <= and_ln785_6_fu_9359_p2;
        and_ln785_7_reg_19634 <= and_ln785_7_fu_9481_p2;
        and_ln786_29_reg_19616 <= and_ln786_29_fu_9383_p2;
        and_ln786_31_reg_19640 <= and_ln786_31_fu_9505_p2;
        mul_ln1118_4_reg_19543 <= mul_ln1118_4_fu_13515_p2;
        mul_ln1118_5_reg_19574 <= mul_ln1118_5_fu_13524_p2;
        select_ln340_50_reg_19568 <= select_ln340_50_fu_9243_p3;
        select_ln340_73_reg_19659 <= select_ln340_73_fu_9855_p3;
        tmp_110_reg_19556 <= mul_ln1118_4_fu_13515_p2[32'd21];
        tmp_114_reg_19562 <= mul_ln1118_4_fu_13515_p2[32'd21];
        tmp_122_reg_19587 <= mul_ln1118_5_fu_13524_p2[32'd21];
        tmp_126_reg_19593 <= mul_ln1118_5_fu_13524_p2[32'd21];
        trunc_ln718_4_reg_19551 <= trunc_ln718_4_fu_9189_p1;
        trunc_ln718_5_reg_19582 <= trunc_ln718_5_fu_9255_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        activated_output_4_s_reg_19666 <= activated_output_4_s_fu_10015_p3;
        activated_output_5_s_reg_19671 <= activated_output_5_s_fu_10174_p3;
        add_ln703_27_reg_19738 <= add_ln703_27_fu_10370_p2;
        add_ln703_30_reg_19757 <= add_ln703_30_fu_10503_p2;
        and_ln785_10_reg_19763 <= and_ln785_10_fu_10544_p2;
        and_ln785_9_reg_19744 <= and_ln785_9_fu_10411_p2;
        and_ln786_35_reg_19750 <= and_ln786_35_fu_10435_p2;
        and_ln786_37_reg_19769 <= and_ln786_37_fu_10568_p2;
        mul_ln1118_6_reg_19682 <= mul_ln1118_6_fu_13533_p2;
        mul_ln1118_7_reg_19713 <= mul_ln1118_7_fu_13542_p2;
        select_ln340_56_reg_19676 <= select_ln340_56_fu_10218_p3;
        select_ln340_62_reg_19707 <= select_ln340_62_fu_10284_p3;
        tmp_134_reg_19695 <= mul_ln1118_6_fu_13533_p2[32'd21];
        tmp_138_reg_19701 <= mul_ln1118_6_fu_13533_p2[32'd21];
        tmp_146_reg_19726 <= mul_ln1118_7_fu_13542_p2[32'd21];
        tmp_150_reg_19732 <= mul_ln1118_7_fu_13542_p2[32'd21];
        trunc_ln718_6_reg_19690 <= trunc_ln718_6_fu_10230_p1;
        trunc_ln718_7_reg_19721 <= trunc_ln718_7_fu_10296_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        activated_output_6_s_reg_19800 <= activated_output_6_s_fu_11131_p3;
        activated_output_7_s_reg_19805 <= activated_output_7_s_fu_11290_p3;
        add_ln703_33_reg_19873 <= add_ln703_33_fu_11465_p2;
        add_ln703_39_reg_19892 <= add_ln703_39_fu_11598_p2;
        add_ln703_42_reg_19911 <= add_ln703_42_fu_11731_p2;
        add_ln703_45_reg_19930 <= add_ln703_45_fu_11864_p2;
        and_ln785_11_reg_19879 <= and_ln785_11_fu_11506_p2;
        and_ln785_13_reg_19898 <= and_ln785_13_fu_11639_p2;
        and_ln785_14_reg_19917 <= and_ln785_14_fu_11772_p2;
        and_ln785_15_reg_19936 <= and_ln785_15_fu_11905_p2;
        and_ln786_39_reg_19885 <= and_ln786_39_fu_11530_p2;
        and_ln786_43_reg_19904 <= and_ln786_43_fu_11663_p2;
        and_ln786_45_reg_19923 <= and_ln786_45_fu_11796_p2;
        and_ln786_47_reg_19942 <= and_ln786_47_fu_11929_p2;
        mul_ln1118_8_reg_19810 <= mul_ln1118_8_fu_13551_p2;
        mul_ln1118_9_reg_19841 <= mul_ln1118_9_fu_13560_p2;
        select_ln340_67_reg_19835 <= select_ln340_67_fu_11344_p3;
        select_ln340_69_reg_19866 <= select_ln340_69_fu_11400_p3;
        tmp_158_reg_19823 <= mul_ln1118_8_fu_13551_p2[32'd21];
        tmp_162_reg_19829 <= mul_ln1118_8_fu_13551_p2[32'd21];
        tmp_170_reg_19854 <= mul_ln1118_9_fu_13560_p2[32'd21];
        tmp_174_reg_19860 <= mul_ln1118_9_fu_13560_p2[32'd21];
        trunc_ln718_8_reg_19818 <= trunc_ln718_8_fu_11300_p1;
        trunc_ln718_9_reg_19849 <= trunc_ln718_9_fu_11356_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        activated_output_8_s_reg_19949 <= activated_output_8_s_fu_12092_p3;
        activated_output_9_s_reg_19954 <= activated_output_9_s_fu_12251_p3;
        mul_ln1118_10_reg_19959 <= mul_ln1118_10_fu_13569_p2;
        mul_ln1118_11_reg_19990 <= mul_ln1118_11_fu_13578_p2;
        select_ln340_71_reg_19984 <= select_ln340_71_fu_12305_p3;
        select_ln340_75_reg_20015 <= select_ln340_75_fu_12361_p3;
        select_ln340_77_reg_20022 <= select_ln340_77_fu_12396_p3;
        select_ln340_79_reg_20029 <= select_ln340_79_fu_12431_p3;
        tmp_182_reg_19972 <= mul_ln1118_10_fu_13569_p2[32'd21];
        tmp_186_reg_19978 <= mul_ln1118_10_fu_13569_p2[32'd21];
        tmp_194_reg_20003 <= mul_ln1118_11_fu_13578_p2[32'd21];
        tmp_198_reg_20009 <= mul_ln1118_11_fu_13578_p2[32'd21];
        trunc_ln718_10_reg_19967 <= trunc_ln718_10_fu_12261_p1;
        trunc_ln718_11_reg_19998 <= trunc_ln718_11_fu_12317_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln216_1_reg_14442 <= add_ln216_1_fu_5242_p2;
        add_ln216_reg_14437 <= add_ln216_fu_5236_p2;
        icmp_ln68_reg_14452 <= icmp_ln68_fu_5254_p2;
        or_ln183_reg_14447 <= or_ln183_fu_5248_p2;
        select_ln71_1_reg_14517_pp0_iter1_reg <= select_ln71_1_reg_14517;
        select_ln71_1_reg_14517_pp0_iter2_reg <= select_ln71_1_reg_14517_pp0_iter1_reg;
        select_ln71_1_reg_14517_pp0_iter3_reg <= select_ln71_1_reg_14517_pp0_iter2_reg;
        select_ln71_reg_14502_pp0_iter1_reg <= select_ln71_reg_14502;
        select_ln71_reg_14502_pp0_iter2_reg <= select_ln71_reg_14502_pp0_iter1_reg;
        select_ln71_reg_14502_pp0_iter3_reg <= select_ln71_reg_14502_pp0_iter2_reg;
        select_ln80_5_reg_14480_pp0_iter1_reg <= select_ln80_5_reg_14480;
        select_ln80_5_reg_14480_pp0_iter2_reg <= select_ln80_5_reg_14480_pp0_iter1_reg;
        select_ln80_5_reg_14480_pp0_iter3_reg <= select_ln80_5_reg_14480_pp0_iter2_reg;
        select_ln80_reg_14432 <= select_ln80_fu_5196_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln68_reg_14456 <= add_ln68_fu_5260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1) & (select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        add_ln703_3_reg_19234 <= add_ln703_3_fu_6788_p2;
        and_ln785_1_reg_19240 <= and_ln785_1_fu_6829_p2;
        and_ln786_19_reg_19246 <= and_ln786_19_fu_6853_p2;
        select_ln340_20_reg_19222 <= select_ln340_20_fu_6734_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1) & (select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_6_reg_19332 <= add_ln703_6_fu_7289_p2;
        add_ln703_9_reg_19356 <= add_ln703_9_fu_7411_p2;
        and_ln785_2_reg_19338 <= and_ln785_2_fu_7330_p2;
        and_ln785_3_reg_19362 <= and_ln785_3_fu_7452_p2;
        and_ln786_21_reg_19344 <= and_ln786_21_fu_7354_p2;
        and_ln786_23_reg_19368 <= and_ln786_23_fu_7476_p2;
        mul_ln1118_1_reg_19302 <= mul_ln1118_1_fu_13488_p2;
        mul_ln1118_reg_19271 <= mul_ln1118_fu_13479_p2;
        select_ln340_26_reg_19296 <= select_ln340_26_fu_7214_p3;
        select_ln340_44_reg_19375 <= select_ln340_44_fu_7626_p3;
        tmp_62_reg_19284 <= mul_ln1118_fu_13479_p2[32'd21];
        tmp_66_reg_19290 <= mul_ln1118_fu_13479_p2[32'd21];
        tmp_74_reg_19315 <= mul_ln1118_1_fu_13488_p2[32'd21];
        tmp_78_reg_19321 <= mul_ln1118_1_fu_13488_p2[32'd21];
        trunc_ln718_1_reg_19310 <= trunc_ln718_1_fu_7226_p1;
        trunc_ln718_reg_19279 <= trunc_ln718_fu_7170_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_fu_5254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln71_1_reg_14735 <= add_ln71_1_fu_5520_p2;
        and_ln80_3_reg_14494 <= and_ln80_3_fu_5370_p2;
        and_ln80_4_reg_14512 <= and_ln80_4_fu_5412_p2;
        icmp_ln71_reg_14466 <= icmp_ln71_fu_5272_p2;
        row_idx_reg_14461 <= row_idx_fu_5266_p2;
        select_ln71_1_reg_14517 <= select_ln71_1_fu_5418_p3;
        select_ln71_reg_14502 <= select_ln71_fu_5388_p3;
        select_ln80_11_reg_14521 <= select_ln80_11_fu_5426_p3;
        select_ln80_2_reg_14475 <= select_ln80_2_fu_5278_p3;
        select_ln80_5_reg_14480 <= select_ln80_5_fu_5330_p3;
        select_ln80_6_reg_14485 <= select_ln80_6_fu_5344_p3;
        xor_ln80_reg_14489 <= xor_ln80_fu_5352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln80_6_fu_5344_p3 == 1'd0) & (select_ln80_5_fu_5330_p3 == 1'd0) & (icmp_ln68_fu_5254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_40_reg_14534 <= empty_40_fu_5454_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_1_reg_13911 <= i_1_fu_4851_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        i_reg_14021 <= i_fu_4951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln112_reg_14775 <= grp_fu_4074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln112_reg_14775_pp0_iter1_reg <= icmp_ln112_reg_14775;
        icmp_ln112_reg_14775_pp0_iter2_reg <= icmp_ln112_reg_14775_pp0_iter1_reg;
        select_ln71_6_reg_14758_pp0_iter1_reg <= select_ln71_6_reg_14758;
        select_ln71_6_reg_14758_pp0_iter2_reg <= select_ln71_6_reg_14758_pp0_iter1_reg;
        select_ln71_6_reg_14758_pp0_iter3_reg <= select_ln71_6_reg_14758_pp0_iter2_reg;
        tmp_dest_V_1_load_reg_19149_pp0_iter2_reg <= tmp_dest_V_1_load_reg_19149;
        tmp_dest_V_1_load_reg_19149_pp0_iter3_reg <= tmp_dest_V_1_load_reg_19149_pp0_iter2_reg;
        tmp_id_V_1_load_reg_19144_pp0_iter2_reg <= tmp_id_V_1_load_reg_19144;
        tmp_id_V_1_load_reg_19144_pp0_iter3_reg <= tmp_id_V_1_load_reg_19144_pp0_iter2_reg;
        tmp_keep_V_1_load_reg_19129_pp0_iter2_reg <= tmp_keep_V_1_load_reg_19129;
        tmp_keep_V_1_load_reg_19129_pp0_iter3_reg <= tmp_keep_V_1_load_reg_19129_pp0_iter2_reg;
        tmp_strb_V_1_load_reg_19134_pp0_iter2_reg <= tmp_strb_V_1_load_reg_19134;
        tmp_strb_V_1_load_reg_19134_pp0_iter3_reg <= tmp_strb_V_1_load_reg_19134_pp0_iter2_reg;
        tmp_user_V_1_load_reg_19139_pp0_iter2_reg <= tmp_user_V_1_load_reg_19139;
        tmp_user_V_1_load_reg_19139_pp0_iter3_reg <= tmp_user_V_1_load_reg_19139_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln130_reg_19154 <= icmp_ln130_fu_6283_p2;
        select_ln130_16_reg_19198 <= select_ln130_16_fu_6342_p3;
        select_ln130_24_reg_19204 <= select_ln130_24_fu_6369_p3;
        select_ln130_8_reg_19192 <= select_ln130_8_fu_6315_p3;
        select_ln130_reg_19186 <= select_ln130_fu_6288_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_4793_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln203_reg_13808 <= icmp_ln203_fu_4839_p2;
        sub_ln203_reg_13803 <= sub_ln203_fu_4823_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_data_0_load_A == 1'b1)) begin
        inStream_V_data_0_payload_A <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_data_0_load_B == 1'b1)) begin
        inStream_V_data_0_payload_B <= inStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_dest_V_0_load_A == 1'b1)) begin
        inStream_V_dest_V_0_payload_A <= inStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_dest_V_0_load_B == 1'b1)) begin
        inStream_V_dest_V_0_payload_B <= inStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_id_V_0_load_A == 1'b1)) begin
        inStream_V_id_V_0_payload_A <= inStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_id_V_0_load_B == 1'b1)) begin
        inStream_V_id_V_0_payload_B <= inStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_keep_V_0_load_A == 1'b1)) begin
        inStream_V_keep_V_0_payload_A <= inStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_keep_V_0_load_B == 1'b1)) begin
        inStream_V_keep_V_0_payload_B <= inStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_strb_V_0_load_A == 1'b1)) begin
        inStream_V_strb_V_0_payload_A <= inStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_strb_V_0_load_B == 1'b1)) begin
        inStream_V_strb_V_0_payload_B <= inStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_user_V_0_load_A == 1'b1)) begin
        inStream_V_user_V_0_payload_A <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((inStream_V_user_V_0_load_B == 1'b1)) begin
        inStream_V_user_V_0_payload_B <= inStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        input_ch_idx_reg_18939 <= input_ch_idx_fu_6254_p2;
        select_ln71_7_reg_18944 <= select_ln71_7_fu_6259_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        k_reg_13798 <= k_fu_4799_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln203_2_fu_4961_p1 == 3'd1))) begin
        kernel_bias_fp_14_V_1_fu_684 <= kernel_bias_fp_0_V_fu_4957_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln203_2_fu_4961_p1 == 3'd2))) begin
        kernel_bias_fp_14_V_2_fu_692 <= kernel_bias_fp_0_V_fu_4957_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln203_2_fu_4961_p1 == 3'd3))) begin
        kernel_bias_fp_14_V_3_fu_700 <= kernel_bias_fp_0_V_fu_4957_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln203_2_fu_4961_p1 == 3'd4))) begin
        kernel_bias_fp_14_V_4_fu_708 <= kernel_bias_fp_0_V_fu_4957_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln203_2_fu_4961_p1 == 3'd5))) begin
        kernel_bias_fp_14_V_5_fu_716 <= kernel_bias_fp_0_V_fu_4957_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln203_2_fu_4961_p1 == 3'd6))) begin
        kernel_bias_fp_14_V_6_fu_724 <= kernel_bias_fp_0_V_fu_4957_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln203_2_fu_4961_p1 == 3'd7))) begin
        kernel_bias_fp_14_V_7_fu_732 <= kernel_bias_fp_0_V_fu_4957_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (trunc_ln203_2_fu_4961_p1 == 3'd0))) begin
        kernel_bias_fp_14_V_fu_676 <= kernel_bias_fp_0_V_fu_4957_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln203_2_reg_14051 == 3'd1))) begin
        kernel_bias_fp_15_V_1_fu_688 <= reg_4755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln203_2_reg_14051 == 3'd2))) begin
        kernel_bias_fp_15_V_2_fu_696 <= reg_4755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln203_2_reg_14051 == 3'd3))) begin
        kernel_bias_fp_15_V_3_fu_704 <= reg_4755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln203_2_reg_14051 == 3'd4))) begin
        kernel_bias_fp_15_V_4_fu_712 <= reg_4755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln203_2_reg_14051 == 3'd5))) begin
        kernel_bias_fp_15_V_5_fu_720 <= reg_4755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln203_2_reg_14051 == 3'd6))) begin
        kernel_bias_fp_15_V_6_fu_728 <= reg_4755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln203_2_reg_14051 == 3'd7))) begin
        kernel_bias_fp_15_V_7_fu_736 <= reg_4755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (trunc_ln203_2_reg_14051 == 3'd0))) begin
        kernel_bias_fp_15_V_fu_680 <= reg_4755;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        kernel_window_0_val_1_reg_16383 <= line_buff_group_0_va_q1;
        kernel_window_0_val_3_reg_16388 <= line_buff_group_0_va_1_q0;
        kernel_window_0_val_4_reg_16393 <= line_buff_group_0_va_1_q1;
        kernel_window_0_val_6_reg_16398 <= line_buff_group_0_va_2_q0;
        kernel_window_0_val_7_reg_16403 <= line_buff_group_0_va_2_q1;
        kernel_window_0_val_s_reg_16378 <= line_buff_group_0_va_q0;
        window_group_1_0_va_1_reg_16413 <= grp_fork_window_fu_3968_ap_return_1;
        window_group_1_0_va_2_reg_16418 <= grp_fork_window_fu_3968_ap_return_2;
        window_group_1_0_va_3_reg_16423 <= grp_fork_window_fu_3968_ap_return_3;
        window_group_1_0_va_4_reg_16428 <= grp_fork_window_fu_3968_ap_return_4;
        window_group_1_0_va_5_reg_16433 <= grp_fork_window_fu_3968_ap_return_5;
        window_group_1_0_va_6_reg_16438 <= grp_fork_window_fu_3968_ap_return_6;
        window_group_1_0_va_7_reg_16443 <= grp_fork_window_fu_3968_ap_return_7;
        window_group_1_0_va_8_reg_16448 <= grp_fork_window_fu_3968_ap_return_8;
        window_group_1_0_va_reg_16408 <= grp_fork_window_fu_3968_ap_return_0;
        window_group_1_10_v_1_reg_16863 <= grp_fork_window_fu_3968_ap_return_91;
        window_group_1_10_v_2_reg_16868 <= grp_fork_window_fu_3968_ap_return_92;
        window_group_1_10_v_3_reg_16873 <= grp_fork_window_fu_3968_ap_return_93;
        window_group_1_10_v_4_reg_16878 <= grp_fork_window_fu_3968_ap_return_94;
        window_group_1_10_v_5_reg_16883 <= grp_fork_window_fu_3968_ap_return_95;
        window_group_1_10_v_6_reg_16888 <= grp_fork_window_fu_3968_ap_return_96;
        window_group_1_10_v_7_reg_16893 <= grp_fork_window_fu_3968_ap_return_97;
        window_group_1_10_v_8_reg_16898 <= grp_fork_window_fu_3968_ap_return_98;
        window_group_1_10_v_reg_16858 <= grp_fork_window_fu_3968_ap_return_90;
        window_group_1_11_v_1_reg_16908 <= grp_fork_window_fu_3968_ap_return_100;
        window_group_1_11_v_2_reg_16913 <= grp_fork_window_fu_3968_ap_return_101;
        window_group_1_11_v_3_reg_16918 <= grp_fork_window_fu_3968_ap_return_102;
        window_group_1_11_v_4_reg_16923 <= grp_fork_window_fu_3968_ap_return_103;
        window_group_1_11_v_5_reg_16928 <= grp_fork_window_fu_3968_ap_return_104;
        window_group_1_11_v_6_reg_16933 <= grp_fork_window_fu_3968_ap_return_105;
        window_group_1_11_v_7_reg_16938 <= grp_fork_window_fu_3968_ap_return_106;
        window_group_1_11_v_8_reg_16943 <= grp_fork_window_fu_3968_ap_return_107;
        window_group_1_11_v_reg_16903 <= grp_fork_window_fu_3968_ap_return_99;
        window_group_1_12_v_1_reg_16953 <= grp_fork_window_fu_3968_ap_return_109;
        window_group_1_12_v_2_reg_16958 <= grp_fork_window_fu_3968_ap_return_110;
        window_group_1_12_v_3_reg_16963 <= grp_fork_window_fu_3968_ap_return_111;
        window_group_1_12_v_4_reg_16968 <= grp_fork_window_fu_3968_ap_return_112;
        window_group_1_12_v_5_reg_16973 <= grp_fork_window_fu_3968_ap_return_113;
        window_group_1_12_v_6_reg_16978 <= grp_fork_window_fu_3968_ap_return_114;
        window_group_1_12_v_7_reg_16983 <= grp_fork_window_fu_3968_ap_return_115;
        window_group_1_12_v_8_reg_16988 <= grp_fork_window_fu_3968_ap_return_116;
        window_group_1_12_v_reg_16948 <= grp_fork_window_fu_3968_ap_return_108;
        window_group_1_13_v_1_reg_16998 <= grp_fork_window_fu_3968_ap_return_118;
        window_group_1_13_v_2_reg_17003 <= grp_fork_window_fu_3968_ap_return_119;
        window_group_1_13_v_3_reg_17008 <= grp_fork_window_fu_3968_ap_return_120;
        window_group_1_13_v_4_reg_17013 <= grp_fork_window_fu_3968_ap_return_121;
        window_group_1_13_v_5_reg_17018 <= grp_fork_window_fu_3968_ap_return_122;
        window_group_1_13_v_6_reg_17023 <= grp_fork_window_fu_3968_ap_return_123;
        window_group_1_13_v_7_reg_17028 <= grp_fork_window_fu_3968_ap_return_124;
        window_group_1_13_v_8_reg_17033 <= grp_fork_window_fu_3968_ap_return_125;
        window_group_1_13_v_reg_16993 <= grp_fork_window_fu_3968_ap_return_117;
        window_group_1_14_v_1_reg_17043 <= grp_fork_window_fu_3968_ap_return_127;
        window_group_1_14_v_2_reg_17048 <= grp_fork_window_fu_3968_ap_return_128;
        window_group_1_14_v_3_reg_17053 <= grp_fork_window_fu_3968_ap_return_129;
        window_group_1_14_v_4_reg_17058 <= grp_fork_window_fu_3968_ap_return_130;
        window_group_1_14_v_5_reg_17063 <= grp_fork_window_fu_3968_ap_return_131;
        window_group_1_14_v_6_reg_17068 <= grp_fork_window_fu_3968_ap_return_132;
        window_group_1_14_v_7_reg_17073 <= grp_fork_window_fu_3968_ap_return_133;
        window_group_1_14_v_8_reg_17078 <= grp_fork_window_fu_3968_ap_return_134;
        window_group_1_14_v_reg_17038 <= grp_fork_window_fu_3968_ap_return_126;
        window_group_1_15_v_1_reg_17088 <= grp_fork_window_fu_3968_ap_return_136;
        window_group_1_15_v_2_reg_17093 <= grp_fork_window_fu_3968_ap_return_137;
        window_group_1_15_v_3_reg_17098 <= grp_fork_window_fu_3968_ap_return_138;
        window_group_1_15_v_4_reg_17103 <= grp_fork_window_fu_3968_ap_return_139;
        window_group_1_15_v_5_reg_17108 <= grp_fork_window_fu_3968_ap_return_140;
        window_group_1_15_v_6_reg_17113 <= grp_fork_window_fu_3968_ap_return_141;
        window_group_1_15_v_7_reg_17118 <= grp_fork_window_fu_3968_ap_return_142;
        window_group_1_15_v_8_reg_17123 <= grp_fork_window_fu_3968_ap_return_143;
        window_group_1_15_v_reg_17083 <= grp_fork_window_fu_3968_ap_return_135;
        window_group_1_1_va_1_reg_16458 <= grp_fork_window_fu_3968_ap_return_10;
        window_group_1_1_va_2_reg_16463 <= grp_fork_window_fu_3968_ap_return_11;
        window_group_1_1_va_3_reg_16468 <= grp_fork_window_fu_3968_ap_return_12;
        window_group_1_1_va_4_reg_16473 <= grp_fork_window_fu_3968_ap_return_13;
        window_group_1_1_va_5_reg_16478 <= grp_fork_window_fu_3968_ap_return_14;
        window_group_1_1_va_6_reg_16483 <= grp_fork_window_fu_3968_ap_return_15;
        window_group_1_1_va_7_reg_16488 <= grp_fork_window_fu_3968_ap_return_16;
        window_group_1_1_va_8_reg_16493 <= grp_fork_window_fu_3968_ap_return_17;
        window_group_1_1_va_reg_16453 <= grp_fork_window_fu_3968_ap_return_9;
        window_group_1_2_va_1_reg_16503 <= grp_fork_window_fu_3968_ap_return_19;
        window_group_1_2_va_2_reg_16508 <= grp_fork_window_fu_3968_ap_return_20;
        window_group_1_2_va_3_reg_16513 <= grp_fork_window_fu_3968_ap_return_21;
        window_group_1_2_va_4_reg_16518 <= grp_fork_window_fu_3968_ap_return_22;
        window_group_1_2_va_5_reg_16523 <= grp_fork_window_fu_3968_ap_return_23;
        window_group_1_2_va_6_reg_16528 <= grp_fork_window_fu_3968_ap_return_24;
        window_group_1_2_va_7_reg_16533 <= grp_fork_window_fu_3968_ap_return_25;
        window_group_1_2_va_8_reg_16538 <= grp_fork_window_fu_3968_ap_return_26;
        window_group_1_2_va_reg_16498 <= grp_fork_window_fu_3968_ap_return_18;
        window_group_1_3_va_1_reg_16548 <= grp_fork_window_fu_3968_ap_return_28;
        window_group_1_3_va_2_reg_16553 <= grp_fork_window_fu_3968_ap_return_29;
        window_group_1_3_va_3_reg_16558 <= grp_fork_window_fu_3968_ap_return_30;
        window_group_1_3_va_4_reg_16563 <= grp_fork_window_fu_3968_ap_return_31;
        window_group_1_3_va_5_reg_16568 <= grp_fork_window_fu_3968_ap_return_32;
        window_group_1_3_va_6_reg_16573 <= grp_fork_window_fu_3968_ap_return_33;
        window_group_1_3_va_7_reg_16578 <= grp_fork_window_fu_3968_ap_return_34;
        window_group_1_3_va_8_reg_16583 <= grp_fork_window_fu_3968_ap_return_35;
        window_group_1_3_va_reg_16543 <= grp_fork_window_fu_3968_ap_return_27;
        window_group_1_4_va_1_reg_16593 <= grp_fork_window_fu_3968_ap_return_37;
        window_group_1_4_va_2_reg_16598 <= grp_fork_window_fu_3968_ap_return_38;
        window_group_1_4_va_3_reg_16603 <= grp_fork_window_fu_3968_ap_return_39;
        window_group_1_4_va_4_reg_16608 <= grp_fork_window_fu_3968_ap_return_40;
        window_group_1_4_va_5_reg_16613 <= grp_fork_window_fu_3968_ap_return_41;
        window_group_1_4_va_6_reg_16618 <= grp_fork_window_fu_3968_ap_return_42;
        window_group_1_4_va_7_reg_16623 <= grp_fork_window_fu_3968_ap_return_43;
        window_group_1_4_va_8_reg_16628 <= grp_fork_window_fu_3968_ap_return_44;
        window_group_1_4_va_reg_16588 <= grp_fork_window_fu_3968_ap_return_36;
        window_group_1_5_va_1_reg_16638 <= grp_fork_window_fu_3968_ap_return_46;
        window_group_1_5_va_2_reg_16643 <= grp_fork_window_fu_3968_ap_return_47;
        window_group_1_5_va_3_reg_16648 <= grp_fork_window_fu_3968_ap_return_48;
        window_group_1_5_va_4_reg_16653 <= grp_fork_window_fu_3968_ap_return_49;
        window_group_1_5_va_5_reg_16658 <= grp_fork_window_fu_3968_ap_return_50;
        window_group_1_5_va_6_reg_16663 <= grp_fork_window_fu_3968_ap_return_51;
        window_group_1_5_va_7_reg_16668 <= grp_fork_window_fu_3968_ap_return_52;
        window_group_1_5_va_8_reg_16673 <= grp_fork_window_fu_3968_ap_return_53;
        window_group_1_5_va_reg_16633 <= grp_fork_window_fu_3968_ap_return_45;
        window_group_1_6_va_1_reg_16683 <= grp_fork_window_fu_3968_ap_return_55;
        window_group_1_6_va_2_reg_16688 <= grp_fork_window_fu_3968_ap_return_56;
        window_group_1_6_va_3_reg_16693 <= grp_fork_window_fu_3968_ap_return_57;
        window_group_1_6_va_4_reg_16698 <= grp_fork_window_fu_3968_ap_return_58;
        window_group_1_6_va_5_reg_16703 <= grp_fork_window_fu_3968_ap_return_59;
        window_group_1_6_va_6_reg_16708 <= grp_fork_window_fu_3968_ap_return_60;
        window_group_1_6_va_7_reg_16713 <= grp_fork_window_fu_3968_ap_return_61;
        window_group_1_6_va_8_reg_16718 <= grp_fork_window_fu_3968_ap_return_62;
        window_group_1_6_va_reg_16678 <= grp_fork_window_fu_3968_ap_return_54;
        window_group_1_7_va_1_reg_16728 <= grp_fork_window_fu_3968_ap_return_64;
        window_group_1_7_va_2_reg_16733 <= grp_fork_window_fu_3968_ap_return_65;
        window_group_1_7_va_3_reg_16738 <= grp_fork_window_fu_3968_ap_return_66;
        window_group_1_7_va_4_reg_16743 <= grp_fork_window_fu_3968_ap_return_67;
        window_group_1_7_va_5_reg_16748 <= grp_fork_window_fu_3968_ap_return_68;
        window_group_1_7_va_6_reg_16753 <= grp_fork_window_fu_3968_ap_return_69;
        window_group_1_7_va_7_reg_16758 <= grp_fork_window_fu_3968_ap_return_70;
        window_group_1_7_va_8_reg_16763 <= grp_fork_window_fu_3968_ap_return_71;
        window_group_1_7_va_reg_16723 <= grp_fork_window_fu_3968_ap_return_63;
        window_group_1_8_va_1_reg_16773 <= grp_fork_window_fu_3968_ap_return_73;
        window_group_1_8_va_2_reg_16778 <= grp_fork_window_fu_3968_ap_return_74;
        window_group_1_8_va_3_reg_16783 <= grp_fork_window_fu_3968_ap_return_75;
        window_group_1_8_va_4_reg_16788 <= grp_fork_window_fu_3968_ap_return_76;
        window_group_1_8_va_5_reg_16793 <= grp_fork_window_fu_3968_ap_return_77;
        window_group_1_8_va_6_reg_16798 <= grp_fork_window_fu_3968_ap_return_78;
        window_group_1_8_va_7_reg_16803 <= grp_fork_window_fu_3968_ap_return_79;
        window_group_1_8_va_8_reg_16808 <= grp_fork_window_fu_3968_ap_return_80;
        window_group_1_8_va_reg_16768 <= grp_fork_window_fu_3968_ap_return_72;
        window_group_1_9_va_1_reg_16818 <= grp_fork_window_fu_3968_ap_return_82;
        window_group_1_9_va_2_reg_16823 <= grp_fork_window_fu_3968_ap_return_83;
        window_group_1_9_va_3_reg_16828 <= grp_fork_window_fu_3968_ap_return_84;
        window_group_1_9_va_4_reg_16833 <= grp_fork_window_fu_3968_ap_return_85;
        window_group_1_9_va_5_reg_16838 <= grp_fork_window_fu_3968_ap_return_86;
        window_group_1_9_va_6_reg_16843 <= grp_fork_window_fu_3968_ap_return_87;
        window_group_1_9_va_7_reg_16848 <= grp_fork_window_fu_3968_ap_return_88;
        window_group_1_9_va_8_reg_16853 <= grp_fork_window_fu_3968_ap_return_89;
        window_group_1_9_va_reg_16813 <= grp_fork_window_fu_3968_ap_return_81;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        kernel_window_1_val_18_reg_15978 <= line_buff_group_1_va_q0;
        kernel_window_1_val_19_reg_15983 <= line_buff_group_1_va_q1;
        kernel_window_1_val_21_reg_15988 <= line_buff_group_1_va_1_q0;
        kernel_window_1_val_22_reg_15993 <= line_buff_group_1_va_1_q1;
        kernel_window_1_val_24_reg_16003 <= line_buff_group_1_va_2_q0;
        kernel_window_1_val_25_reg_16008 <= line_buff_group_1_va_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln71_1_reg_14517 == 1'd1) & (icmp_ln112_reg_14775 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        kernel_window_1_val_1_fu_892 <= kernel_window_1_val_34_fu_6063_p3;
        kernel_window_1_val_2_fu_896 <= kernel_window_1_val_33_fu_6055_p3;
        kernel_window_1_val_3_fu_900 <= kernel_window_1_val_32_fu_6046_p3;
        kernel_window_1_val_4_fu_904 <= kernel_window_1_val_31_fu_6038_p3;
        kernel_window_1_val_5_fu_908 <= kernel_window_1_val_30_fu_6030_p3;
        kernel_window_1_val_6_fu_912 <= kernel_window_1_val_29_fu_6021_p3;
        kernel_window_1_val_7_fu_916 <= kernel_window_1_val_28_fu_6013_p3;
        kernel_window_1_val_8_fu_920 <= kernel_window_1_val_27_fu_6005_p3;
        kernel_window_1_val_s_fu_888 <= kernel_window_1_val_35_fu_6071_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        line_buff_group_0_va_10_reg_15963 <= zext_ln216_fu_5924_p1;
        line_buff_group_0_va_14_reg_15968 <= zext_ln216_fu_5924_p1;
        line_buff_group_0_va_6_reg_15958 <= zext_ln216_fu_5924_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_0_va_11_reg_15168 <= sext_ln203_1_fu_5735_p1;
        line_buff_group_0_va_7_reg_15163 <= sext_ln203_1_fu_5735_p1;
        sext_ln203_1_reg_15158 <= sext_ln203_1_fu_5735_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        line_buff_group_0_va_12_reg_15553 <= sext_ln216_fu_5825_p1;
        line_buff_group_0_va_13_reg_15558 <= sext_ln216_1_fu_5838_p1;
        line_buff_group_0_va_4_reg_15533 <= sext_ln216_fu_5825_p1;
        line_buff_group_0_va_5_reg_15538 <= sext_ln216_1_fu_5838_p1;
        line_buff_group_0_va_8_reg_15543 <= sext_ln216_fu_5825_p1;
        line_buff_group_0_va_9_reg_15548 <= sext_ln216_1_fu_5838_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (grp_fu_4074_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        line_buff_group_1_va_7_reg_14788 <= zext_ln71_1_fu_5582_p1;
        line_buff_group_1_va_9_reg_14793 <= zext_ln71_1_fu_5582_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_4845_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        local_mem_group_0_d_10_reg_13921 <= sext_ln203_fu_4866_p1;
        local_mem_group_0_d_11_reg_13926 <= sext_ln203_fu_4866_p1;
        local_mem_group_0_d_12_reg_13931 <= sext_ln203_fu_4866_p1;
        local_mem_group_0_d_13_reg_13936 <= sext_ln203_fu_4866_p1;
        local_mem_group_0_d_14_reg_13941 <= sext_ln203_fu_4866_p1;
        local_mem_group_0_d_15_reg_13946 <= sext_ln203_fu_4866_p1;
        local_mem_group_0_d_16_reg_13951 <= sext_ln203_fu_4866_p1;
        local_mem_group_0_d_17_reg_13956 <= sext_ln203_fu_4866_p1;
        local_mem_group_0_d_9_reg_13916 <= sext_ln203_fu_4866_p1;
        local_mem_group_1_d_10_reg_13966 <= sext_ln203_fu_4866_p1;
        local_mem_group_1_d_11_reg_13971 <= sext_ln203_fu_4866_p1;
        local_mem_group_1_d_12_reg_13976 <= sext_ln203_fu_4866_p1;
        local_mem_group_1_d_13_reg_13981 <= sext_ln203_fu_4866_p1;
        local_mem_group_1_d_14_reg_13986 <= sext_ln203_fu_4866_p1;
        local_mem_group_1_d_15_reg_13991 <= sext_ln203_fu_4866_p1;
        local_mem_group_1_d_16_reg_13996 <= sext_ln203_fu_4866_p1;
        local_mem_group_1_d_17_reg_14001 <= sext_ln203_fu_4866_p1;
        local_mem_group_1_d_9_reg_13961 <= sext_ln203_fu_4866_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        local_mem_group_0_d_162_reg_14978 <= local_mem_group_0_d_q0;
        local_mem_group_0_d_163_reg_14983 <= local_mem_group_0_d_1_q0;
        local_mem_group_0_d_164_reg_14988 <= local_mem_group_0_d_2_q0;
        local_mem_group_0_d_165_reg_14993 <= local_mem_group_0_d_3_q0;
        local_mem_group_0_d_166_reg_14998 <= local_mem_group_0_d_4_q0;
        local_mem_group_0_d_167_reg_15003 <= local_mem_group_0_d_5_q0;
        local_mem_group_0_d_168_reg_15008 <= local_mem_group_0_d_6_q0;
        local_mem_group_0_d_169_reg_15013 <= local_mem_group_0_d_7_q0;
        local_mem_group_0_d_170_reg_15018 <= local_mem_group_0_d_8_q0;
        local_mem_group_0_d_225_reg_15023 <= local_mem_group_0_d_q1;
        local_mem_group_0_d_226_reg_15028 <= local_mem_group_0_d_1_q1;
        local_mem_group_0_d_227_reg_15033 <= local_mem_group_0_d_2_q1;
        local_mem_group_0_d_228_reg_15038 <= local_mem_group_0_d_3_q1;
        local_mem_group_0_d_229_reg_15043 <= local_mem_group_0_d_4_q1;
        local_mem_group_0_d_230_reg_15048 <= local_mem_group_0_d_5_q1;
        local_mem_group_0_d_231_reg_15053 <= local_mem_group_0_d_6_q1;
        local_mem_group_0_d_232_reg_15058 <= local_mem_group_0_d_7_q1;
        local_mem_group_0_d_233_reg_15063 <= local_mem_group_0_d_8_q1;
        local_mem_group_1_d_171_reg_15068 <= local_mem_group_1_d_q0;
        local_mem_group_1_d_172_reg_15073 <= local_mem_group_1_d_1_q0;
        local_mem_group_1_d_173_reg_15078 <= local_mem_group_1_d_2_q0;
        local_mem_group_1_d_174_reg_15083 <= local_mem_group_1_d_3_q0;
        local_mem_group_1_d_175_reg_15088 <= local_mem_group_1_d_4_q0;
        local_mem_group_1_d_176_reg_15093 <= local_mem_group_1_d_5_q0;
        local_mem_group_1_d_177_reg_15098 <= local_mem_group_1_d_6_q0;
        local_mem_group_1_d_178_reg_15103 <= local_mem_group_1_d_7_q0;
        local_mem_group_1_d_179_reg_15108 <= local_mem_group_1_d_8_q0;
        local_mem_group_1_d_225_reg_15113 <= local_mem_group_1_d_q1;
        local_mem_group_1_d_226_reg_15118 <= local_mem_group_1_d_1_q1;
        local_mem_group_1_d_227_reg_15123 <= local_mem_group_1_d_2_q1;
        local_mem_group_1_d_228_reg_15128 <= local_mem_group_1_d_3_q1;
        local_mem_group_1_d_229_reg_15133 <= local_mem_group_1_d_4_q1;
        local_mem_group_1_d_230_reg_15138 <= local_mem_group_1_d_5_q1;
        local_mem_group_1_d_231_reg_15143 <= local_mem_group_1_d_6_q1;
        local_mem_group_1_d_232_reg_15148 <= local_mem_group_1_d_7_q1;
        local_mem_group_1_d_233_reg_15153 <= local_mem_group_1_d_8_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_171_reg_17313 <= local_mem_group_0_d_q1;
        local_mem_group_0_d_172_reg_17318 <= local_mem_group_0_d_1_q1;
        local_mem_group_0_d_173_reg_17323 <= local_mem_group_0_d_2_q1;
        local_mem_group_0_d_174_reg_17328 <= local_mem_group_0_d_3_q1;
        local_mem_group_0_d_175_reg_17333 <= local_mem_group_0_d_4_q1;
        local_mem_group_0_d_176_reg_17338 <= local_mem_group_0_d_5_q1;
        local_mem_group_0_d_177_reg_17343 <= local_mem_group_0_d_6_q1;
        local_mem_group_0_d_178_reg_17348 <= local_mem_group_0_d_7_q1;
        local_mem_group_0_d_179_reg_17353 <= local_mem_group_0_d_8_q1;
        local_mem_group_0_d_234_reg_17358 <= local_mem_group_0_d_q0;
        local_mem_group_0_d_235_reg_17363 <= local_mem_group_0_d_1_q0;
        local_mem_group_0_d_236_reg_17368 <= local_mem_group_0_d_2_q0;
        local_mem_group_0_d_237_reg_17373 <= local_mem_group_0_d_3_q0;
        local_mem_group_0_d_238_reg_17378 <= local_mem_group_0_d_4_q0;
        local_mem_group_0_d_239_reg_17383 <= local_mem_group_0_d_5_q0;
        local_mem_group_0_d_240_reg_17388 <= local_mem_group_0_d_6_q0;
        local_mem_group_0_d_241_reg_17393 <= local_mem_group_0_d_7_q0;
        local_mem_group_0_d_242_reg_17398 <= local_mem_group_0_d_8_q0;
        local_mem_group_1_d_162_reg_17403 <= local_mem_group_1_d_q1;
        local_mem_group_1_d_163_reg_17408 <= local_mem_group_1_d_1_q1;
        local_mem_group_1_d_164_reg_17413 <= local_mem_group_1_d_2_q1;
        local_mem_group_1_d_165_reg_17418 <= local_mem_group_1_d_3_q1;
        local_mem_group_1_d_166_reg_17423 <= local_mem_group_1_d_4_q1;
        local_mem_group_1_d_167_reg_17428 <= local_mem_group_1_d_5_q1;
        local_mem_group_1_d_168_reg_17433 <= local_mem_group_1_d_6_q1;
        local_mem_group_1_d_169_reg_17438 <= local_mem_group_1_d_7_q1;
        local_mem_group_1_d_170_reg_17443 <= local_mem_group_1_d_8_q1;
        local_mem_group_1_d_234_reg_17448 <= local_mem_group_1_d_q0;
        local_mem_group_1_d_235_reg_17453 <= local_mem_group_1_d_1_q0;
        local_mem_group_1_d_236_reg_17458 <= local_mem_group_1_d_2_q0;
        local_mem_group_1_d_237_reg_17463 <= local_mem_group_1_d_3_q0;
        local_mem_group_1_d_238_reg_17468 <= local_mem_group_1_d_4_q0;
        local_mem_group_1_d_239_reg_17473 <= local_mem_group_1_d_5_q0;
        local_mem_group_1_d_240_reg_17478 <= local_mem_group_1_d_6_q0;
        local_mem_group_1_d_241_reg_17483 <= local_mem_group_1_d_7_q0;
        local_mem_group_1_d_242_reg_17488 <= local_mem_group_1_d_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        local_mem_group_0_d_180_reg_18399 <= local_mem_group_0_d_q1;
        local_mem_group_0_d_181_reg_18404 <= local_mem_group_0_d_1_q1;
        local_mem_group_0_d_182_reg_18409 <= local_mem_group_0_d_2_q1;
        local_mem_group_0_d_183_reg_18414 <= local_mem_group_0_d_3_q1;
        local_mem_group_0_d_184_reg_18419 <= local_mem_group_0_d_4_q1;
        local_mem_group_0_d_185_reg_18424 <= local_mem_group_0_d_5_q1;
        local_mem_group_0_d_186_reg_18429 <= local_mem_group_0_d_6_q1;
        local_mem_group_0_d_187_reg_18434 <= local_mem_group_0_d_7_q1;
        local_mem_group_0_d_188_reg_18439 <= local_mem_group_0_d_8_q1;
        local_mem_group_0_d_198_reg_18444 <= local_mem_group_0_d_q0;
        local_mem_group_0_d_199_reg_18449 <= local_mem_group_0_d_1_q0;
        local_mem_group_0_d_200_reg_18454 <= local_mem_group_0_d_2_q0;
        local_mem_group_0_d_201_reg_18459 <= local_mem_group_0_d_3_q0;
        local_mem_group_0_d_202_reg_18464 <= local_mem_group_0_d_4_q0;
        local_mem_group_0_d_203_reg_18469 <= local_mem_group_0_d_5_q0;
        local_mem_group_0_d_204_reg_18474 <= local_mem_group_0_d_6_q0;
        local_mem_group_0_d_205_reg_18479 <= local_mem_group_0_d_7_q0;
        local_mem_group_0_d_206_reg_18484 <= local_mem_group_0_d_8_q0;
        local_mem_group_1_d_180_reg_18489 <= local_mem_group_1_d_q1;
        local_mem_group_1_d_181_reg_18494 <= local_mem_group_1_d_1_q1;
        local_mem_group_1_d_182_reg_18499 <= local_mem_group_1_d_2_q1;
        local_mem_group_1_d_183_reg_18504 <= local_mem_group_1_d_3_q1;
        local_mem_group_1_d_184_reg_18509 <= local_mem_group_1_d_4_q1;
        local_mem_group_1_d_185_reg_18514 <= local_mem_group_1_d_5_q1;
        local_mem_group_1_d_186_reg_18519 <= local_mem_group_1_d_6_q1;
        local_mem_group_1_d_187_reg_18524 <= local_mem_group_1_d_7_q1;
        local_mem_group_1_d_188_reg_18529 <= local_mem_group_1_d_8_q1;
        local_mem_group_1_d_198_reg_18534 <= local_mem_group_1_d_q0;
        local_mem_group_1_d_199_reg_18539 <= local_mem_group_1_d_1_q0;
        local_mem_group_1_d_200_reg_18544 <= local_mem_group_1_d_2_q0;
        local_mem_group_1_d_201_reg_18549 <= local_mem_group_1_d_3_q0;
        local_mem_group_1_d_202_reg_18554 <= local_mem_group_1_d_4_q0;
        local_mem_group_1_d_203_reg_18559 <= local_mem_group_1_d_5_q0;
        local_mem_group_1_d_204_reg_18564 <= local_mem_group_1_d_6_q0;
        local_mem_group_1_d_205_reg_18569 <= local_mem_group_1_d_7_q0;
        local_mem_group_1_d_206_reg_18574 <= local_mem_group_1_d_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_189_reg_15773 <= local_mem_group_0_d_q1;
        local_mem_group_0_d_190_reg_15778 <= local_mem_group_0_d_1_q1;
        local_mem_group_0_d_191_reg_15783 <= local_mem_group_0_d_2_q1;
        local_mem_group_0_d_192_reg_15788 <= local_mem_group_0_d_3_q1;
        local_mem_group_0_d_193_reg_15793 <= local_mem_group_0_d_4_q1;
        local_mem_group_0_d_194_reg_15798 <= local_mem_group_0_d_5_q1;
        local_mem_group_0_d_195_reg_15803 <= local_mem_group_0_d_6_q1;
        local_mem_group_0_d_196_reg_15808 <= local_mem_group_0_d_7_q1;
        local_mem_group_0_d_197_reg_15813 <= local_mem_group_0_d_8_q1;
        local_mem_group_0_d_207_reg_15818 <= local_mem_group_0_d_q0;
        local_mem_group_0_d_208_reg_15823 <= local_mem_group_0_d_1_q0;
        local_mem_group_0_d_209_reg_15828 <= local_mem_group_0_d_2_q0;
        local_mem_group_0_d_210_reg_15833 <= local_mem_group_0_d_3_q0;
        local_mem_group_0_d_211_reg_15838 <= local_mem_group_0_d_4_q0;
        local_mem_group_0_d_212_reg_15843 <= local_mem_group_0_d_5_q0;
        local_mem_group_0_d_213_reg_15848 <= local_mem_group_0_d_6_q0;
        local_mem_group_0_d_214_reg_15853 <= local_mem_group_0_d_7_q0;
        local_mem_group_0_d_215_reg_15858 <= local_mem_group_0_d_8_q0;
        local_mem_group_1_d_189_reg_15863 <= local_mem_group_1_d_q1;
        local_mem_group_1_d_190_reg_15868 <= local_mem_group_1_d_1_q1;
        local_mem_group_1_d_191_reg_15873 <= local_mem_group_1_d_2_q1;
        local_mem_group_1_d_192_reg_15878 <= local_mem_group_1_d_3_q1;
        local_mem_group_1_d_193_reg_15883 <= local_mem_group_1_d_4_q1;
        local_mem_group_1_d_194_reg_15888 <= local_mem_group_1_d_5_q1;
        local_mem_group_1_d_195_reg_15893 <= local_mem_group_1_d_6_q1;
        local_mem_group_1_d_196_reg_15898 <= local_mem_group_1_d_7_q1;
        local_mem_group_1_d_197_reg_15903 <= local_mem_group_1_d_8_q1;
        local_mem_group_1_d_207_reg_15908 <= local_mem_group_1_d_q0;
        local_mem_group_1_d_208_reg_15913 <= local_mem_group_1_d_1_q0;
        local_mem_group_1_d_209_reg_15918 <= local_mem_group_1_d_2_q0;
        local_mem_group_1_d_210_reg_15923 <= local_mem_group_1_d_3_q0;
        local_mem_group_1_d_211_reg_15928 <= local_mem_group_1_d_4_q0;
        local_mem_group_1_d_212_reg_15933 <= local_mem_group_1_d_5_q0;
        local_mem_group_1_d_213_reg_15938 <= local_mem_group_1_d_6_q0;
        local_mem_group_1_d_214_reg_15943 <= local_mem_group_1_d_7_q0;
        local_mem_group_1_d_215_reg_15948 <= local_mem_group_1_d_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        local_mem_group_0_d_216_reg_18759 <= local_mem_group_0_d_q1;
        local_mem_group_0_d_217_reg_18764 <= local_mem_group_0_d_1_q1;
        local_mem_group_0_d_218_reg_18769 <= local_mem_group_0_d_2_q1;
        local_mem_group_0_d_219_reg_18774 <= local_mem_group_0_d_3_q1;
        local_mem_group_0_d_220_reg_18779 <= local_mem_group_0_d_4_q1;
        local_mem_group_0_d_221_reg_18784 <= local_mem_group_0_d_5_q1;
        local_mem_group_0_d_222_reg_18789 <= local_mem_group_0_d_6_q1;
        local_mem_group_0_d_223_reg_18794 <= local_mem_group_0_d_7_q1;
        local_mem_group_0_d_224_reg_18799 <= local_mem_group_0_d_8_q1;
        local_mem_group_0_d_252_reg_18804 <= local_mem_group_0_d_q0;
        local_mem_group_0_d_253_reg_18809 <= local_mem_group_0_d_1_q0;
        local_mem_group_0_d_254_reg_18814 <= local_mem_group_0_d_2_q0;
        local_mem_group_0_d_255_reg_18819 <= local_mem_group_0_d_3_q0;
        local_mem_group_0_d_256_reg_18824 <= local_mem_group_0_d_4_q0;
        local_mem_group_0_d_257_reg_18829 <= local_mem_group_0_d_5_q0;
        local_mem_group_0_d_258_reg_18834 <= local_mem_group_0_d_6_q0;
        local_mem_group_0_d_259_reg_18839 <= local_mem_group_0_d_7_q0;
        local_mem_group_0_d_260_reg_18844 <= local_mem_group_0_d_8_q0;
        local_mem_group_1_d_216_reg_18849 <= local_mem_group_1_d_q1;
        local_mem_group_1_d_217_reg_18854 <= local_mem_group_1_d_1_q1;
        local_mem_group_1_d_218_reg_18859 <= local_mem_group_1_d_2_q1;
        local_mem_group_1_d_219_reg_18864 <= local_mem_group_1_d_3_q1;
        local_mem_group_1_d_220_reg_18869 <= local_mem_group_1_d_4_q1;
        local_mem_group_1_d_221_reg_18874 <= local_mem_group_1_d_5_q1;
        local_mem_group_1_d_222_reg_18879 <= local_mem_group_1_d_6_q1;
        local_mem_group_1_d_223_reg_18884 <= local_mem_group_1_d_7_q1;
        local_mem_group_1_d_224_reg_18889 <= local_mem_group_1_d_8_q1;
        local_mem_group_1_d_252_reg_18894 <= local_mem_group_1_d_q0;
        local_mem_group_1_d_253_reg_18899 <= local_mem_group_1_d_1_q0;
        local_mem_group_1_d_254_reg_18904 <= local_mem_group_1_d_2_q0;
        local_mem_group_1_d_255_reg_18909 <= local_mem_group_1_d_3_q0;
        local_mem_group_1_d_256_reg_18914 <= local_mem_group_1_d_4_q0;
        local_mem_group_1_d_257_reg_18919 <= local_mem_group_1_d_5_q0;
        local_mem_group_1_d_258_reg_18924 <= local_mem_group_1_d_6_q0;
        local_mem_group_1_d_259_reg_18929 <= local_mem_group_1_d_7_q0;
        local_mem_group_1_d_260_reg_18934 <= local_mem_group_1_d_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        local_mem_group_0_d_243_reg_15353 <= local_mem_group_0_d_q1;
        local_mem_group_0_d_244_reg_15358 <= local_mem_group_0_d_1_q1;
        local_mem_group_0_d_245_reg_15363 <= local_mem_group_0_d_2_q1;
        local_mem_group_0_d_246_reg_15368 <= local_mem_group_0_d_3_q1;
        local_mem_group_0_d_247_reg_15373 <= local_mem_group_0_d_4_q1;
        local_mem_group_0_d_248_reg_15378 <= local_mem_group_0_d_5_q1;
        local_mem_group_0_d_249_reg_15383 <= local_mem_group_0_d_6_q1;
        local_mem_group_0_d_250_reg_15388 <= local_mem_group_0_d_7_q1;
        local_mem_group_0_d_251_reg_15393 <= local_mem_group_0_d_8_q1;
        local_mem_group_0_d_297_reg_15398 <= local_mem_group_0_d_q0;
        local_mem_group_0_d_298_reg_15403 <= local_mem_group_0_d_1_q0;
        local_mem_group_0_d_299_reg_15408 <= local_mem_group_0_d_2_q0;
        local_mem_group_0_d_300_reg_15413 <= local_mem_group_0_d_3_q0;
        local_mem_group_0_d_301_reg_15418 <= local_mem_group_0_d_4_q0;
        local_mem_group_0_d_302_reg_15423 <= local_mem_group_0_d_5_q0;
        local_mem_group_0_d_303_reg_15428 <= local_mem_group_0_d_6_q0;
        local_mem_group_0_d_304_reg_15433 <= local_mem_group_0_d_7_q0;
        local_mem_group_0_d_305_reg_15438 <= local_mem_group_0_d_8_q0;
        local_mem_group_1_d_243_reg_15443 <= local_mem_group_1_d_q1;
        local_mem_group_1_d_244_reg_15448 <= local_mem_group_1_d_1_q1;
        local_mem_group_1_d_245_reg_15453 <= local_mem_group_1_d_2_q1;
        local_mem_group_1_d_246_reg_15458 <= local_mem_group_1_d_3_q1;
        local_mem_group_1_d_247_reg_15463 <= local_mem_group_1_d_4_q1;
        local_mem_group_1_d_248_reg_15468 <= local_mem_group_1_d_5_q1;
        local_mem_group_1_d_249_reg_15473 <= local_mem_group_1_d_6_q1;
        local_mem_group_1_d_250_reg_15478 <= local_mem_group_1_d_7_q1;
        local_mem_group_1_d_251_reg_15483 <= local_mem_group_1_d_8_q1;
        local_mem_group_1_d_297_reg_15488 <= local_mem_group_1_d_q0;
        local_mem_group_1_d_298_reg_15493 <= local_mem_group_1_d_1_q0;
        local_mem_group_1_d_299_reg_15498 <= local_mem_group_1_d_2_q0;
        local_mem_group_1_d_300_reg_15503 <= local_mem_group_1_d_3_q0;
        local_mem_group_1_d_301_reg_15508 <= local_mem_group_1_d_4_q0;
        local_mem_group_1_d_302_reg_15513 <= local_mem_group_1_d_5_q0;
        local_mem_group_1_d_303_reg_15518 <= local_mem_group_1_d_6_q0;
        local_mem_group_1_d_304_reg_15523 <= local_mem_group_1_d_7_q0;
        local_mem_group_1_d_305_reg_15528 <= local_mem_group_1_d_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_261_reg_16198 <= local_mem_group_0_d_q1;
        local_mem_group_0_d_262_reg_16203 <= local_mem_group_0_d_1_q1;
        local_mem_group_0_d_263_reg_16208 <= local_mem_group_0_d_2_q1;
        local_mem_group_0_d_264_reg_16213 <= local_mem_group_0_d_3_q1;
        local_mem_group_0_d_265_reg_16218 <= local_mem_group_0_d_4_q1;
        local_mem_group_0_d_266_reg_16223 <= local_mem_group_0_d_5_q1;
        local_mem_group_0_d_267_reg_16228 <= local_mem_group_0_d_6_q1;
        local_mem_group_0_d_268_reg_16233 <= local_mem_group_0_d_7_q1;
        local_mem_group_0_d_269_reg_16238 <= local_mem_group_0_d_8_q1;
        local_mem_group_0_d_279_reg_16243 <= local_mem_group_0_d_q0;
        local_mem_group_0_d_280_reg_16248 <= local_mem_group_0_d_1_q0;
        local_mem_group_0_d_281_reg_16253 <= local_mem_group_0_d_2_q0;
        local_mem_group_0_d_282_reg_16258 <= local_mem_group_0_d_3_q0;
        local_mem_group_0_d_283_reg_16263 <= local_mem_group_0_d_4_q0;
        local_mem_group_0_d_284_reg_16268 <= local_mem_group_0_d_5_q0;
        local_mem_group_0_d_285_reg_16273 <= local_mem_group_0_d_6_q0;
        local_mem_group_0_d_286_reg_16278 <= local_mem_group_0_d_7_q0;
        local_mem_group_0_d_287_reg_16283 <= local_mem_group_0_d_8_q0;
        local_mem_group_1_d_261_reg_16288 <= local_mem_group_1_d_q1;
        local_mem_group_1_d_262_reg_16293 <= local_mem_group_1_d_1_q1;
        local_mem_group_1_d_263_reg_16298 <= local_mem_group_1_d_2_q1;
        local_mem_group_1_d_264_reg_16303 <= local_mem_group_1_d_3_q1;
        local_mem_group_1_d_265_reg_16308 <= local_mem_group_1_d_4_q1;
        local_mem_group_1_d_266_reg_16313 <= local_mem_group_1_d_5_q1;
        local_mem_group_1_d_267_reg_16318 <= local_mem_group_1_d_6_q1;
        local_mem_group_1_d_268_reg_16323 <= local_mem_group_1_d_7_q1;
        local_mem_group_1_d_269_reg_16328 <= local_mem_group_1_d_8_q1;
        local_mem_group_1_d_279_reg_16333 <= local_mem_group_1_d_q0;
        local_mem_group_1_d_280_reg_16338 <= local_mem_group_1_d_1_q0;
        local_mem_group_1_d_281_reg_16343 <= local_mem_group_1_d_2_q0;
        local_mem_group_1_d_282_reg_16348 <= local_mem_group_1_d_3_q0;
        local_mem_group_1_d_283_reg_16353 <= local_mem_group_1_d_4_q0;
        local_mem_group_1_d_284_reg_16358 <= local_mem_group_1_d_5_q0;
        local_mem_group_1_d_285_reg_16363 <= local_mem_group_1_d_6_q0;
        local_mem_group_1_d_286_reg_16368 <= local_mem_group_1_d_7_q0;
        local_mem_group_1_d_287_reg_16373 <= local_mem_group_1_d_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_mem_group_0_d_270_reg_18949 <= local_mem_group_0_d_q1;
        local_mem_group_0_d_271_reg_18954 <= local_mem_group_0_d_1_q1;
        local_mem_group_0_d_272_reg_18959 <= local_mem_group_0_d_2_q1;
        local_mem_group_0_d_273_reg_18964 <= local_mem_group_0_d_3_q1;
        local_mem_group_0_d_274_reg_18969 <= local_mem_group_0_d_4_q1;
        local_mem_group_0_d_275_reg_18974 <= local_mem_group_0_d_5_q1;
        local_mem_group_0_d_276_reg_18979 <= local_mem_group_0_d_6_q1;
        local_mem_group_0_d_277_reg_18984 <= local_mem_group_0_d_7_q1;
        local_mem_group_0_d_278_reg_18989 <= local_mem_group_0_d_8_q1;
        local_mem_group_0_d_288_reg_18994 <= local_mem_group_0_d_q0;
        local_mem_group_0_d_289_reg_18999 <= local_mem_group_0_d_1_q0;
        local_mem_group_0_d_290_reg_19004 <= local_mem_group_0_d_2_q0;
        local_mem_group_0_d_291_reg_19009 <= local_mem_group_0_d_3_q0;
        local_mem_group_0_d_292_reg_19014 <= local_mem_group_0_d_4_q0;
        local_mem_group_0_d_293_reg_19019 <= local_mem_group_0_d_5_q0;
        local_mem_group_0_d_294_reg_19024 <= local_mem_group_0_d_6_q0;
        local_mem_group_0_d_295_reg_19029 <= local_mem_group_0_d_7_q0;
        local_mem_group_0_d_296_reg_19034 <= local_mem_group_0_d_8_q0;
        local_mem_group_1_d_270_reg_19039 <= local_mem_group_1_d_q1;
        local_mem_group_1_d_271_reg_19044 <= local_mem_group_1_d_1_q1;
        local_mem_group_1_d_272_reg_19049 <= local_mem_group_1_d_2_q1;
        local_mem_group_1_d_273_reg_19054 <= local_mem_group_1_d_3_q1;
        local_mem_group_1_d_274_reg_19059 <= local_mem_group_1_d_4_q1;
        local_mem_group_1_d_275_reg_19064 <= local_mem_group_1_d_5_q1;
        local_mem_group_1_d_276_reg_19069 <= local_mem_group_1_d_6_q1;
        local_mem_group_1_d_277_reg_19074 <= local_mem_group_1_d_7_q1;
        local_mem_group_1_d_278_reg_19079 <= local_mem_group_1_d_8_q1;
        local_mem_group_1_d_288_reg_19084 <= local_mem_group_1_d_q0;
        local_mem_group_1_d_289_reg_19089 <= local_mem_group_1_d_1_q0;
        local_mem_group_1_d_290_reg_19094 <= local_mem_group_1_d_2_q0;
        local_mem_group_1_d_291_reg_19099 <= local_mem_group_1_d_3_q0;
        local_mem_group_1_d_292_reg_19104 <= local_mem_group_1_d_4_q0;
        local_mem_group_1_d_293_reg_19109 <= local_mem_group_1_d_5_q0;
        local_mem_group_1_d_294_reg_19114 <= local_mem_group_1_d_6_q0;
        local_mem_group_1_d_295_reg_19119 <= local_mem_group_1_d_7_q0;
        local_mem_group_1_d_296_reg_19124 <= local_mem_group_1_d_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul_ln203_reg_14767[10 : 1] <= mul_ln203_fu_5665_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_fu_5418_p3 == 1'd1) & (select_ln80_5_fu_5330_p3 == 1'd0) & (icmp_ln68_fu_5254_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln139_reg_14550[1] <= or_ln139_fu_5488_p2[1];
        shl_ln139_reg_14538[1] <= shl_ln139_fu_5460_p2[1];
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_data_1_load_A == 1'b1)) begin
        outStream_V_data_1_payload_A <= grp_out_stream_merge_fu_3927_outStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_data_1_load_B == 1'b1)) begin
        outStream_V_data_1_payload_B <= grp_out_stream_merge_fu_3927_outStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_dest_V_1_load_A == 1'b1)) begin
        outStream_V_dest_V_1_payload_A <= grp_out_stream_merge_fu_3927_outStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_dest_V_1_load_B == 1'b1)) begin
        outStream_V_dest_V_1_payload_B <= grp_out_stream_merge_fu_3927_outStream_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_id_V_1_load_A == 1'b1)) begin
        outStream_V_id_V_1_payload_A <= grp_out_stream_merge_fu_3927_outStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_id_V_1_load_B == 1'b1)) begin
        outStream_V_id_V_1_payload_B <= grp_out_stream_merge_fu_3927_outStream_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_keep_V_1_load_A == 1'b1)) begin
        outStream_V_keep_V_1_payload_A <= grp_out_stream_merge_fu_3927_outStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_keep_V_1_load_B == 1'b1)) begin
        outStream_V_keep_V_1_payload_B <= grp_out_stream_merge_fu_3927_outStream_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_last_V_1_load_A == 1'b1)) begin
        outStream_V_last_V_1_payload_A <= grp_out_stream_merge_fu_3927_outStream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_last_V_1_load_B == 1'b1)) begin
        outStream_V_last_V_1_payload_B <= grp_out_stream_merge_fu_3927_outStream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_strb_V_1_load_A == 1'b1)) begin
        outStream_V_strb_V_1_payload_A <= grp_out_stream_merge_fu_3927_outStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_strb_V_1_load_B == 1'b1)) begin
        outStream_V_strb_V_1_payload_B <= grp_out_stream_merge_fu_3927_outStream_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_user_V_1_load_A == 1'b1)) begin
        outStream_V_user_V_1_payload_A <= grp_out_stream_merge_fu_3927_outStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((outStream_V_user_V_1_load_B == 1'b1)) begin
        outStream_V_user_V_1_payload_B <= grp_out_stream_merge_fu_3927_outStream_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((((empty_40_reg_14534 == 1'd0) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        reg_4755 <= {{inStream_V_data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_4760 <= grp_window_macc_fu_3883_ap_return;
        reg_4764 <= grp_window_macc_fu_3905_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_4768 <= grp_window_macc_fu_3861_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln130_10_reg_19478 <= select_ln130_10_fu_8269_p3;
        select_ln340_53_reg_19502 <= select_ln340_53_fu_8480_p3;
        select_ln340_59_reg_19508 <= select_ln340_59_fu_8581_p3;
        select_ln340_72_reg_19521 <= select_ln340_72_fu_8829_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        select_ln130_12_reg_19599 <= select_ln130_12_fu_9275_p3;
        select_ln130_14_reg_19623 <= select_ln130_14_fu_9397_p3;
        select_ln340_66_reg_19647 <= select_ln340_66_fu_9608_p3;
        select_ln340_68_reg_19653 <= select_ln340_68_fu_9707_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        select_ln130_2_reg_19229 <= select_ln130_2_fu_6745_p3;
        select_ln340_29_reg_19253 <= select_ln340_29_fu_6956_p3;
        select_ln340_35_reg_19259 <= select_ln340_35_fu_7057_p3;
        select_ln340_41_reg_19265 <= select_ln340_41_fu_7158_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln130_4_reg_19327 <= select_ln130_4_fu_7246_p3;
        select_ln130_6_reg_19351 <= select_ln130_6_fu_7368_p3;
        select_ln340_47_reg_19382 <= select_ln340_47_fu_7726_p3;
        select_ln340_64_reg_19388 <= select_ln340_64_fu_7827_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        select_ln340_16_reg_19210 <= select_ln340_16_fu_6485_p3;
        select_ln340_23_reg_19216 <= select_ln340_23_fu_6586_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln340_70_reg_19776 <= select_ln340_70_fu_10669_p3;
        select_ln340_74_reg_19782 <= select_ln340_74_fu_10768_p3;
        select_ln340_76_reg_19788 <= select_ln340_76_fu_10869_p3;
        select_ln340_78_reg_19794 <= select_ln340_78_fu_10970_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln68_reg_15953 <= select_ln68_fu_5905_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_fu_5254_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln71_2_reg_14527 <= select_ln71_2_fu_5434_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln71_3_reg_14740 <= select_ln71_3_fu_5587_p3;
        select_ln71_4_reg_14746 <= select_ln71_4_fu_5600_p3;
        select_ln71_5_reg_14752 <= select_ln71_5_fu_5613_p3;
        select_ln71_6_reg_14758 <= select_ln71_6_fu_5626_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        sext_ln703_13_reg_14367 <= sext_ln703_13_fu_5017_p1;
        sext_ln703_14_reg_14372 <= sext_ln703_14_fu_5021_p1;
        sext_ln703_15_reg_14377 <= sext_ln703_15_fu_5025_p1;
        sext_ln703_21_reg_14382 <= sext_ln703_21_fu_5029_p1;
        sext_ln703_22_reg_14387 <= sext_ln703_22_fu_5033_p1;
        sext_ln703_23_reg_14392 <= sext_ln703_23_fu_5037_p1;
        sext_ln703_29_reg_14397 <= sext_ln703_29_fu_5041_p1;
        sext_ln703_30_reg_14402 <= sext_ln703_30_fu_5045_p1;
        sext_ln703_31_reg_14407 <= sext_ln703_31_fu_5049_p1;
        sext_ln703_37_reg_14412 <= sext_ln703_37_fu_5053_p1;
        sext_ln703_38_reg_14417 <= sext_ln703_38_fu_5057_p1;
        sext_ln703_39_reg_14422 <= sext_ln703_39_fu_5061_p1;
        sext_ln703_45_reg_14427 <= sext_ln703_45_fu_5065_p1;
        sext_ln703_5_reg_14352 <= sext_ln703_5_fu_5005_p1;
        sext_ln703_6_reg_14357 <= sext_ln703_6_fu_5009_p1;
        sext_ln703_7_reg_14362 <= sext_ln703_7_fu_5013_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1) & (select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        sub0_val_output_V_0_2_fu_760 <= select_ln340_16_fu_6485_p3;
        sub0_val_output_V_1_2_fu_764 <= select_ln340_23_fu_6586_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        sub0_val_output_V_10_2_fu_800 <= select_ln340_68_fu_9707_p3;
        sub0_val_output_V_9_2_fu_796 <= select_ln340_66_fu_9608_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        sub0_val_output_V_11_2_fu_804 <= select_ln340_70_fu_10669_p3;
        sub0_val_output_V_13_2_fu_812 <= select_ln340_74_fu_10768_p3;
        sub0_val_output_V_14_2_fu_816 <= select_ln340_76_fu_10869_p3;
        sub0_val_output_V_15_2_fu_820 <= select_ln340_78_fu_10970_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        sub0_val_output_V_12_2_fu_808 <= select_ln340_72_fu_8829_p3;
        sub0_val_output_V_6_2_fu_784 <= select_ln340_53_fu_8480_p3;
        sub0_val_output_V_7_2_fu_788 <= select_ln340_59_fu_8581_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1) & (select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        sub0_val_output_V_2_2_fu_768 <= select_ln340_29_fu_6956_p3;
        sub0_val_output_V_3_2_fu_772 <= select_ln340_35_fu_7057_p3;
        sub0_val_output_V_4_2_fu_776 <= select_ln340_41_fu_7158_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1) & (select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        sub0_val_output_V_5_2_fu_780 <= select_ln340_47_fu_7726_p3;
        sub0_val_output_V_8_2_fu_792 <= select_ln340_64_fu_7827_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_35_reg_19394 <= grp_window_macc_fu_3883_ap_return;
        tmp_37_reg_19400 <= grp_window_macc_fu_3905_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_41_reg_19527 <= grp_window_macc_fu_3861_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_6_reg_14758 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_dest_V_1_load_reg_19149 <= tmp_dest_V_1_fu_756;
        tmp_id_V_1_load_reg_19144 <= tmp_id_V_1_fu_752;
        tmp_keep_V_1_load_reg_19129 <= tmp_keep_V_1_fu_740;
        tmp_strb_V_1_load_reg_19134 <= tmp_strb_V_1_fu_744;
        tmp_user_V_1_load_reg_19139 <= tmp_user_V_1_fu_748;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_dest_V_6_reg_14046 <= inStream_V_dest_V_0_data_out;
        tmp_id_V_6_reg_14041 <= inStream_V_id_V_0_data_out;
        tmp_keep_V_6_reg_14026 <= inStream_V_keep_V_0_data_out;
        tmp_strb_V_6_reg_14031 <= inStream_V_strb_V_0_data_out;
        tmp_user_V_6_reg_14036 <= inStream_V_user_V_0_data_out;
        trunc_ln203_2_reg_14051 <= trunc_ln203_2_fu_4961_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_dest_V_fu_672 <= inStream_V_dest_V_0_data_out;
        tmp_id_V_fu_668 <= inStream_V_id_V_0_data_out;
        tmp_keep_V_fu_656 <= inStream_V_keep_V_0_data_out;
        tmp_strb_V_fu_660 <= inStream_V_strb_V_0_data_out;
        tmp_user_V_fu_664 <= inStream_V_user_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        window_group_0_0_va_1_reg_17498 <= grp_fork_window_fu_3968_ap_return_1;
        window_group_0_0_va_2_reg_17503 <= grp_fork_window_fu_3968_ap_return_2;
        window_group_0_0_va_3_reg_17508 <= grp_fork_window_fu_3968_ap_return_3;
        window_group_0_0_va_4_reg_17513 <= grp_fork_window_fu_3968_ap_return_4;
        window_group_0_0_va_5_reg_17518 <= grp_fork_window_fu_3968_ap_return_5;
        window_group_0_0_va_6_reg_17523 <= grp_fork_window_fu_3968_ap_return_6;
        window_group_0_0_va_7_reg_17528 <= grp_fork_window_fu_3968_ap_return_7;
        window_group_0_0_va_8_reg_17533 <= grp_fork_window_fu_3968_ap_return_8;
        window_group_0_0_va_reg_17493 <= grp_fork_window_fu_3968_ap_return_0;
        window_group_0_10_v_1_reg_17948 <= grp_fork_window_fu_3968_ap_return_91;
        window_group_0_10_v_2_reg_17953 <= grp_fork_window_fu_3968_ap_return_92;
        window_group_0_10_v_3_reg_17958 <= grp_fork_window_fu_3968_ap_return_93;
        window_group_0_10_v_4_reg_17963 <= grp_fork_window_fu_3968_ap_return_94;
        window_group_0_10_v_5_reg_17968 <= grp_fork_window_fu_3968_ap_return_95;
        window_group_0_10_v_6_reg_17973 <= grp_fork_window_fu_3968_ap_return_96;
        window_group_0_10_v_7_reg_17978 <= grp_fork_window_fu_3968_ap_return_97;
        window_group_0_10_v_8_reg_17983 <= grp_fork_window_fu_3968_ap_return_98;
        window_group_0_10_v_reg_17943 <= grp_fork_window_fu_3968_ap_return_90;
        window_group_0_11_v_1_reg_17993 <= grp_fork_window_fu_3968_ap_return_100;
        window_group_0_11_v_2_reg_17998 <= grp_fork_window_fu_3968_ap_return_101;
        window_group_0_11_v_3_reg_18003 <= grp_fork_window_fu_3968_ap_return_102;
        window_group_0_11_v_4_reg_18008 <= grp_fork_window_fu_3968_ap_return_103;
        window_group_0_11_v_5_reg_18013 <= grp_fork_window_fu_3968_ap_return_104;
        window_group_0_11_v_6_reg_18018 <= grp_fork_window_fu_3968_ap_return_105;
        window_group_0_11_v_7_reg_18023 <= grp_fork_window_fu_3968_ap_return_106;
        window_group_0_11_v_8_reg_18028 <= grp_fork_window_fu_3968_ap_return_107;
        window_group_0_11_v_reg_17988 <= grp_fork_window_fu_3968_ap_return_99;
        window_group_0_12_v_1_reg_18038 <= grp_fork_window_fu_3968_ap_return_109;
        window_group_0_12_v_2_reg_18043 <= grp_fork_window_fu_3968_ap_return_110;
        window_group_0_12_v_3_reg_18048 <= grp_fork_window_fu_3968_ap_return_111;
        window_group_0_12_v_4_reg_18053 <= grp_fork_window_fu_3968_ap_return_112;
        window_group_0_12_v_5_reg_18058 <= grp_fork_window_fu_3968_ap_return_113;
        window_group_0_12_v_6_reg_18063 <= grp_fork_window_fu_3968_ap_return_114;
        window_group_0_12_v_7_reg_18068 <= grp_fork_window_fu_3968_ap_return_115;
        window_group_0_12_v_8_reg_18073 <= grp_fork_window_fu_3968_ap_return_116;
        window_group_0_12_v_reg_18033 <= grp_fork_window_fu_3968_ap_return_108;
        window_group_0_13_v_1_reg_18083 <= grp_fork_window_fu_3968_ap_return_118;
        window_group_0_13_v_2_reg_18088 <= grp_fork_window_fu_3968_ap_return_119;
        window_group_0_13_v_3_reg_18093 <= grp_fork_window_fu_3968_ap_return_120;
        window_group_0_13_v_4_reg_18098 <= grp_fork_window_fu_3968_ap_return_121;
        window_group_0_13_v_5_reg_18103 <= grp_fork_window_fu_3968_ap_return_122;
        window_group_0_13_v_6_reg_18108 <= grp_fork_window_fu_3968_ap_return_123;
        window_group_0_13_v_7_reg_18113 <= grp_fork_window_fu_3968_ap_return_124;
        window_group_0_13_v_8_reg_18118 <= grp_fork_window_fu_3968_ap_return_125;
        window_group_0_13_v_reg_18078 <= grp_fork_window_fu_3968_ap_return_117;
        window_group_0_14_v_1_reg_18128 <= grp_fork_window_fu_3968_ap_return_127;
        window_group_0_14_v_2_reg_18133 <= grp_fork_window_fu_3968_ap_return_128;
        window_group_0_14_v_3_reg_18138 <= grp_fork_window_fu_3968_ap_return_129;
        window_group_0_14_v_4_reg_18143 <= grp_fork_window_fu_3968_ap_return_130;
        window_group_0_14_v_5_reg_18148 <= grp_fork_window_fu_3968_ap_return_131;
        window_group_0_14_v_6_reg_18153 <= grp_fork_window_fu_3968_ap_return_132;
        window_group_0_14_v_7_reg_18158 <= grp_fork_window_fu_3968_ap_return_133;
        window_group_0_14_v_8_reg_18163 <= grp_fork_window_fu_3968_ap_return_134;
        window_group_0_14_v_reg_18123 <= grp_fork_window_fu_3968_ap_return_126;
        window_group_0_15_v_1_reg_18173 <= grp_fork_window_fu_3968_ap_return_136;
        window_group_0_15_v_2_reg_18178 <= grp_fork_window_fu_3968_ap_return_137;
        window_group_0_15_v_3_reg_18183 <= grp_fork_window_fu_3968_ap_return_138;
        window_group_0_15_v_4_reg_18188 <= grp_fork_window_fu_3968_ap_return_139;
        window_group_0_15_v_5_reg_18193 <= grp_fork_window_fu_3968_ap_return_140;
        window_group_0_15_v_6_reg_18198 <= grp_fork_window_fu_3968_ap_return_141;
        window_group_0_15_v_7_reg_18203 <= grp_fork_window_fu_3968_ap_return_142;
        window_group_0_15_v_8_reg_18208 <= grp_fork_window_fu_3968_ap_return_143;
        window_group_0_15_v_reg_18168 <= grp_fork_window_fu_3968_ap_return_135;
        window_group_0_1_va_1_reg_17543 <= grp_fork_window_fu_3968_ap_return_10;
        window_group_0_1_va_2_reg_17548 <= grp_fork_window_fu_3968_ap_return_11;
        window_group_0_1_va_3_reg_17553 <= grp_fork_window_fu_3968_ap_return_12;
        window_group_0_1_va_4_reg_17558 <= grp_fork_window_fu_3968_ap_return_13;
        window_group_0_1_va_5_reg_17563 <= grp_fork_window_fu_3968_ap_return_14;
        window_group_0_1_va_6_reg_17568 <= grp_fork_window_fu_3968_ap_return_15;
        window_group_0_1_va_7_reg_17573 <= grp_fork_window_fu_3968_ap_return_16;
        window_group_0_1_va_8_reg_17578 <= grp_fork_window_fu_3968_ap_return_17;
        window_group_0_1_va_reg_17538 <= grp_fork_window_fu_3968_ap_return_9;
        window_group_0_2_va_1_reg_17588 <= grp_fork_window_fu_3968_ap_return_19;
        window_group_0_2_va_2_reg_17593 <= grp_fork_window_fu_3968_ap_return_20;
        window_group_0_2_va_3_reg_17598 <= grp_fork_window_fu_3968_ap_return_21;
        window_group_0_2_va_4_reg_17603 <= grp_fork_window_fu_3968_ap_return_22;
        window_group_0_2_va_5_reg_17608 <= grp_fork_window_fu_3968_ap_return_23;
        window_group_0_2_va_6_reg_17613 <= grp_fork_window_fu_3968_ap_return_24;
        window_group_0_2_va_7_reg_17618 <= grp_fork_window_fu_3968_ap_return_25;
        window_group_0_2_va_8_reg_17623 <= grp_fork_window_fu_3968_ap_return_26;
        window_group_0_2_va_reg_17583 <= grp_fork_window_fu_3968_ap_return_18;
        window_group_0_3_va_1_reg_17633 <= grp_fork_window_fu_3968_ap_return_28;
        window_group_0_3_va_2_reg_17638 <= grp_fork_window_fu_3968_ap_return_29;
        window_group_0_3_va_3_reg_17643 <= grp_fork_window_fu_3968_ap_return_30;
        window_group_0_3_va_4_reg_17648 <= grp_fork_window_fu_3968_ap_return_31;
        window_group_0_3_va_5_reg_17653 <= grp_fork_window_fu_3968_ap_return_32;
        window_group_0_3_va_6_reg_17658 <= grp_fork_window_fu_3968_ap_return_33;
        window_group_0_3_va_7_reg_17663 <= grp_fork_window_fu_3968_ap_return_34;
        window_group_0_3_va_8_reg_17668 <= grp_fork_window_fu_3968_ap_return_35;
        window_group_0_3_va_reg_17628 <= grp_fork_window_fu_3968_ap_return_27;
        window_group_0_4_va_1_reg_17678 <= grp_fork_window_fu_3968_ap_return_37;
        window_group_0_4_va_2_reg_17683 <= grp_fork_window_fu_3968_ap_return_38;
        window_group_0_4_va_3_reg_17688 <= grp_fork_window_fu_3968_ap_return_39;
        window_group_0_4_va_4_reg_17693 <= grp_fork_window_fu_3968_ap_return_40;
        window_group_0_4_va_5_reg_17698 <= grp_fork_window_fu_3968_ap_return_41;
        window_group_0_4_va_6_reg_17703 <= grp_fork_window_fu_3968_ap_return_42;
        window_group_0_4_va_7_reg_17708 <= grp_fork_window_fu_3968_ap_return_43;
        window_group_0_4_va_8_reg_17713 <= grp_fork_window_fu_3968_ap_return_44;
        window_group_0_4_va_reg_17673 <= grp_fork_window_fu_3968_ap_return_36;
        window_group_0_5_va_1_reg_17723 <= grp_fork_window_fu_3968_ap_return_46;
        window_group_0_5_va_2_reg_17728 <= grp_fork_window_fu_3968_ap_return_47;
        window_group_0_5_va_3_reg_17733 <= grp_fork_window_fu_3968_ap_return_48;
        window_group_0_5_va_4_reg_17738 <= grp_fork_window_fu_3968_ap_return_49;
        window_group_0_5_va_5_reg_17743 <= grp_fork_window_fu_3968_ap_return_50;
        window_group_0_5_va_6_reg_17748 <= grp_fork_window_fu_3968_ap_return_51;
        window_group_0_5_va_7_reg_17753 <= grp_fork_window_fu_3968_ap_return_52;
        window_group_0_5_va_8_reg_17758 <= grp_fork_window_fu_3968_ap_return_53;
        window_group_0_5_va_reg_17718 <= grp_fork_window_fu_3968_ap_return_45;
        window_group_0_6_va_1_reg_17768 <= grp_fork_window_fu_3968_ap_return_55;
        window_group_0_6_va_2_reg_17773 <= grp_fork_window_fu_3968_ap_return_56;
        window_group_0_6_va_3_reg_17778 <= grp_fork_window_fu_3968_ap_return_57;
        window_group_0_6_va_4_reg_17783 <= grp_fork_window_fu_3968_ap_return_58;
        window_group_0_6_va_5_reg_17788 <= grp_fork_window_fu_3968_ap_return_59;
        window_group_0_6_va_6_reg_17793 <= grp_fork_window_fu_3968_ap_return_60;
        window_group_0_6_va_7_reg_17798 <= grp_fork_window_fu_3968_ap_return_61;
        window_group_0_6_va_8_reg_17803 <= grp_fork_window_fu_3968_ap_return_62;
        window_group_0_6_va_reg_17763 <= grp_fork_window_fu_3968_ap_return_54;
        window_group_0_7_va_1_reg_17813 <= grp_fork_window_fu_3968_ap_return_64;
        window_group_0_7_va_2_reg_17818 <= grp_fork_window_fu_3968_ap_return_65;
        window_group_0_7_va_3_reg_17823 <= grp_fork_window_fu_3968_ap_return_66;
        window_group_0_7_va_4_reg_17828 <= grp_fork_window_fu_3968_ap_return_67;
        window_group_0_7_va_5_reg_17833 <= grp_fork_window_fu_3968_ap_return_68;
        window_group_0_7_va_6_reg_17838 <= grp_fork_window_fu_3968_ap_return_69;
        window_group_0_7_va_7_reg_17843 <= grp_fork_window_fu_3968_ap_return_70;
        window_group_0_7_va_8_reg_17848 <= grp_fork_window_fu_3968_ap_return_71;
        window_group_0_7_va_reg_17808 <= grp_fork_window_fu_3968_ap_return_63;
        window_group_0_8_va_1_reg_17858 <= grp_fork_window_fu_3968_ap_return_73;
        window_group_0_8_va_2_reg_17863 <= grp_fork_window_fu_3968_ap_return_74;
        window_group_0_8_va_3_reg_17868 <= grp_fork_window_fu_3968_ap_return_75;
        window_group_0_8_va_4_reg_17873 <= grp_fork_window_fu_3968_ap_return_76;
        window_group_0_8_va_5_reg_17878 <= grp_fork_window_fu_3968_ap_return_77;
        window_group_0_8_va_6_reg_17883 <= grp_fork_window_fu_3968_ap_return_78;
        window_group_0_8_va_7_reg_17888 <= grp_fork_window_fu_3968_ap_return_79;
        window_group_0_8_va_8_reg_17893 <= grp_fork_window_fu_3968_ap_return_80;
        window_group_0_8_va_reg_17853 <= grp_fork_window_fu_3968_ap_return_72;
        window_group_0_9_va_1_reg_17903 <= grp_fork_window_fu_3968_ap_return_82;
        window_group_0_9_va_2_reg_17908 <= grp_fork_window_fu_3968_ap_return_83;
        window_group_0_9_va_3_reg_17913 <= grp_fork_window_fu_3968_ap_return_84;
        window_group_0_9_va_4_reg_17918 <= grp_fork_window_fu_3968_ap_return_85;
        window_group_0_9_va_5_reg_17923 <= grp_fork_window_fu_3968_ap_return_86;
        window_group_0_9_va_6_reg_17928 <= grp_fork_window_fu_3968_ap_return_87;
        window_group_0_9_va_7_reg_17933 <= grp_fork_window_fu_3968_ap_return_88;
        window_group_0_9_va_8_reg_17938 <= grp_fork_window_fu_3968_ap_return_89;
        window_group_0_9_va_reg_17898 <= grp_fork_window_fu_3968_ap_return_81;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        zext_ln142_1_reg_18213[1] <= zext_ln142_1_fu_6142_p1[1];
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        zext_ln142_2_reg_17128[1] <= zext_ln142_2_fu_6080_p1[1];
    end
end

always @ (*) begin
    if ((icmp_ln68_fu_5254_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_col_idx_assign_phi_fu_3791_p4 = select_ln71_2_reg_14527;
    end else begin
        ap_phi_mux_col_idx_assign_phi_fu_3791_p4 = col_idx_assign_reg_3787;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten149_phi_fu_3757_p4 = add_ln68_reg_14456;
    end else begin
        ap_phi_mux_indvar_flatten149_phi_fu_3757_p4 = indvar_flatten149_reg_3753;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_3780_p4 = select_ln71_7_reg_18944;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_3780_p4 = indvar_flatten_reg_3776;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_input_ch_idx_0_phi_fu_3802_p4 = input_ch_idx_reg_18939;
    end else begin
        ap_phi_mux_input_ch_idx_0_phi_fu_3802_p4 = input_ch_idx_0_reg_3798;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_row_idx_0_phi_fu_3768_p4 = select_ln68_reg_15953;
    end else begin
        ap_phi_mux_row_idx_0_phi_fu_3768_p4 = row_idx_0_reg_3764;
    end
end

always @ (*) begin
    if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_32989)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fork_window_fu_3968_window_group_0_val_10 = line_buff_group_0_va_q1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fork_window_fu_3968_window_group_0_val_10 = kernel_window_1_val_29_fu_6021_p3;
        end else begin
            grp_fork_window_fu_3968_window_group_0_val_10 = 'bx;
        end
    end else begin
        grp_fork_window_fu_3968_window_group_0_val_10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_32989)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fork_window_fu_3968_window_group_0_val_11 = kernel_window_0_val_3_reg_16388;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fork_window_fu_3968_window_group_0_val_11 = kernel_window_1_val_30_fu_6030_p3;
        end else begin
            grp_fork_window_fu_3968_window_group_0_val_11 = 'bx;
        end
    end else begin
        grp_fork_window_fu_3968_window_group_0_val_11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_32989)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fork_window_fu_3968_window_group_0_val_12 = kernel_window_0_val_4_reg_16393;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fork_window_fu_3968_window_group_0_val_12 = kernel_window_1_val_31_fu_6038_p3;
        end else begin
            grp_fork_window_fu_3968_window_group_0_val_12 = 'bx;
        end
    end else begin
        grp_fork_window_fu_3968_window_group_0_val_12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_32989)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fork_window_fu_3968_window_group_0_val_13 = line_buff_group_0_va_1_q1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fork_window_fu_3968_window_group_0_val_13 = kernel_window_1_val_32_fu_6046_p3;
        end else begin
            grp_fork_window_fu_3968_window_group_0_val_13 = 'bx;
        end
    end else begin
        grp_fork_window_fu_3968_window_group_0_val_13 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_32989)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fork_window_fu_3968_window_group_0_val_14 = kernel_window_0_val_6_reg_16398;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fork_window_fu_3968_window_group_0_val_14 = kernel_window_1_val_33_fu_6055_p3;
        end else begin
            grp_fork_window_fu_3968_window_group_0_val_14 = 'bx;
        end
    end else begin
        grp_fork_window_fu_3968_window_group_0_val_14 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_32989)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fork_window_fu_3968_window_group_0_val_15 = kernel_window_0_val_7_reg_16403;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fork_window_fu_3968_window_group_0_val_15 = kernel_window_1_val_34_fu_6063_p3;
        end else begin
            grp_fork_window_fu_3968_window_group_0_val_15 = 'bx;
        end
    end else begin
        grp_fork_window_fu_3968_window_group_0_val_15 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_32989)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fork_window_fu_3968_window_group_0_val_16 = line_buff_group_0_va_2_q1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fork_window_fu_3968_window_group_0_val_16 = kernel_window_1_val_35_fu_6071_p3;
        end else begin
            grp_fork_window_fu_3968_window_group_0_val_16 = 'bx;
        end
    end else begin
        grp_fork_window_fu_3968_window_group_0_val_16 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_32989)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fork_window_fu_3968_window_group_0_val_9 = kernel_window_0_val_1_reg_16383;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fork_window_fu_3968_window_group_0_val_9 = kernel_window_1_val_27_fu_6005_p3;
        end else begin
            grp_fork_window_fu_3968_window_group_0_val_9 = 'bx;
        end
    end else begin
        grp_fork_window_fu_3968_window_group_0_val_9 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_32989)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fork_window_fu_3968_window_group_0_val_s = kernel_window_0_val_s_reg_16378;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fork_window_fu_3968_window_group_0_val_s = kernel_window_1_val_28_fu_6013_p3;
        end else begin
            grp_fork_window_fu_3968_window_group_0_val_s = 'bx;
        end
    end else begin
        grp_fork_window_fu_3968_window_group_0_val_s = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_4074_p0 = select_ln71_reg_14502_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_4074_p0 = select_ln71_reg_14502;
    end else begin
        grp_fu_4074_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp3484) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp3483) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp3482) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp3481) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp3480) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_out_stream_merge_fu_3927_ap_ce = 1'b1;
    end else begin
        grp_out_stream_merge_fu_3927_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp1632) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp1977) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1946) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1922) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp1881) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp1902) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1833) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp1749) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_window_macc_fu_3839_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_3839_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read110 = local_mem_group_1_d_217_reg_18854;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read110 = local_mem_group_0_d_271_reg_18954;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read110 = local_mem_group_0_d_181_reg_18404;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read110 = local_mem_group_1_d_244_reg_15448;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read110 = local_mem_group_1_d_172_reg_15073;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read110 = local_mem_group_0_d_244_reg_15358;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_p_read110 = local_mem_group_0_d_163_reg_14983;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read110 = local_mem_group_0_d_172_reg_17318;
    end else begin
        grp_window_macc_fu_3839_p_read110 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read211 = local_mem_group_1_d_218_reg_18859;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read211 = local_mem_group_0_d_272_reg_18959;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read211 = local_mem_group_0_d_182_reg_18409;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read211 = local_mem_group_1_d_245_reg_15453;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read211 = local_mem_group_1_d_173_reg_15078;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read211 = local_mem_group_0_d_245_reg_15363;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_p_read211 = local_mem_group_0_d_164_reg_14988;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read211 = local_mem_group_0_d_173_reg_17323;
    end else begin
        grp_window_macc_fu_3839_p_read211 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read312 = local_mem_group_1_d_219_reg_18864;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read312 = local_mem_group_0_d_273_reg_18964;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read312 = local_mem_group_0_d_183_reg_18414;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read312 = local_mem_group_1_d_246_reg_15458;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read312 = local_mem_group_1_d_174_reg_15083;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read312 = local_mem_group_0_d_246_reg_15368;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_p_read312 = local_mem_group_0_d_165_reg_14993;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read312 = local_mem_group_0_d_174_reg_17328;
    end else begin
        grp_window_macc_fu_3839_p_read312 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read413 = local_mem_group_1_d_220_reg_18869;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read413 = local_mem_group_0_d_274_reg_18969;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read413 = local_mem_group_0_d_184_reg_18419;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read413 = local_mem_group_1_d_247_reg_15463;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read413 = local_mem_group_1_d_175_reg_15088;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read413 = local_mem_group_0_d_247_reg_15373;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_p_read413 = local_mem_group_0_d_166_reg_14998;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read413 = local_mem_group_0_d_175_reg_17333;
    end else begin
        grp_window_macc_fu_3839_p_read413 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read514 = local_mem_group_1_d_221_reg_18874;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read514 = local_mem_group_0_d_275_reg_18974;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read514 = local_mem_group_0_d_185_reg_18424;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read514 = local_mem_group_1_d_248_reg_15468;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read514 = local_mem_group_1_d_176_reg_15093;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read514 = local_mem_group_0_d_248_reg_15378;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_p_read514 = local_mem_group_0_d_167_reg_15003;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read514 = local_mem_group_0_d_176_reg_17338;
    end else begin
        grp_window_macc_fu_3839_p_read514 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read615 = local_mem_group_1_d_222_reg_18879;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read615 = local_mem_group_0_d_276_reg_18979;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read615 = local_mem_group_0_d_186_reg_18429;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read615 = local_mem_group_1_d_249_reg_15473;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read615 = local_mem_group_1_d_177_reg_15098;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read615 = local_mem_group_0_d_249_reg_15383;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_p_read615 = local_mem_group_0_d_168_reg_15008;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read615 = local_mem_group_0_d_177_reg_17343;
    end else begin
        grp_window_macc_fu_3839_p_read615 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read716 = local_mem_group_1_d_223_reg_18884;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read716 = local_mem_group_0_d_277_reg_18984;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read716 = local_mem_group_0_d_187_reg_18434;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read716 = local_mem_group_1_d_250_reg_15478;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read716 = local_mem_group_1_d_178_reg_15103;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read716 = local_mem_group_0_d_250_reg_15388;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_p_read716 = local_mem_group_0_d_169_reg_15013;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read716 = local_mem_group_0_d_178_reg_17348;
    end else begin
        grp_window_macc_fu_3839_p_read716 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read817 = local_mem_group_1_d_224_reg_18889;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read817 = local_mem_group_0_d_278_reg_18989;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read817 = local_mem_group_0_d_188_reg_18439;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read817 = local_mem_group_1_d_251_reg_15483;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read817 = local_mem_group_1_d_179_reg_15108;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read817 = local_mem_group_0_d_251_reg_15393;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_p_read817 = local_mem_group_0_d_170_reg_15018;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read817 = local_mem_group_0_d_179_reg_17353;
    end else begin
        grp_window_macc_fu_3839_p_read817 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read9 = local_mem_group_1_d_216_reg_18849;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read9 = local_mem_group_0_d_270_reg_18949;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read9 = local_mem_group_0_d_180_reg_18399;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read9 = local_mem_group_1_d_243_reg_15443;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read9 = local_mem_group_1_d_171_reg_15068;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read9 = local_mem_group_0_d_243_reg_15353;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_p_read9 = local_mem_group_0_d_162_reg_14978;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_p_read9 = local_mem_group_0_d_171_reg_17313;
    end else begin
        grp_window_macc_fu_3839_p_read9 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_0_val_V_r = window_group_1_11_v_reg_16903;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_0_val_V_r = window_group_1_6_va_reg_16678;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_0_val_V_r = window_group_1_1_va_reg_16453;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_0_val_V_r = window_group_0_12_v_reg_18033;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_0_val_V_r = window_group_0_8_va_reg_17853;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_0_val_V_r = window_group_0_4_va_reg_17673;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_window_0_0_val_V_r = window_group_0_0_va_reg_17493;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_0_val_V_r = window_group_1_0_va_reg_16408;
    end else begin
        grp_window_macc_fu_3839_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_1_val_V_r = window_group_1_11_v_1_reg_16908;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_1_val_V_r = window_group_1_6_va_1_reg_16683;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_1_val_V_r = window_group_1_1_va_1_reg_16458;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_1_val_V_r = window_group_0_12_v_1_reg_18038;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_1_val_V_r = window_group_0_8_va_1_reg_17858;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_1_val_V_r = window_group_0_4_va_1_reg_17678;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_window_0_1_val_V_r = window_group_0_0_va_1_reg_17498;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_1_val_V_r = window_group_1_0_va_1_reg_16413;
    end else begin
        grp_window_macc_fu_3839_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_2_val_V_r = window_group_1_11_v_2_reg_16913;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_2_val_V_r = window_group_1_6_va_2_reg_16688;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_2_val_V_r = window_group_1_1_va_2_reg_16463;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_2_val_V_r = window_group_0_12_v_2_reg_18043;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_2_val_V_r = window_group_0_8_va_2_reg_17863;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_2_val_V_r = window_group_0_4_va_2_reg_17683;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_window_0_2_val_V_r = window_group_0_0_va_2_reg_17503;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_window_0_2_val_V_r = window_group_1_0_va_2_reg_16418;
    end else begin
        grp_window_macc_fu_3839_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_0_val_V_r = window_group_1_11_v_3_reg_16918;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_0_val_V_r = window_group_1_6_va_3_reg_16693;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_0_val_V_r = window_group_1_1_va_3_reg_16468;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_0_val_V_r = window_group_0_12_v_3_reg_18048;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_0_val_V_r = window_group_0_8_va_3_reg_17868;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_0_val_V_r = window_group_0_4_va_3_reg_17688;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_window_1_0_val_V_r = window_group_0_0_va_3_reg_17508;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_0_val_V_r = window_group_1_0_va_3_reg_16423;
    end else begin
        grp_window_macc_fu_3839_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_1_val_V_r = window_group_1_11_v_4_reg_16923;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_1_val_V_r = window_group_1_6_va_4_reg_16698;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_1_val_V_r = window_group_1_1_va_4_reg_16473;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_1_val_V_r = window_group_0_12_v_4_reg_18053;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_1_val_V_r = window_group_0_8_va_4_reg_17873;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_1_val_V_r = window_group_0_4_va_4_reg_17693;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_window_1_1_val_V_r = window_group_0_0_va_4_reg_17513;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_1_val_V_r = window_group_1_0_va_4_reg_16428;
    end else begin
        grp_window_macc_fu_3839_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_2_val_V_r = window_group_1_11_v_5_reg_16928;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_2_val_V_r = window_group_1_6_va_5_reg_16703;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_2_val_V_r = window_group_1_1_va_5_reg_16478;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_2_val_V_r = window_group_0_12_v_5_reg_18058;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_2_val_V_r = window_group_0_8_va_5_reg_17878;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_2_val_V_r = window_group_0_4_va_5_reg_17698;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_window_1_2_val_V_r = window_group_0_0_va_5_reg_17518;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_window_1_2_val_V_r = window_group_1_0_va_5_reg_16433;
    end else begin
        grp_window_macc_fu_3839_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_0_val_V_r = window_group_1_11_v_6_reg_16933;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_0_val_V_r = window_group_1_6_va_6_reg_16708;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_0_val_V_r = window_group_1_1_va_6_reg_16483;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_0_val_V_r = window_group_0_12_v_6_reg_18063;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_0_val_V_r = window_group_0_8_va_6_reg_17883;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_0_val_V_r = window_group_0_4_va_6_reg_17703;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_window_2_0_val_V_r = window_group_0_0_va_6_reg_17523;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_0_val_V_r = window_group_1_0_va_6_reg_16438;
    end else begin
        grp_window_macc_fu_3839_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_1_val_V_r = window_group_1_11_v_7_reg_16938;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_1_val_V_r = window_group_1_6_va_7_reg_16713;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_1_val_V_r = window_group_1_1_va_7_reg_16488;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_1_val_V_r = window_group_0_12_v_7_reg_18068;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_1_val_V_r = window_group_0_8_va_7_reg_17888;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_1_val_V_r = window_group_0_4_va_7_reg_17708;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_window_2_1_val_V_r = window_group_0_0_va_7_reg_17528;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_1_val_V_r = window_group_1_0_va_7_reg_16443;
    end else begin
        grp_window_macc_fu_3839_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2018_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_2_val_V_r = window_group_1_11_v_8_reg_16943;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1958_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_2_val_V_r = window_group_1_6_va_8_reg_16718;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1924_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_2_val_V_r = window_group_1_1_va_8_reg_16493;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1916_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_2_val_V_r = window_group_0_12_v_8_reg_18073;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1890_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_2_val_V_r = window_group_0_8_va_8_reg_17893;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1837_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_2_val_V_r = window_group_0_4_va_8_reg_17713;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1748_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3839_window_2_2_val_V_r = window_group_0_0_va_8_reg_17533;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1632_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3839_window_2_2_val_V_r = window_group_1_0_va_8_reg_16448;
    end else begin
        grp_window_macc_fu_3839_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp1660) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp1992) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1954) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1930) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp1886) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp1907) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1838) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp1762) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_window_macc_fu_3861_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_3861_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read110 = local_mem_group_1_d_253_reg_18899;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read110 = local_mem_group_0_d_289_reg_18999;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read110 = local_mem_group_0_d_199_reg_18449;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read110 = local_mem_group_1_d_262_reg_16293;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read110 = local_mem_group_1_d_190_reg_15868;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read110 = local_mem_group_0_d_262_reg_16203;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_p_read110 = local_mem_group_0_d_190_reg_15778;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read110 = local_mem_group_0_d_235_reg_17363;
    end else begin
        grp_window_macc_fu_3861_p_read110 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read211 = local_mem_group_1_d_254_reg_18904;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read211 = local_mem_group_0_d_290_reg_19004;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read211 = local_mem_group_0_d_200_reg_18454;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read211 = local_mem_group_1_d_263_reg_16298;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read211 = local_mem_group_1_d_191_reg_15873;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read211 = local_mem_group_0_d_263_reg_16208;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_p_read211 = local_mem_group_0_d_191_reg_15783;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read211 = local_mem_group_0_d_236_reg_17368;
    end else begin
        grp_window_macc_fu_3861_p_read211 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read312 = local_mem_group_1_d_255_reg_18909;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read312 = local_mem_group_0_d_291_reg_19009;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read312 = local_mem_group_0_d_201_reg_18459;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read312 = local_mem_group_1_d_264_reg_16303;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read312 = local_mem_group_1_d_192_reg_15878;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read312 = local_mem_group_0_d_264_reg_16213;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_p_read312 = local_mem_group_0_d_192_reg_15788;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read312 = local_mem_group_0_d_237_reg_17373;
    end else begin
        grp_window_macc_fu_3861_p_read312 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read413 = local_mem_group_1_d_256_reg_18914;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read413 = local_mem_group_0_d_292_reg_19014;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read413 = local_mem_group_0_d_202_reg_18464;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read413 = local_mem_group_1_d_265_reg_16308;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read413 = local_mem_group_1_d_193_reg_15883;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read413 = local_mem_group_0_d_265_reg_16218;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_p_read413 = local_mem_group_0_d_193_reg_15793;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read413 = local_mem_group_0_d_238_reg_17378;
    end else begin
        grp_window_macc_fu_3861_p_read413 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read514 = local_mem_group_1_d_257_reg_18919;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read514 = local_mem_group_0_d_293_reg_19019;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read514 = local_mem_group_0_d_203_reg_18469;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read514 = local_mem_group_1_d_266_reg_16313;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read514 = local_mem_group_1_d_194_reg_15888;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read514 = local_mem_group_0_d_266_reg_16223;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_p_read514 = local_mem_group_0_d_194_reg_15798;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read514 = local_mem_group_0_d_239_reg_17383;
    end else begin
        grp_window_macc_fu_3861_p_read514 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read615 = local_mem_group_1_d_258_reg_18924;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read615 = local_mem_group_0_d_294_reg_19024;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read615 = local_mem_group_0_d_204_reg_18474;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read615 = local_mem_group_1_d_267_reg_16318;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read615 = local_mem_group_1_d_195_reg_15893;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read615 = local_mem_group_0_d_267_reg_16228;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_p_read615 = local_mem_group_0_d_195_reg_15803;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read615 = local_mem_group_0_d_240_reg_17388;
    end else begin
        grp_window_macc_fu_3861_p_read615 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read716 = local_mem_group_1_d_259_reg_18929;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read716 = local_mem_group_0_d_295_reg_19029;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read716 = local_mem_group_0_d_205_reg_18479;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read716 = local_mem_group_1_d_268_reg_16323;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read716 = local_mem_group_1_d_196_reg_15898;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read716 = local_mem_group_0_d_268_reg_16233;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_p_read716 = local_mem_group_0_d_196_reg_15808;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read716 = local_mem_group_0_d_241_reg_17393;
    end else begin
        grp_window_macc_fu_3861_p_read716 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read817 = local_mem_group_1_d_260_reg_18934;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read817 = local_mem_group_0_d_296_reg_19034;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read817 = local_mem_group_0_d_206_reg_18484;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read817 = local_mem_group_1_d_269_reg_16328;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read817 = local_mem_group_1_d_197_reg_15903;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read817 = local_mem_group_0_d_269_reg_16238;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_p_read817 = local_mem_group_0_d_197_reg_15813;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read817 = local_mem_group_0_d_242_reg_17398;
    end else begin
        grp_window_macc_fu_3861_p_read817 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read9 = local_mem_group_1_d_252_reg_18894;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read9 = local_mem_group_0_d_288_reg_18994;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read9 = local_mem_group_0_d_198_reg_18444;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read9 = local_mem_group_1_d_261_reg_16288;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read9 = local_mem_group_1_d_189_reg_15863;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read9 = local_mem_group_0_d_261_reg_16198;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_p_read9 = local_mem_group_0_d_189_reg_15773;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_p_read9 = local_mem_group_0_d_234_reg_17358;
    end else begin
        grp_window_macc_fu_3861_p_read9 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_0_val_V_r = window_group_1_13_v_reg_16993;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_0_val_V_r = window_group_1_7_va_reg_16723;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_0_val_V_r = window_group_1_2_va_reg_16498;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_0_val_V_r = window_group_0_13_v_reg_18078;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_0_val_V_r = window_group_0_9_va_reg_17898;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_0_val_V_r = window_group_0_5_va_reg_17718;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_window_0_0_val_V_r = window_group_0_1_va_reg_17538;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_0_val_V_r = window_group_1_4_va_reg_16588;
    end else begin
        grp_window_macc_fu_3861_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_1_val_V_r = window_group_1_13_v_1_reg_16998;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_1_val_V_r = window_group_1_7_va_1_reg_16728;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_1_val_V_r = window_group_1_2_va_1_reg_16503;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_1_val_V_r = window_group_0_13_v_1_reg_18083;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_1_val_V_r = window_group_0_9_va_1_reg_17903;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_1_val_V_r = window_group_0_5_va_1_reg_17723;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_window_0_1_val_V_r = window_group_0_1_va_1_reg_17543;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_1_val_V_r = window_group_1_4_va_1_reg_16593;
    end else begin
        grp_window_macc_fu_3861_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_2_val_V_r = window_group_1_13_v_2_reg_17003;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_2_val_V_r = window_group_1_7_va_2_reg_16733;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_2_val_V_r = window_group_1_2_va_2_reg_16508;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_2_val_V_r = window_group_0_13_v_2_reg_18088;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_2_val_V_r = window_group_0_9_va_2_reg_17908;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_2_val_V_r = window_group_0_5_va_2_reg_17728;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_window_0_2_val_V_r = window_group_0_1_va_2_reg_17548;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_window_0_2_val_V_r = window_group_1_4_va_2_reg_16598;
    end else begin
        grp_window_macc_fu_3861_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_0_val_V_r = window_group_1_13_v_3_reg_17008;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_0_val_V_r = window_group_1_7_va_3_reg_16738;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_0_val_V_r = window_group_1_2_va_3_reg_16513;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_0_val_V_r = window_group_0_13_v_3_reg_18093;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_0_val_V_r = window_group_0_9_va_3_reg_17913;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_0_val_V_r = window_group_0_5_va_3_reg_17733;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_window_1_0_val_V_r = window_group_0_1_va_3_reg_17553;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_0_val_V_r = window_group_1_4_va_3_reg_16603;
    end else begin
        grp_window_macc_fu_3861_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_1_val_V_r = window_group_1_13_v_4_reg_17013;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_1_val_V_r = window_group_1_7_va_4_reg_16743;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_1_val_V_r = window_group_1_2_va_4_reg_16518;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_1_val_V_r = window_group_0_13_v_4_reg_18098;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_1_val_V_r = window_group_0_9_va_4_reg_17918;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_1_val_V_r = window_group_0_5_va_4_reg_17738;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_window_1_1_val_V_r = window_group_0_1_va_4_reg_17558;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_1_val_V_r = window_group_1_4_va_4_reg_16608;
    end else begin
        grp_window_macc_fu_3861_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_2_val_V_r = window_group_1_13_v_5_reg_17018;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_2_val_V_r = window_group_1_7_va_5_reg_16748;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_2_val_V_r = window_group_1_2_va_5_reg_16523;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_2_val_V_r = window_group_0_13_v_5_reg_18103;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_2_val_V_r = window_group_0_9_va_5_reg_17923;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_2_val_V_r = window_group_0_5_va_5_reg_17743;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_window_1_2_val_V_r = window_group_0_1_va_5_reg_17563;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_window_1_2_val_V_r = window_group_1_4_va_5_reg_16613;
    end else begin
        grp_window_macc_fu_3861_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_0_val_V_r = window_group_1_13_v_6_reg_17023;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_0_val_V_r = window_group_1_7_va_6_reg_16753;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_0_val_V_r = window_group_1_2_va_6_reg_16528;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_0_val_V_r = window_group_0_13_v_6_reg_18108;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_0_val_V_r = window_group_0_9_va_6_reg_17928;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_0_val_V_r = window_group_0_5_va_6_reg_17748;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_window_2_0_val_V_r = window_group_0_1_va_6_reg_17568;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_0_val_V_r = window_group_1_4_va_6_reg_16618;
    end else begin
        grp_window_macc_fu_3861_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_1_val_V_r = window_group_1_13_v_7_reg_17028;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_1_val_V_r = window_group_1_7_va_7_reg_16758;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_1_val_V_r = window_group_1_2_va_7_reg_16533;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_1_val_V_r = window_group_0_13_v_7_reg_18113;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_1_val_V_r = window_group_0_9_va_7_reg_17933;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_1_val_V_r = window_group_0_5_va_7_reg_17753;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_window_2_1_val_V_r = window_group_0_1_va_7_reg_17573;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_1_val_V_r = window_group_1_4_va_7_reg_16623;
    end else begin
        grp_window_macc_fu_3861_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2029_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_2_val_V_r = window_group_1_13_v_8_reg_17033;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1960_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_2_val_V_r = window_group_1_7_va_8_reg_16763;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1926_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_2_val_V_r = window_group_1_2_va_8_reg_16538;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1918_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_2_val_V_r = window_group_0_13_v_8_reg_18118;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1892_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_2_val_V_r = window_group_0_9_va_8_reg_17938;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1839_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_2_val_V_r = window_group_0_5_va_8_reg_17758;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1750_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3861_window_2_2_val_V_r = window_group_0_1_va_8_reg_17578;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1660_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3861_window_2_2_val_V_r = window_group_1_4_va_8_reg_16628;
    end else begin
        grp_window_macc_fu_3861_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp1670) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp2007) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1962) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1936) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp1891) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp1912) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1860) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp1790) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_window_macc_fu_3883_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_3883_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read110 = local_mem_group_1_d_271_reg_19044;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read110 = local_mem_group_1_d_181_reg_18494;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read110 = local_mem_group_0_d_217_reg_18764;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read110 = local_mem_group_1_d_280_reg_16338;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read110 = local_mem_group_1_d_208_reg_15913;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read110 = local_mem_group_0_d_280_reg_16248;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_p_read110 = local_mem_group_0_d_208_reg_15823;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read110 = local_mem_group_1_d_163_reg_17408;
    end else begin
        grp_window_macc_fu_3883_p_read110 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read211 = local_mem_group_1_d_272_reg_19049;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read211 = local_mem_group_1_d_182_reg_18499;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read211 = local_mem_group_0_d_218_reg_18769;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read211 = local_mem_group_1_d_281_reg_16343;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read211 = local_mem_group_1_d_209_reg_15918;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read211 = local_mem_group_0_d_281_reg_16253;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_p_read211 = local_mem_group_0_d_209_reg_15828;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read211 = local_mem_group_1_d_164_reg_17413;
    end else begin
        grp_window_macc_fu_3883_p_read211 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read312 = local_mem_group_1_d_273_reg_19054;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read312 = local_mem_group_1_d_183_reg_18504;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read312 = local_mem_group_0_d_219_reg_18774;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read312 = local_mem_group_1_d_282_reg_16348;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read312 = local_mem_group_1_d_210_reg_15923;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read312 = local_mem_group_0_d_282_reg_16258;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_p_read312 = local_mem_group_0_d_210_reg_15833;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read312 = local_mem_group_1_d_165_reg_17418;
    end else begin
        grp_window_macc_fu_3883_p_read312 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read413 = local_mem_group_1_d_274_reg_19059;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read413 = local_mem_group_1_d_184_reg_18509;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read413 = local_mem_group_0_d_220_reg_18779;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read413 = local_mem_group_1_d_283_reg_16353;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read413 = local_mem_group_1_d_211_reg_15928;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read413 = local_mem_group_0_d_283_reg_16263;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_p_read413 = local_mem_group_0_d_211_reg_15838;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read413 = local_mem_group_1_d_166_reg_17423;
    end else begin
        grp_window_macc_fu_3883_p_read413 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read514 = local_mem_group_1_d_275_reg_19064;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read514 = local_mem_group_1_d_185_reg_18514;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read514 = local_mem_group_0_d_221_reg_18784;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read514 = local_mem_group_1_d_284_reg_16358;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read514 = local_mem_group_1_d_212_reg_15933;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read514 = local_mem_group_0_d_284_reg_16268;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_p_read514 = local_mem_group_0_d_212_reg_15843;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read514 = local_mem_group_1_d_167_reg_17428;
    end else begin
        grp_window_macc_fu_3883_p_read514 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read615 = local_mem_group_1_d_276_reg_19069;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read615 = local_mem_group_1_d_186_reg_18519;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read615 = local_mem_group_0_d_222_reg_18789;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read615 = local_mem_group_1_d_285_reg_16363;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read615 = local_mem_group_1_d_213_reg_15938;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read615 = local_mem_group_0_d_285_reg_16273;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_p_read615 = local_mem_group_0_d_213_reg_15848;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read615 = local_mem_group_1_d_168_reg_17433;
    end else begin
        grp_window_macc_fu_3883_p_read615 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read716 = local_mem_group_1_d_277_reg_19074;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read716 = local_mem_group_1_d_187_reg_18524;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read716 = local_mem_group_0_d_223_reg_18794;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read716 = local_mem_group_1_d_286_reg_16368;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read716 = local_mem_group_1_d_214_reg_15943;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read716 = local_mem_group_0_d_286_reg_16278;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_p_read716 = local_mem_group_0_d_214_reg_15853;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read716 = local_mem_group_1_d_169_reg_17438;
    end else begin
        grp_window_macc_fu_3883_p_read716 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read817 = local_mem_group_1_d_278_reg_19079;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read817 = local_mem_group_1_d_188_reg_18529;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read817 = local_mem_group_0_d_224_reg_18799;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read817 = local_mem_group_1_d_287_reg_16373;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read817 = local_mem_group_1_d_215_reg_15948;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read817 = local_mem_group_0_d_287_reg_16283;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_p_read817 = local_mem_group_0_d_215_reg_15858;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read817 = local_mem_group_1_d_170_reg_17443;
    end else begin
        grp_window_macc_fu_3883_p_read817 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read9 = local_mem_group_1_d_270_reg_19039;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read9 = local_mem_group_1_d_180_reg_18489;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read9 = local_mem_group_0_d_216_reg_18759;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read9 = local_mem_group_1_d_279_reg_16333;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read9 = local_mem_group_1_d_207_reg_15908;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read9 = local_mem_group_0_d_279_reg_16243;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_p_read9 = local_mem_group_0_d_207_reg_15818;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_p_read9 = local_mem_group_1_d_162_reg_17403;
    end else begin
        grp_window_macc_fu_3883_p_read9 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_0_val_V_r = window_group_1_14_v_reg_17038;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_0_val_V_r = window_group_1_9_va_reg_16813;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_0_val_V_r = window_group_1_3_va_reg_16543;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_0_val_V_r = window_group_0_14_v_reg_18123;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_0_val_V_r = window_group_0_10_v_reg_17943;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_0_val_V_r = window_group_0_6_va_reg_17763;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_window_0_0_val_V_r = window_group_0_2_va_reg_17583;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_0_val_V_r = window_group_1_8_va_reg_16768;
    end else begin
        grp_window_macc_fu_3883_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_1_val_V_r = window_group_1_14_v_1_reg_17043;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_1_val_V_r = window_group_1_9_va_1_reg_16818;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_1_val_V_r = window_group_1_3_va_1_reg_16548;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_1_val_V_r = window_group_0_14_v_1_reg_18128;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_1_val_V_r = window_group_0_10_v_1_reg_17948;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_1_val_V_r = window_group_0_6_va_1_reg_17768;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_window_0_1_val_V_r = window_group_0_2_va_1_reg_17588;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_1_val_V_r = window_group_1_8_va_1_reg_16773;
    end else begin
        grp_window_macc_fu_3883_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_2_val_V_r = window_group_1_14_v_2_reg_17048;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_2_val_V_r = window_group_1_9_va_2_reg_16823;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_2_val_V_r = window_group_1_3_va_2_reg_16553;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_2_val_V_r = window_group_0_14_v_2_reg_18133;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_2_val_V_r = window_group_0_10_v_2_reg_17953;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_2_val_V_r = window_group_0_6_va_2_reg_17773;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_window_0_2_val_V_r = window_group_0_2_va_2_reg_17593;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_window_0_2_val_V_r = window_group_1_8_va_2_reg_16778;
    end else begin
        grp_window_macc_fu_3883_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_0_val_V_r = window_group_1_14_v_3_reg_17053;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_0_val_V_r = window_group_1_9_va_3_reg_16828;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_0_val_V_r = window_group_1_3_va_3_reg_16558;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_0_val_V_r = window_group_0_14_v_3_reg_18138;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_0_val_V_r = window_group_0_10_v_3_reg_17958;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_0_val_V_r = window_group_0_6_va_3_reg_17778;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_window_1_0_val_V_r = window_group_0_2_va_3_reg_17598;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_0_val_V_r = window_group_1_8_va_3_reg_16783;
    end else begin
        grp_window_macc_fu_3883_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_1_val_V_r = window_group_1_14_v_4_reg_17058;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_1_val_V_r = window_group_1_9_va_4_reg_16833;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_1_val_V_r = window_group_1_3_va_4_reg_16563;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_1_val_V_r = window_group_0_14_v_4_reg_18143;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_1_val_V_r = window_group_0_10_v_4_reg_17963;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_1_val_V_r = window_group_0_6_va_4_reg_17783;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_window_1_1_val_V_r = window_group_0_2_va_4_reg_17603;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_1_val_V_r = window_group_1_8_va_4_reg_16788;
    end else begin
        grp_window_macc_fu_3883_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_2_val_V_r = window_group_1_14_v_5_reg_17063;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_2_val_V_r = window_group_1_9_va_5_reg_16838;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_2_val_V_r = window_group_1_3_va_5_reg_16568;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_2_val_V_r = window_group_0_14_v_5_reg_18148;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_2_val_V_r = window_group_0_10_v_5_reg_17968;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_2_val_V_r = window_group_0_6_va_5_reg_17788;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_window_1_2_val_V_r = window_group_0_2_va_5_reg_17608;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_window_1_2_val_V_r = window_group_1_8_va_5_reg_16793;
    end else begin
        grp_window_macc_fu_3883_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_0_val_V_r = window_group_1_14_v_6_reg_17068;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_0_val_V_r = window_group_1_9_va_6_reg_16843;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_0_val_V_r = window_group_1_3_va_6_reg_16573;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_0_val_V_r = window_group_0_14_v_6_reg_18153;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_0_val_V_r = window_group_0_10_v_6_reg_17973;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_0_val_V_r = window_group_0_6_va_6_reg_17793;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_window_2_0_val_V_r = window_group_0_2_va_6_reg_17613;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_0_val_V_r = window_group_1_8_va_6_reg_16798;
    end else begin
        grp_window_macc_fu_3883_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_1_val_V_r = window_group_1_14_v_7_reg_17073;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_1_val_V_r = window_group_1_9_va_7_reg_16848;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_1_val_V_r = window_group_1_3_va_7_reg_16578;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_1_val_V_r = window_group_0_14_v_7_reg_18158;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_1_val_V_r = window_group_0_10_v_7_reg_17978;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_1_val_V_r = window_group_0_6_va_7_reg_17798;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_window_2_1_val_V_r = window_group_0_2_va_7_reg_17618;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_1_val_V_r = window_group_1_8_va_7_reg_16803;
    end else begin
        grp_window_macc_fu_3883_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2031_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_2_val_V_r = window_group_1_14_v_8_reg_17078;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1964_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_2_val_V_r = window_group_1_9_va_8_reg_16853;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1928_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_2_val_V_r = window_group_1_3_va_8_reg_16583;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1919_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_2_val_V_r = window_group_0_14_v_8_reg_18163;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1893_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_2_val_V_r = window_group_0_10_v_8_reg_17983;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1840_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_2_val_V_r = window_group_0_6_va_8_reg_17803;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1751_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3883_window_2_2_val_V_r = window_group_0_2_va_8_reg_17623;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1670_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3883_window_2_2_val_V_r = window_group_1_8_va_8_reg_16808;
    end else begin
        grp_window_macc_fu_3883_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp1698) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp2022) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp1969) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp1941) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp1895) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp1917) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1861) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp1800) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_window_macc_fu_3905_ap_ce = 1'b1;
    end else begin
        grp_window_macc_fu_3905_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read110 = local_mem_group_1_d_289_reg_19089;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read110 = local_mem_group_1_d_199_reg_18539;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read110 = local_mem_group_0_d_253_reg_18809;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read110 = local_mem_group_1_d_298_reg_15493;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read110 = local_mem_group_1_d_226_reg_15118;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read110 = local_mem_group_0_d_298_reg_15403;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_p_read110 = local_mem_group_0_d_226_reg_15028;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read110 = local_mem_group_1_d_235_reg_17453;
    end else begin
        grp_window_macc_fu_3905_p_read110 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read211 = local_mem_group_1_d_290_reg_19094;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read211 = local_mem_group_1_d_200_reg_18544;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read211 = local_mem_group_0_d_254_reg_18814;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read211 = local_mem_group_1_d_299_reg_15498;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read211 = local_mem_group_1_d_227_reg_15123;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read211 = local_mem_group_0_d_299_reg_15408;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_p_read211 = local_mem_group_0_d_227_reg_15033;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read211 = local_mem_group_1_d_236_reg_17458;
    end else begin
        grp_window_macc_fu_3905_p_read211 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read312 = local_mem_group_1_d_291_reg_19099;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read312 = local_mem_group_1_d_201_reg_18549;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read312 = local_mem_group_0_d_255_reg_18819;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read312 = local_mem_group_1_d_300_reg_15503;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read312 = local_mem_group_1_d_228_reg_15128;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read312 = local_mem_group_0_d_300_reg_15413;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_p_read312 = local_mem_group_0_d_228_reg_15038;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read312 = local_mem_group_1_d_237_reg_17463;
    end else begin
        grp_window_macc_fu_3905_p_read312 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read413 = local_mem_group_1_d_292_reg_19104;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read413 = local_mem_group_1_d_202_reg_18554;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read413 = local_mem_group_0_d_256_reg_18824;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read413 = local_mem_group_1_d_301_reg_15508;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read413 = local_mem_group_1_d_229_reg_15133;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read413 = local_mem_group_0_d_301_reg_15418;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_p_read413 = local_mem_group_0_d_229_reg_15043;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read413 = local_mem_group_1_d_238_reg_17468;
    end else begin
        grp_window_macc_fu_3905_p_read413 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read514 = local_mem_group_1_d_293_reg_19109;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read514 = local_mem_group_1_d_203_reg_18559;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read514 = local_mem_group_0_d_257_reg_18829;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read514 = local_mem_group_1_d_302_reg_15513;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read514 = local_mem_group_1_d_230_reg_15138;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read514 = local_mem_group_0_d_302_reg_15423;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_p_read514 = local_mem_group_0_d_230_reg_15048;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read514 = local_mem_group_1_d_239_reg_17473;
    end else begin
        grp_window_macc_fu_3905_p_read514 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read615 = local_mem_group_1_d_294_reg_19114;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read615 = local_mem_group_1_d_204_reg_18564;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read615 = local_mem_group_0_d_258_reg_18834;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read615 = local_mem_group_1_d_303_reg_15518;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read615 = local_mem_group_1_d_231_reg_15143;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read615 = local_mem_group_0_d_303_reg_15428;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_p_read615 = local_mem_group_0_d_231_reg_15053;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read615 = local_mem_group_1_d_240_reg_17478;
    end else begin
        grp_window_macc_fu_3905_p_read615 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read716 = local_mem_group_1_d_295_reg_19119;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read716 = local_mem_group_1_d_205_reg_18569;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read716 = local_mem_group_0_d_259_reg_18839;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read716 = local_mem_group_1_d_304_reg_15523;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read716 = local_mem_group_1_d_232_reg_15148;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read716 = local_mem_group_0_d_304_reg_15433;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_p_read716 = local_mem_group_0_d_232_reg_15058;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read716 = local_mem_group_1_d_241_reg_17483;
    end else begin
        grp_window_macc_fu_3905_p_read716 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read817 = local_mem_group_1_d_296_reg_19124;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read817 = local_mem_group_1_d_206_reg_18574;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read817 = local_mem_group_0_d_260_reg_18844;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read817 = local_mem_group_1_d_305_reg_15528;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read817 = local_mem_group_1_d_233_reg_15153;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read817 = local_mem_group_0_d_305_reg_15438;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_p_read817 = local_mem_group_0_d_233_reg_15063;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read817 = local_mem_group_1_d_242_reg_17488;
    end else begin
        grp_window_macc_fu_3905_p_read817 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read9 = local_mem_group_1_d_288_reg_19084;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read9 = local_mem_group_1_d_198_reg_18534;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read9 = local_mem_group_0_d_252_reg_18804;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read9 = local_mem_group_1_d_297_reg_15488;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read9 = local_mem_group_1_d_225_reg_15113;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read9 = local_mem_group_0_d_297_reg_15398;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_p_read9 = local_mem_group_0_d_225_reg_15023;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_p_read9 = local_mem_group_1_d_234_reg_17448;
    end else begin
        grp_window_macc_fu_3905_p_read9 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_0_val_V_r = window_group_1_15_v_reg_17083;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_0_val_V_r = window_group_1_10_v_reg_16858;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_0_val_V_r = window_group_1_5_va_reg_16633;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_0_val_V_r = window_group_0_15_v_reg_18168;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_0_val_V_r = window_group_0_11_v_reg_17988;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_0_val_V_r = window_group_0_7_va_reg_17808;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_window_0_0_val_V_r = window_group_0_3_va_reg_17628;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_0_val_V_r = window_group_1_12_v_reg_16948;
    end else begin
        grp_window_macc_fu_3905_window_0_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_1_val_V_r = window_group_1_15_v_1_reg_17088;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_1_val_V_r = window_group_1_10_v_1_reg_16863;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_1_val_V_r = window_group_1_5_va_1_reg_16638;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_1_val_V_r = window_group_0_15_v_1_reg_18173;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_1_val_V_r = window_group_0_11_v_1_reg_17993;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_1_val_V_r = window_group_0_7_va_1_reg_17813;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_window_0_1_val_V_r = window_group_0_3_va_1_reg_17633;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_1_val_V_r = window_group_1_12_v_1_reg_16953;
    end else begin
        grp_window_macc_fu_3905_window_0_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_2_val_V_r = window_group_1_15_v_2_reg_17093;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_2_val_V_r = window_group_1_10_v_2_reg_16868;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_2_val_V_r = window_group_1_5_va_2_reg_16643;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_2_val_V_r = window_group_0_15_v_2_reg_18178;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_2_val_V_r = window_group_0_11_v_2_reg_17998;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_2_val_V_r = window_group_0_7_va_2_reg_17818;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_window_0_2_val_V_r = window_group_0_3_va_2_reg_17638;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_window_0_2_val_V_r = window_group_1_12_v_2_reg_16958;
    end else begin
        grp_window_macc_fu_3905_window_0_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_0_val_V_r = window_group_1_15_v_3_reg_17098;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_0_val_V_r = window_group_1_10_v_3_reg_16873;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_0_val_V_r = window_group_1_5_va_3_reg_16648;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_0_val_V_r = window_group_0_15_v_3_reg_18183;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_0_val_V_r = window_group_0_11_v_3_reg_18003;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_0_val_V_r = window_group_0_7_va_3_reg_17823;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_window_1_0_val_V_r = window_group_0_3_va_3_reg_17643;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_0_val_V_r = window_group_1_12_v_3_reg_16963;
    end else begin
        grp_window_macc_fu_3905_window_1_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_1_val_V_r = window_group_1_15_v_4_reg_17103;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_1_val_V_r = window_group_1_10_v_4_reg_16878;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_1_val_V_r = window_group_1_5_va_4_reg_16653;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_1_val_V_r = window_group_0_15_v_4_reg_18188;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_1_val_V_r = window_group_0_11_v_4_reg_18008;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_1_val_V_r = window_group_0_7_va_4_reg_17828;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_window_1_1_val_V_r = window_group_0_3_va_4_reg_17648;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_1_val_V_r = window_group_1_12_v_4_reg_16968;
    end else begin
        grp_window_macc_fu_3905_window_1_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_2_val_V_r = window_group_1_15_v_5_reg_17108;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_2_val_V_r = window_group_1_10_v_5_reg_16883;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_2_val_V_r = window_group_1_5_va_5_reg_16658;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_2_val_V_r = window_group_0_15_v_5_reg_18193;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_2_val_V_r = window_group_0_11_v_5_reg_18013;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_2_val_V_r = window_group_0_7_va_5_reg_17833;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_window_1_2_val_V_r = window_group_0_3_va_5_reg_17653;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_window_1_2_val_V_r = window_group_1_12_v_5_reg_16973;
    end else begin
        grp_window_macc_fu_3905_window_1_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_0_val_V_r = window_group_1_15_v_6_reg_17113;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_0_val_V_r = window_group_1_10_v_6_reg_16888;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_0_val_V_r = window_group_1_5_va_6_reg_16663;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_0_val_V_r = window_group_0_15_v_6_reg_18198;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_0_val_V_r = window_group_0_11_v_6_reg_18018;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_0_val_V_r = window_group_0_7_va_6_reg_17838;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_window_2_0_val_V_r = window_group_0_3_va_6_reg_17658;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_0_val_V_r = window_group_1_12_v_6_reg_16978;
    end else begin
        grp_window_macc_fu_3905_window_2_0_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_1_val_V_r = window_group_1_15_v_7_reg_17118;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_1_val_V_r = window_group_1_10_v_7_reg_16893;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_1_val_V_r = window_group_1_5_va_7_reg_16668;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_1_val_V_r = window_group_0_15_v_7_reg_18203;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_1_val_V_r = window_group_0_11_v_7_reg_18023;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_1_val_V_r = window_group_0_7_va_7_reg_17843;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_window_2_1_val_V_r = window_group_0_3_va_7_reg_17663;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_1_val_V_r = window_group_1_12_v_7_reg_16983;
    end else begin
        grp_window_macc_fu_3905_window_2_1_val_V_r = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_predicate_op2033_call_state22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_2_val_V_r = window_group_1_15_v_8_reg_17123;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_predicate_op1966_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_2_val_V_r = window_group_1_10_v_8_reg_16898;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_predicate_op1932_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_2_val_V_r = window_group_1_5_va_8_reg_16673;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_predicate_op1920_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_2_val_V_r = window_group_0_15_v_8_reg_18208;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op1894_call_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_2_val_V_r = window_group_0_11_v_8_reg_18028;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op1850_call_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_2_val_V_r = window_group_0_7_va_8_reg_17848;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_predicate_op1752_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_window_macc_fu_3905_window_2_2_val_V_r = window_group_0_3_va_8_reg_17668;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_predicate_op1698_call_state15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_window_macc_fu_3905_window_2_2_val_V_r = window_group_1_12_v_8_reg_16988;
    end else begin
        grp_window_macc_fu_3905_window_2_2_val_V_r = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (empty_40_reg_14534 == 1'd0) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        inStream_TDATA_blk_n = inStream_V_data_0_state[1'd0];
    end else begin
        inStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op572_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        inStream_V_data_0_ack_out = 1'b1;
    end else begin
        inStream_V_data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_data_0_sel == 1'b1)) begin
        inStream_V_data_0_data_out = inStream_V_data_0_payload_B;
    end else begin
        inStream_V_data_0_data_out = inStream_V_data_0_payload_A;
    end
end

always @ (*) begin
    if ((((ap_predicate_op572_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        inStream_V_dest_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_dest_V_0_sel == 1'b1)) begin
        inStream_V_dest_V_0_data_out = inStream_V_dest_V_0_payload_B;
    end else begin
        inStream_V_dest_V_0_data_out = inStream_V_dest_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((ap_predicate_op572_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        inStream_V_id_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_id_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_id_V_0_sel == 1'b1)) begin
        inStream_V_id_V_0_data_out = inStream_V_id_V_0_payload_B;
    end else begin
        inStream_V_id_V_0_data_out = inStream_V_id_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((ap_predicate_op572_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        inStream_V_keep_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_keep_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_keep_V_0_sel == 1'b1)) begin
        inStream_V_keep_V_0_data_out = inStream_V_keep_V_0_payload_B;
    end else begin
        inStream_V_keep_V_0_data_out = inStream_V_keep_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((ap_predicate_op572_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        inStream_V_strb_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_strb_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_strb_V_0_sel == 1'b1)) begin
        inStream_V_strb_V_0_data_out = inStream_V_strb_V_0_payload_B;
    end else begin
        inStream_V_strb_V_0_data_out = inStream_V_strb_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((ap_predicate_op572_read_state10 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        inStream_V_user_V_0_ack_out = 1'b1;
    end else begin
        inStream_V_user_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((inStream_V_user_V_0_sel == 1'b1)) begin
        inStream_V_user_V_0_data_out = inStream_V_user_V_0_payload_B;
    end else begin
        inStream_V_user_V_0_data_out = inStream_V_user_V_0_payload_A;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_1_address0 = line_buff_group_0_va_8_reg_15543;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_0_va_1_address0 = line_buff_group_0_va_7_reg_15163;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_0_va_1_address0 = sext_ln203_1_fu_5735_p1;
        end else begin
            line_buff_group_0_va_1_address0 = 'bx;
        end
    end else begin
        line_buff_group_0_va_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_0_va_1_address1 = line_buff_group_0_va_10_reg_15963;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_1_address1 = line_buff_group_0_va_9_reg_15548;
        end else begin
            line_buff_group_0_va_1_address1 = 'bx;
        end
    end else begin
        line_buff_group_0_va_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_0_va_1_ce0 = 1'b1;
    end else begin
        line_buff_group_0_va_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buff_group_0_va_1_ce1 = 1'b1;
    end else begin
        line_buff_group_0_va_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buff_group_0_va_1_we0 = 1'b1;
    end else begin
        line_buff_group_0_va_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_2_address0 = line_buff_group_0_va_12_reg_15553;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_0_va_2_address0 = line_buff_group_0_va_11_reg_15168;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_0_va_2_address0 = sext_ln203_1_fu_5735_p1;
        end else begin
            line_buff_group_0_va_2_address0 = 'bx;
        end
    end else begin
        line_buff_group_0_va_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_0_va_2_address1 = line_buff_group_0_va_14_reg_15968;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_2_address1 = line_buff_group_0_va_13_reg_15558;
        end else begin
            line_buff_group_0_va_2_address1 = 'bx;
        end
    end else begin
        line_buff_group_0_va_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_0_va_2_ce0 = 1'b1;
    end else begin
        line_buff_group_0_va_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buff_group_0_va_2_ce1 = 1'b1;
    end else begin
        line_buff_group_0_va_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buff_group_0_va_2_we0 = 1'b1;
    end else begin
        line_buff_group_0_va_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_address0 = line_buff_group_0_va_4_reg_15533;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_0_va_address0 = sext_ln203_1_reg_15158;
        end else begin
            line_buff_group_0_va_address0 = 'bx;
        end
    end else begin
        line_buff_group_0_va_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            line_buff_group_0_va_address1 = line_buff_group_0_va_6_reg_15958;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_0_va_address1 = line_buff_group_0_va_5_reg_15538;
        end else begin
            line_buff_group_0_va_address1 = 'bx;
        end
    end else begin
        line_buff_group_0_va_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buff_group_0_va_ce0 = 1'b1;
    end else begin
        line_buff_group_0_va_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buff_group_0_va_ce1 = 1'b1;
    end else begin
        line_buff_group_0_va_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        line_buff_group_0_va_we0 = 1'b1;
    end else begin
        line_buff_group_0_va_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_1_address0 = zext_ln71_3_fu_5807_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_1_va_1_address0 = line_buff_group_1_va_7_reg_14788;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            line_buff_group_1_va_1_address0 = zext_ln71_1_fu_5582_p1;
        end else begin
            line_buff_group_1_va_1_address0 = 'bx;
        end
    end else begin
        line_buff_group_1_va_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_1_va_1_address1 = zext_ln71_7_fu_5914_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_1_address1 = zext_ln71_5_fu_5815_p1;
        end else begin
            line_buff_group_1_va_1_address1 = 'bx;
        end
    end else begin
        line_buff_group_1_va_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        line_buff_group_1_va_1_ce0 = 1'b1;
    end else begin
        line_buff_group_1_va_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buff_group_1_va_1_ce1 = 1'b1;
    end else begin
        line_buff_group_1_va_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_1_va_1_we0 = 1'b1;
    end else begin
        line_buff_group_1_va_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_2_address0 = zext_ln71_3_fu_5807_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_1_va_2_address0 = line_buff_group_1_va_9_reg_14793;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            line_buff_group_1_va_2_address0 = zext_ln71_1_fu_5582_p1;
        end else begin
            line_buff_group_1_va_2_address0 = 'bx;
        end
    end else begin
        line_buff_group_1_va_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_1_va_2_address1 = zext_ln71_7_fu_5914_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_2_address1 = zext_ln71_5_fu_5815_p1;
        end else begin
            line_buff_group_1_va_2_address1 = 'bx;
        end
    end else begin
        line_buff_group_1_va_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        line_buff_group_1_va_2_ce0 = 1'b1;
    end else begin
        line_buff_group_1_va_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buff_group_1_va_2_ce1 = 1'b1;
    end else begin
        line_buff_group_1_va_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_1_va_2_we0 = 1'b1;
    end else begin
        line_buff_group_1_va_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_address0 = sext_ln216_fu_5825_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            line_buff_group_1_va_address0 = sext_ln203_1_fu_5735_p1;
        end else begin
            line_buff_group_1_va_address0 = 'bx;
        end
    end else begin
        line_buff_group_1_va_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            line_buff_group_1_va_address1 = zext_ln216_fu_5924_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            line_buff_group_1_va_address1 = sext_ln216_1_fu_5838_p1;
        end else begin
            line_buff_group_1_va_address1 = 'bx;
        end
    end else begin
        line_buff_group_1_va_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        line_buff_group_1_va_ce0 = 1'b1;
    end else begin
        line_buff_group_1_va_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        line_buff_group_1_va_ce1 = 1'b1;
    end else begin
        line_buff_group_1_va_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        line_buff_group_1_va_we0 = 1'b1;
    end else begin
        line_buff_group_1_va_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_0_d_1_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_1_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_1_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_1_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_1_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_0_d_1_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_0_d_1_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_0_d_1_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_0_d_1_address0 = local_mem_group_0_d_10_reg_13921;
    end else begin
        local_mem_group_0_d_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_0_d_1_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_0_d_1_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_0_d_1_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_0_d_1_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_0_d_1_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_0_d_1_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_0_d_1_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_0_d_1_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_0_d_1_address1 = 'bx;
        end
    end else begin
        local_mem_group_0_d_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_0_d_1_ce0 = 1'b1;
    end else begin
        local_mem_group_0_d_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_0_d_1_ce1 = 1'b1;
    end else begin
        local_mem_group_0_d_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln203_reg_13808 == 1'd1) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln53_fu_4914_p2 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_0_d_1_we0 = 1'b1;
    end else begin
        local_mem_group_0_d_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_0_d_2_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_2_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_2_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_2_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_2_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_0_d_2_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_0_d_2_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_0_d_2_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_0_d_2_address0 = local_mem_group_0_d_11_reg_13926;
    end else begin
        local_mem_group_0_d_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_0_d_2_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_0_d_2_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_0_d_2_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_0_d_2_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_0_d_2_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_0_d_2_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_0_d_2_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_0_d_2_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_0_d_2_address1 = 'bx;
        end
    end else begin
        local_mem_group_0_d_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_0_d_2_ce0 = 1'b1;
    end else begin
        local_mem_group_0_d_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_0_d_2_ce1 = 1'b1;
    end else begin
        local_mem_group_0_d_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln203_reg_13808 == 1'd1) & (icmp_ln48_fu_4888_p2 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_0_d_2_we0 = 1'b1;
    end else begin
        local_mem_group_0_d_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_0_d_3_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_3_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_3_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_3_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_3_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_0_d_3_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_0_d_3_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_0_d_3_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_0_d_3_address0 = local_mem_group_0_d_12_reg_13931;
    end else begin
        local_mem_group_0_d_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_0_d_3_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_0_d_3_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_0_d_3_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_0_d_3_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_0_d_3_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_0_d_3_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_0_d_3_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_0_d_3_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_0_d_3_address1 = 'bx;
        end
    end else begin
        local_mem_group_0_d_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_0_d_3_ce0 = 1'b1;
    end else begin
        local_mem_group_0_d_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_0_d_3_ce1 = 1'b1;
    end else begin
        local_mem_group_0_d_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln203_reg_13808 == 1'd1) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln53_fu_4914_p2 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_0_d_3_we0 = 1'b1;
    end else begin
        local_mem_group_0_d_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_0_d_4_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_4_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_4_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_4_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_4_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_0_d_4_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_0_d_4_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_0_d_4_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_0_d_4_address0 = local_mem_group_0_d_13_reg_13936;
    end else begin
        local_mem_group_0_d_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_0_d_4_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_0_d_4_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_0_d_4_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_0_d_4_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_0_d_4_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_0_d_4_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_0_d_4_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_0_d_4_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_0_d_4_address1 = 'bx;
        end
    end else begin
        local_mem_group_0_d_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_0_d_4_ce0 = 1'b1;
    end else begin
        local_mem_group_0_d_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_0_d_4_ce1 = 1'b1;
    end else begin
        local_mem_group_0_d_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln203_reg_13808 == 1'd1) & (icmp_ln48_fu_4888_p2 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_0_d_4_we0 = 1'b1;
    end else begin
        local_mem_group_0_d_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_0_d_5_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_5_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_5_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_5_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_5_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_0_d_5_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_0_d_5_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_0_d_5_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_0_d_5_address0 = local_mem_group_0_d_14_reg_13941;
    end else begin
        local_mem_group_0_d_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_0_d_5_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_0_d_5_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_0_d_5_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_0_d_5_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_0_d_5_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_0_d_5_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_0_d_5_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_0_d_5_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_0_d_5_address1 = 'bx;
        end
    end else begin
        local_mem_group_0_d_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_0_d_5_ce0 = 1'b1;
    end else begin
        local_mem_group_0_d_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_0_d_5_ce1 = 1'b1;
    end else begin
        local_mem_group_0_d_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln203_reg_13808 == 1'd1) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln53_fu_4914_p2 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_0_d_5_we0 = 1'b1;
    end else begin
        local_mem_group_0_d_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_0_d_6_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_6_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_6_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_6_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_6_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_0_d_6_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_0_d_6_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_0_d_6_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_0_d_6_address0 = local_mem_group_0_d_15_reg_13946;
    end else begin
        local_mem_group_0_d_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_0_d_6_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_0_d_6_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_0_d_6_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_0_d_6_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_0_d_6_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_0_d_6_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_0_d_6_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_0_d_6_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_0_d_6_address1 = 'bx;
        end
    end else begin
        local_mem_group_0_d_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_0_d_6_ce0 = 1'b1;
    end else begin
        local_mem_group_0_d_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_0_d_6_ce1 = 1'b1;
    end else begin
        local_mem_group_0_d_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln203_reg_13808 == 1'd1) & (icmp_ln48_fu_4888_p2 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_0_d_6_we0 = 1'b1;
    end else begin
        local_mem_group_0_d_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_0_d_7_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_7_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_7_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_7_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_7_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_0_d_7_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_0_d_7_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_0_d_7_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_0_d_7_address0 = local_mem_group_0_d_16_reg_13951;
    end else begin
        local_mem_group_0_d_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_0_d_7_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_0_d_7_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_0_d_7_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_0_d_7_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_0_d_7_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_0_d_7_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_0_d_7_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_0_d_7_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_0_d_7_address1 = 'bx;
        end
    end else begin
        local_mem_group_0_d_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_0_d_7_ce0 = 1'b1;
    end else begin
        local_mem_group_0_d_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_0_d_7_ce1 = 1'b1;
    end else begin
        local_mem_group_0_d_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd0) & ~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd1) & ~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd2) & ~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln203_reg_13808 == 1'd1) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln53_fu_4914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_0_d_7_we0 = 1'b1;
    end else begin
        local_mem_group_0_d_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_0_d_8_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_8_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_8_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_8_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_8_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_0_d_8_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_0_d_8_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_0_d_8_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_0_d_8_address0 = local_mem_group_0_d_17_reg_13956;
    end else begin
        local_mem_group_0_d_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_0_d_8_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_0_d_8_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_0_d_8_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_0_d_8_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_0_d_8_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_0_d_8_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_0_d_8_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_0_d_8_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_0_d_8_address1 = 'bx;
        end
    end else begin
        local_mem_group_0_d_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_0_d_8_ce0 = 1'b1;
    end else begin
        local_mem_group_0_d_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_0_d_8_ce1 = 1'b1;
    end else begin
        local_mem_group_0_d_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd0) & ~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd1) & ~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd2) & ~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd3) & ~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln203_reg_13808 == 1'd1) & (icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_0_d_8_we0 = 1'b1;
    end else begin
        local_mem_group_0_d_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_0_d_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_0_d_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_0_d_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_0_d_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_0_d_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_0_d_address0 = local_mem_group_0_d_9_reg_13916;
    end else begin
        local_mem_group_0_d_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_0_d_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_0_d_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_0_d_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_0_d_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_0_d_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_0_d_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_0_d_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_0_d_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_0_d_address1 = 'bx;
        end
    end else begin
        local_mem_group_0_d_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_0_d_ce0 = 1'b1;
    end else begin
        local_mem_group_0_d_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_0_d_ce1 = 1'b1;
    end else begin
        local_mem_group_0_d_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln203_reg_13808 == 1'd1) & (icmp_ln48_fu_4888_p2 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_0_d_we0 = 1'b1;
    end else begin
        local_mem_group_0_d_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_1_d_1_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_1_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_1_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_1_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_1_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_1_d_1_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_1_d_1_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_1_d_1_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_1_d_1_address0 = local_mem_group_1_d_10_reg_13966;
    end else begin
        local_mem_group_1_d_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_1_d_1_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_1_d_1_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_1_d_1_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_1_d_1_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_1_d_1_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_1_d_1_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_1_d_1_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_1_d_1_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_1_d_1_address1 = 'bx;
        end
    end else begin
        local_mem_group_1_d_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_1_d_1_ce0 = 1'b1;
    end else begin
        local_mem_group_1_d_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_1_d_1_ce1 = 1'b1;
    end else begin
        local_mem_group_1_d_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln53_fu_4914_p2 == 1'd0) & (icmp_ln203_reg_13808 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_1_d_1_we0 = 1'b1;
    end else begin
        local_mem_group_1_d_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_1_d_2_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_2_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_2_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_2_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_2_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_1_d_2_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_1_d_2_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_1_d_2_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_1_d_2_address0 = local_mem_group_1_d_11_reg_13971;
    end else begin
        local_mem_group_1_d_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_1_d_2_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_1_d_2_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_1_d_2_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_1_d_2_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_1_d_2_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_1_d_2_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_1_d_2_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_1_d_2_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_1_d_2_address1 = 'bx;
        end
    end else begin
        local_mem_group_1_d_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_1_d_2_ce0 = 1'b1;
    end else begin
        local_mem_group_1_d_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_1_d_2_ce1 = 1'b1;
    end else begin
        local_mem_group_1_d_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln203_reg_13808 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_1_d_2_we0 = 1'b1;
    end else begin
        local_mem_group_1_d_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_1_d_3_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_3_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_3_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_3_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_3_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_1_d_3_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_1_d_3_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_1_d_3_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_1_d_3_address0 = local_mem_group_1_d_12_reg_13976;
    end else begin
        local_mem_group_1_d_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_1_d_3_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_1_d_3_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_1_d_3_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_1_d_3_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_1_d_3_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_1_d_3_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_1_d_3_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_1_d_3_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_1_d_3_address1 = 'bx;
        end
    end else begin
        local_mem_group_1_d_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_1_d_3_ce0 = 1'b1;
    end else begin
        local_mem_group_1_d_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_1_d_3_ce1 = 1'b1;
    end else begin
        local_mem_group_1_d_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln53_fu_4914_p2 == 1'd0) & (icmp_ln203_reg_13808 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_1_d_3_we0 = 1'b1;
    end else begin
        local_mem_group_1_d_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_1_d_4_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_4_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_4_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_4_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_4_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_1_d_4_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_1_d_4_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_1_d_4_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_1_d_4_address0 = local_mem_group_1_d_13_reg_13981;
    end else begin
        local_mem_group_1_d_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_1_d_4_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_1_d_4_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_1_d_4_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_1_d_4_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_1_d_4_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_1_d_4_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_1_d_4_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_1_d_4_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_1_d_4_address1 = 'bx;
        end
    end else begin
        local_mem_group_1_d_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_1_d_4_ce0 = 1'b1;
    end else begin
        local_mem_group_1_d_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_1_d_4_ce1 = 1'b1;
    end else begin
        local_mem_group_1_d_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln203_reg_13808 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_1_d_4_we0 = 1'b1;
    end else begin
        local_mem_group_1_d_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_1_d_5_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_5_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_5_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_5_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_5_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_1_d_5_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_1_d_5_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_1_d_5_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_1_d_5_address0 = local_mem_group_1_d_14_reg_13986;
    end else begin
        local_mem_group_1_d_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_1_d_5_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_1_d_5_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_1_d_5_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_1_d_5_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_1_d_5_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_1_d_5_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_1_d_5_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_1_d_5_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_1_d_5_address1 = 'bx;
        end
    end else begin
        local_mem_group_1_d_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_1_d_5_ce0 = 1'b1;
    end else begin
        local_mem_group_1_d_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_1_d_5_ce1 = 1'b1;
    end else begin
        local_mem_group_1_d_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln53_fu_4914_p2 == 1'd0) & (icmp_ln203_reg_13808 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd2) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_1_d_5_we0 = 1'b1;
    end else begin
        local_mem_group_1_d_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_1_d_6_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_6_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_6_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_6_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_6_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_1_d_6_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_1_d_6_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_1_d_6_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_1_d_6_address0 = local_mem_group_1_d_15_reg_13991;
    end else begin
        local_mem_group_1_d_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_1_d_6_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_1_d_6_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_1_d_6_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_1_d_6_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_1_d_6_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_1_d_6_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_1_d_6_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_1_d_6_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_1_d_6_address1 = 'bx;
        end
    end else begin
        local_mem_group_1_d_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_1_d_6_ce0 = 1'b1;
    end else begin
        local_mem_group_1_d_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_1_d_6_ce1 = 1'b1;
    end else begin
        local_mem_group_1_d_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln203_reg_13808 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_1_d_6_we0 = 1'b1;
    end else begin
        local_mem_group_1_d_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_1_d_7_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_7_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_7_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_7_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_7_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_1_d_7_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_1_d_7_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_1_d_7_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_1_d_7_address0 = local_mem_group_1_d_16_reg_13996;
    end else begin
        local_mem_group_1_d_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_1_d_7_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_1_d_7_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_1_d_7_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_1_d_7_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_1_d_7_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_1_d_7_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_1_d_7_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_1_d_7_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_1_d_7_address1 = 'bx;
        end
    end else begin
        local_mem_group_1_d_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_1_d_7_ce0 = 1'b1;
    end else begin
        local_mem_group_1_d_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_1_d_7_ce1 = 1'b1;
    end else begin
        local_mem_group_1_d_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd0) & ~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd1) & ~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd2) & ~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln53_fu_4914_p2 == 1'd0) & (icmp_ln203_reg_13808 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_1_d_7_we0 = 1'b1;
    end else begin
        local_mem_group_1_d_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_1_d_8_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_8_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_8_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_8_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_8_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_1_d_8_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_1_d_8_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_1_d_8_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_1_d_8_address0 = local_mem_group_1_d_17_reg_14001;
    end else begin
        local_mem_group_1_d_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_1_d_8_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_1_d_8_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_1_d_8_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_1_d_8_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_1_d_8_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_1_d_8_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_1_d_8_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_1_d_8_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_1_d_8_address1 = 'bx;
        end
    end else begin
        local_mem_group_1_d_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_1_d_8_ce0 = 1'b1;
    end else begin
        local_mem_group_1_d_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_1_d_8_ce1 = 1'b1;
    end else begin
        local_mem_group_1_d_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd0) & ~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd1) & ~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd2) & ~(ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd3) & ~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln203_reg_13808 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_1_d_8_we0 = 1'b1;
    end else begin
        local_mem_group_1_d_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        local_mem_group_1_d_address0 = zext_ln142_9_fu_6232_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_address0 = zext_ln142_7_fu_6178_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_address0 = zext_ln142_5_fu_6120_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_address0 = tmp_55_fu_5953_p3;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_mem_group_1_d_address0 = zext_ln139_7_fu_5883_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_group_1_d_address0 = zext_ln139_5_fu_5782_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_mem_group_1_d_address0 = tmp_54_fu_5702_p3;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_mem_group_1_d_address0 = zext_ln139_fu_5466_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_mem_group_1_d_address0 = local_mem_group_1_d_9_reg_13961;
    end else begin
        local_mem_group_1_d_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            local_mem_group_1_d_address1 = zext_ln142_8_fu_6205_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            local_mem_group_1_d_address1 = zext_ln142_6_fu_6150_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            local_mem_group_1_d_address1 = zext_ln142_4_fu_6092_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            local_mem_group_1_d_address1 = zext_ln142_fu_5932_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            local_mem_group_1_d_address1 = zext_ln139_6_fu_5855_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            local_mem_group_1_d_address1 = zext_ln139_4_fu_5754_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            local_mem_group_1_d_address1 = tmp_53_fu_5674_p4;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            local_mem_group_1_d_address1 = tmp_52_fu_5494_p3;
        end else begin
            local_mem_group_1_d_address1 = 'bx;
        end
    end else begin
        local_mem_group_1_d_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | (~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (1'b1 == ap_CS_fsm_state5)))) begin
        local_mem_group_1_d_ce0 = 1'b1;
    end else begin
        local_mem_group_1_d_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        local_mem_group_1_d_ce1 = 1'b1;
    end else begin
        local_mem_group_1_d_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (icmp_ln203_reg_13808 == 1'd0) & (ap_phi_mux_j_0_phi_fu_3690_p4 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        local_mem_group_1_d_we0 = 1'b1;
    end else begin
        local_mem_group_1_d_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        outStream_TDATA_blk_n = grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n;
    end else begin
        outStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((outStream_V_data_1_sel == 1'b1)) begin
        outStream_V_data_1_data_out = outStream_V_data_1_payload_B;
    end else begin
        outStream_V_data_1_data_out = outStream_V_data_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_dest_V_1_sel == 1'b1)) begin
        outStream_V_dest_V_1_data_out = outStream_V_dest_V_1_payload_B;
    end else begin
        outStream_V_dest_V_1_data_out = outStream_V_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_id_V_1_sel == 1'b1)) begin
        outStream_V_id_V_1_data_out = outStream_V_id_V_1_payload_B;
    end else begin
        outStream_V_id_V_1_data_out = outStream_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_keep_V_1_sel == 1'b1)) begin
        outStream_V_keep_V_1_data_out = outStream_V_keep_V_1_payload_B;
    end else begin
        outStream_V_keep_V_1_data_out = outStream_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_last_V_1_sel == 1'b1)) begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_B;
    end else begin
        outStream_V_last_V_1_data_out = outStream_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_strb_V_1_sel == 1'b1)) begin
        outStream_V_strb_V_1_data_out = outStream_V_strb_V_1_payload_B;
    end else begin
        outStream_V_strb_V_1_data_out = outStream_V_strb_V_1_payload_A;
    end
end

always @ (*) begin
    if ((outStream_V_user_V_1_sel == 1'b1)) begin
        outStream_V_user_V_1_data_out = outStream_V_user_V_1_payload_B;
    end else begin
        outStream_V_user_V_1_data_out = outStream_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_stream_group_0_s_read = grp_out_stream_merge_fu_3927_out_stream_group_0_V_V_read;
    end else begin
        out_stream_group_0_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3394_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_0_s_write = 1'b1;
    end else begin
        out_stream_group_0_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_10_read = grp_out_stream_merge_fu_3927_out_stream_group_10_V_V_read;
    end else begin
        out_stream_group_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3414_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_10_write = 1'b1;
    end else begin
        out_stream_group_10_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_stream_group_11_read = grp_out_stream_merge_fu_3927_out_stream_group_11_V_V_read;
    end else begin
        out_stream_group_11_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3416_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_11_write = 1'b1;
    end else begin
        out_stream_group_11_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_12_read = grp_out_stream_merge_fu_3927_out_stream_group_12_V_V_read;
    end else begin
        out_stream_group_12_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3418_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_12_write = 1'b1;
    end else begin
        out_stream_group_12_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_stream_group_13_read = grp_out_stream_merge_fu_3927_out_stream_group_13_V_V_read;
    end else begin
        out_stream_group_13_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3420_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_13_write = 1'b1;
    end else begin
        out_stream_group_13_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_14_read = grp_out_stream_merge_fu_3927_out_stream_group_14_V_V_read;
    end else begin
        out_stream_group_14_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3474_write_state34 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_14_write = 1'b1;
    end else begin
        out_stream_group_14_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_stream_group_15_read = grp_out_stream_merge_fu_3927_out_stream_group_15_V_V_read;
    end else begin
        out_stream_group_15_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3476_write_state34 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        out_stream_group_15_write = 1'b1;
    end else begin
        out_stream_group_15_write = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_stream_group_1_s_read = grp_out_stream_merge_fu_3927_out_stream_group_1_V_V_read;
    end else begin
        out_stream_group_1_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3396_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_1_s_write = 1'b1;
    end else begin
        out_stream_group_1_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_2_s_read = grp_out_stream_merge_fu_3927_out_stream_group_2_V_V_read;
    end else begin
        out_stream_group_2_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3398_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_2_s_write = 1'b1;
    end else begin
        out_stream_group_2_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_stream_group_3_s_read = grp_out_stream_merge_fu_3927_out_stream_group_3_V_V_read;
    end else begin
        out_stream_group_3_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3400_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_3_s_write = 1'b1;
    end else begin
        out_stream_group_3_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_4_s_read = grp_out_stream_merge_fu_3927_out_stream_group_4_V_V_read;
    end else begin
        out_stream_group_4_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3402_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_4_s_write = 1'b1;
    end else begin
        out_stream_group_4_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_stream_group_5_s_read = grp_out_stream_merge_fu_3927_out_stream_group_5_V_V_read;
    end else begin
        out_stream_group_5_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3404_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_5_s_write = 1'b1;
    end else begin
        out_stream_group_5_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_stream_group_6_s_read = grp_out_stream_merge_fu_3927_out_stream_group_6_V_V_read;
    end else begin
        out_stream_group_6_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3406_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_6_s_write = 1'b1;
    end else begin
        out_stream_group_6_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_stream_group_7_s_read = grp_out_stream_merge_fu_3927_out_stream_group_7_V_V_read;
    end else begin
        out_stream_group_7_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3408_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_7_s_write = 1'b1;
    end else begin
        out_stream_group_7_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_stream_group_8_s_read = grp_out_stream_merge_fu_3927_out_stream_group_8_V_V_read;
    end else begin
        out_stream_group_8_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3410_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_8_s_write = 1'b1;
    end else begin
        out_stream_group_8_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3) & (select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_stream_group_9_s_read = grp_out_stream_merge_fu_3927_out_stream_group_9_V_V_read;
    end else begin
        out_stream_group_9_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op3412_write_state33 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_group_9_s_write = 1'b1;
    end else begin
        out_stream_group_9_s_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((ap_phi_mux_phi_ln12_phi_fu_3657_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln43_fu_4793_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln45_fu_4845_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln48_fu_4888_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0)) & (icmp_ln61_fu_4945_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln68_fu_5254_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln68_fu_5254_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((~((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0)) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else if (((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state40 : begin
            if ((~((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activated_output_0_s_fu_7988_p3 = ((tmp_60_fu_7836_p3[0:0] === 1'b1) ? select_ln340_17_fu_7980_p3 : select_ln340_20_reg_19222);

assign activated_output_10_fu_12591_p3 = ((tmp_180_fu_12439_p3[0:0] === 1'b1) ? select_ln340_48_fu_12583_p3 : select_ln340_69_reg_19866);

assign activated_output_11_fu_12750_p3 = ((tmp_192_fu_12598_p3[0:0] === 1'b1) ? select_ln340_51_fu_12742_p3 : select_ln340_71_reg_19984);

assign activated_output_12_fu_12949_p3 = ((tmp_204_fu_12797_p3[0:0] === 1'b1) ? select_ln340_54_fu_12941_p3 : select_ln340_73_reg_19659);

assign activated_output_13_fu_13108_p3 = ((tmp_216_fu_12956_p3[0:0] === 1'b1) ? select_ln340_57_fu_13100_p3 : select_ln340_75_reg_20015);

assign activated_output_14_fu_13307_p3 = ((tmp_228_fu_13155_p3[0:0] === 1'b1) ? select_ln340_60_fu_13299_p3 : select_ln340_77_reg_20022);

assign activated_output_15_fu_13466_p3 = ((tmp_240_fu_13314_p3[0:0] === 1'b1) ? select_ln340_63_fu_13458_p3 : select_ln340_79_reg_20029);

assign activated_output_1_s_fu_8147_p3 = ((tmp_72_fu_7995_p3[0:0] === 1'b1) ? select_ln340_21_fu_8139_p3 : select_ln340_26_reg_19296);

assign activated_output_2_s_fu_9010_p3 = ((tmp_84_fu_8858_p3[0:0] === 1'b1) ? select_ln340_24_fu_9002_p3 : select_ln340_32_reg_19416);

assign activated_output_3_s_fu_9179_p3 = ((tmp_96_fu_9027_p3[0:0] === 1'b1) ? select_ln340_27_fu_9171_p3 : select_ln340_38_reg_19447);

assign activated_output_4_s_fu_10015_p3 = ((tmp_108_fu_9863_p3[0:0] === 1'b1) ? select_ln340_30_fu_10007_p3 : select_ln340_44_reg_19375);

assign activated_output_5_s_fu_10174_p3 = ((tmp_120_fu_10022_p3[0:0] === 1'b1) ? select_ln340_33_fu_10166_p3 : select_ln340_50_reg_19568);

assign activated_output_6_s_fu_11131_p3 = ((tmp_132_fu_10979_p3[0:0] === 1'b1) ? select_ln340_36_fu_11123_p3 : select_ln340_56_reg_19676);

assign activated_output_7_s_fu_11290_p3 = ((tmp_144_fu_11138_p3[0:0] === 1'b1) ? select_ln340_39_fu_11282_p3 : select_ln340_62_reg_19707);

assign activated_output_8_s_fu_12092_p3 = ((tmp_156_fu_11940_p3[0:0] === 1'b1) ? select_ln340_42_fu_12084_p3 : select_ln340_65_reg_19514);

assign activated_output_9_s_fu_12251_p3 = ((tmp_168_fu_12099_p3[0:0] === 1'b1) ? select_ln340_45_fu_12243_p3 : select_ln340_67_reg_19835);

assign add_ln1192_10_fu_7270_p2 = ($signed(sext_ln703_20_fu_7266_p1) + $signed(sext_ln703_7_reg_14362));

assign add_ln1192_12_fu_6983_p2 = ($signed(sext_ln703_25_fu_6979_p1) + $signed(sext_ln703_24_fu_6975_p1));

assign add_ln1192_13_fu_7382_p2 = ($signed(sext_ln703_27_fu_7378_p1) + $signed(sext_ln703_26_fu_7375_p1));

assign add_ln1192_14_fu_7392_p2 = ($signed(sext_ln703_28_fu_7388_p1) + $signed(sext_ln703_13_reg_14367));

assign add_ln1192_16_fu_7084_p2 = ($signed(sext_ln703_33_fu_7080_p1) + $signed(sext_ln703_32_fu_7076_p1));

assign add_ln1192_17_fu_7493_p2 = ($signed(sext_ln703_35_fu_7490_p1) + $signed(sext_ln703_34_fu_7487_p1));

assign add_ln1192_18_fu_7503_p2 = ($signed(sext_ln703_36_fu_7499_p1) + $signed(sext_ln703_14_reg_14372));

assign add_ln1192_1_fu_6601_p2 = ($signed(sext_ln703_3_fu_6598_p1) + $signed(sext_ln703_2_fu_6595_p1));

assign add_ln1192_20_fu_7652_p2 = ($signed(sext_ln703_41_fu_7648_p1) + $signed(sext_ln703_40_fu_7644_p1));

assign add_ln1192_21_fu_8283_p2 = ($signed(sext_ln703_43_fu_8279_p1) + $signed(sext_ln703_42_fu_8276_p1));

assign add_ln1192_22_fu_8293_p2 = ($signed(sext_ln703_44_fu_8289_p1) + $signed(sext_ln703_15_reg_14377));

assign add_ln1192_24_fu_8406_p2 = ($signed(sext_ln703_47_fu_8402_p1) + $signed(sext_ln703_46_fu_8398_p1));

assign add_ln1192_25_fu_9289_p2 = ($signed(sext_ln703_49_fu_9285_p1) + $signed(sext_ln703_48_fu_9282_p1));

assign add_ln1192_26_fu_9299_p2 = ($signed(sext_ln703_50_fu_9295_p1) + $signed(sext_ln703_21_reg_14382));

assign add_ln1192_28_fu_8507_p2 = ($signed(sext_ln703_52_fu_8503_p1) + $signed(sext_ln703_51_fu_8499_p1));

assign add_ln1192_29_fu_9411_p2 = ($signed(sext_ln703_54_fu_9407_p1) + $signed(sext_ln703_53_fu_9404_p1));

assign add_ln1192_2_fu_6611_p2 = ($signed(sext_ln703_4_fu_6607_p1) + $signed(sext_ln703_5_reg_14352));

assign add_ln1192_30_fu_9421_p2 = ($signed(sext_ln703_55_fu_9417_p1) + $signed(sext_ln703_22_reg_14387));

assign add_ln1192_32_fu_7753_p2 = ($signed(sext_ln703_57_fu_7749_p1) + $signed(sext_ln703_56_fu_7745_p1));

assign add_ln1192_33_fu_8596_p2 = ($signed(sext_ln703_59_fu_8593_p1) + $signed(sext_ln703_58_fu_8590_p1));

assign add_ln1192_34_fu_8606_p2 = ($signed(sext_ln703_60_fu_8602_p1) + $signed(sext_ln703_23_reg_14392));

assign add_ln1192_36_fu_9534_p2 = ($signed(sext_ln703_62_fu_9530_p1) + $signed(sext_ln703_61_fu_9526_p1));

assign add_ln1192_37_fu_10341_p2 = ($signed(sext_ln703_64_fu_10337_p1) + $signed(sext_ln703_63_fu_10334_p1));

assign add_ln1192_38_fu_10351_p2 = ($signed(sext_ln703_65_fu_10347_p1) + $signed(sext_ln703_29_reg_14397));

assign add_ln1192_40_fu_9634_p2 = ($signed(sext_ln703_67_fu_9631_p1) + $signed(sext_ln703_66_fu_9627_p1));

assign add_ln1192_41_fu_10474_p2 = ($signed(sext_ln703_69_fu_10470_p1) + $signed(sext_ln703_68_fu_10467_p1));

assign add_ln1192_42_fu_10484_p2 = ($signed(sext_ln703_70_fu_10480_p1) + $signed(sext_ln703_30_reg_14402));

assign add_ln1192_44_fu_10596_p2 = ($signed(sext_ln703_72_fu_10593_p1) + $signed(sext_ln703_71_fu_10589_p1));

assign add_ln1192_45_fu_11436_p2 = ($signed(sext_ln703_74_fu_11432_p1) + $signed(sext_ln703_73_fu_11429_p1));

assign add_ln1192_46_fu_11446_p2 = ($signed(sext_ln703_75_fu_11442_p1) + $signed(sext_ln703_31_reg_14407));

assign add_ln1192_48_fu_8755_p2 = ($signed(sext_ln703_77_fu_8751_p1) + $signed(sext_ln703_76_fu_8747_p1));

assign add_ln1192_49_fu_9722_p2 = ($signed(sext_ln703_79_fu_9719_p1) + $signed(sext_ln703_78_fu_9716_p1));

assign add_ln1192_4_fu_6512_p2 = ($signed(sext_ln703_9_fu_6508_p1) + $signed(sext_ln703_8_fu_6504_p1));

assign add_ln1192_50_fu_9732_p2 = ($signed(sext_ln703_80_fu_9728_p1) + $signed(sext_ln703_37_reg_14412));

assign add_ln1192_52_fu_10695_p2 = ($signed(sext_ln703_82_fu_10692_p1) + $signed(sext_ln703_81_fu_10688_p1));

assign add_ln1192_53_fu_11569_p2 = ($signed(sext_ln703_84_fu_11565_p1) + $signed(sext_ln703_83_fu_11562_p1));

assign add_ln1192_54_fu_11579_p2 = ($signed(sext_ln703_85_fu_11575_p1) + $signed(sext_ln703_38_reg_14417));

assign add_ln1192_56_fu_10795_p2 = ($signed(sext_ln703_87_fu_10791_p1) + $signed(sext_ln703_86_fu_10787_p1));

assign add_ln1192_57_fu_11702_p2 = ($signed(sext_ln703_89_fu_11698_p1) + $signed(sext_ln703_88_fu_11695_p1));

assign add_ln1192_58_fu_11712_p2 = ($signed(sext_ln703_90_fu_11708_p1) + $signed(sext_ln703_39_reg_14422));

assign add_ln1192_5_fu_6759_p2 = ($signed(sext_ln703_11_fu_6755_p1) + $signed(sext_ln703_10_fu_6752_p1));

assign add_ln1192_60_fu_10896_p2 = ($signed(sext_ln703_92_fu_10892_p1) + $signed(sext_ln703_91_fu_10888_p1));

assign add_ln1192_61_fu_11835_p2 = ($signed(sext_ln703_94_fu_11831_p1) + $signed(sext_ln703_93_fu_11828_p1));

assign add_ln1192_62_fu_11845_p2 = ($signed(sext_ln703_95_fu_11841_p1) + $signed(sext_ln703_45_reg_14427));

assign add_ln1192_6_fu_6769_p2 = ($signed(sext_ln703_12_fu_6765_p1) + $signed(sext_ln703_6_reg_14357));

assign add_ln1192_8_fu_6882_p2 = ($signed(sext_ln703_17_fu_6878_p1) + $signed(sext_ln703_16_fu_6874_p1));

assign add_ln1192_9_fu_7260_p2 = ($signed(sext_ln703_19_fu_7256_p1) + $signed(sext_ln703_18_fu_7253_p1));

assign add_ln1192_fu_6411_p2 = ($signed(sext_ln703_fu_6403_p1) + $signed(sext_ln703_1_fu_6407_p1));

assign add_ln139_1_fu_5776_p2 = (4'd6 + zext_ln139_2_fu_5742_p1);

assign add_ln139_2_fu_5849_p2 = (5'd15 + zext_ln139_1_fu_5846_p1);

assign add_ln139_3_fu_5877_p2 = ($signed(5'd18) + $signed(zext_ln139_1_fu_5846_p1));

assign add_ln139_fu_5748_p2 = (3'd3 + zext_ln139_3_fu_5745_p1);

assign add_ln142_1_fu_6114_p2 = (4'd6 + zext_ln142_2_fu_6080_p1);

assign add_ln142_2_fu_6145_p2 = ($signed(4'd9) + $signed(zext_ln142_2_reg_17128));

assign add_ln142_3_fu_6172_p2 = (5'd15 + zext_ln142_1_fu_6142_p1);

assign add_ln142_4_fu_6200_p2 = ($signed(5'd18) + $signed(zext_ln142_1_reg_18213));

assign add_ln142_5_fu_6227_p2 = ($signed(5'd21) + $signed(zext_ln142_1_reg_18213));

assign add_ln142_fu_6086_p2 = (3'd3 + zext_ln142_3_fu_6083_p1);

assign add_ln203_1_fu_5730_p2 = (mul_ln203_reg_14767 + zext_ln71_fu_5727_p1);

assign add_ln203_fu_4861_p2 = (sub_ln203_reg_13803 + zext_ln203_2_fu_4857_p1);

assign add_ln216_1_fu_5242_p2 = (select_ln80_fu_5196_p3 + 9'd2);

assign add_ln216_2_fu_5594_p2 = (select_ln80_10_fu_5553_p3 + 9'd1);

assign add_ln216_3_fu_5607_p2 = (select_ln80_10_fu_5553_p3 + 9'd2);

assign add_ln216_4_fu_5820_p2 = (mul_ln203_reg_14767 + zext_ln71_2_fu_5804_p1);

assign add_ln216_5_fu_5833_p2 = (mul_ln203_reg_14767 + zext_ln71_4_fu_5812_p1);

assign add_ln216_6_fu_5919_p2 = (mul_ln203_reg_14767 + zext_ln71_6_fu_5911_p1);

assign add_ln216_fu_5236_p2 = (select_ln80_fu_5196_p3 + 9'd1);

assign add_ln415_10_fu_12494_p2 = ($signed(sext_ln718_10_fu_12455_p1) + $signed(zext_ln415_10_fu_12490_p1));

assign add_ln415_11_fu_12653_p2 = ($signed(sext_ln718_11_fu_12614_p1) + $signed(zext_ln415_11_fu_12649_p1));

assign add_ln415_12_fu_12852_p2 = ($signed(sext_ln718_12_fu_12813_p1) + $signed(zext_ln415_12_fu_12848_p1));

assign add_ln415_13_fu_13011_p2 = ($signed(sext_ln718_13_fu_12972_p1) + $signed(zext_ln415_13_fu_13007_p1));

assign add_ln415_14_fu_13210_p2 = ($signed(sext_ln718_14_fu_13171_p1) + $signed(zext_ln415_14_fu_13206_p1));

assign add_ln415_15_fu_13369_p2 = ($signed(sext_ln718_15_fu_13330_p1) + $signed(zext_ln415_15_fu_13365_p1));

assign add_ln415_1_fu_8050_p2 = ($signed(sext_ln718_1_fu_8011_p1) + $signed(zext_ln415_1_fu_8046_p1));

assign add_ln415_2_fu_8913_p2 = ($signed(sext_ln718_2_fu_8874_p1) + $signed(zext_ln415_2_fu_8909_p1));

assign add_ln415_3_fu_9082_p2 = ($signed(sext_ln718_3_fu_9043_p1) + $signed(zext_ln415_3_fu_9078_p1));

assign add_ln415_4_fu_9918_p2 = ($signed(sext_ln718_4_fu_9879_p1) + $signed(zext_ln415_4_fu_9914_p1));

assign add_ln415_5_fu_10077_p2 = ($signed(sext_ln718_5_fu_10038_p1) + $signed(zext_ln415_5_fu_10073_p1));

assign add_ln415_6_fu_11034_p2 = ($signed(sext_ln718_6_fu_10995_p1) + $signed(zext_ln415_6_fu_11030_p1));

assign add_ln415_7_fu_11193_p2 = ($signed(sext_ln718_7_fu_11154_p1) + $signed(zext_ln415_7_fu_11189_p1));

assign add_ln415_8_fu_11995_p2 = ($signed(sext_ln718_8_fu_11956_p1) + $signed(zext_ln415_8_fu_11991_p1));

assign add_ln415_9_fu_12154_p2 = ($signed(sext_ln718_9_fu_12115_p1) + $signed(zext_ln415_9_fu_12150_p1));

assign add_ln415_fu_7891_p2 = ($signed(sext_ln718_fu_7852_p1) + $signed(zext_ln415_fu_7887_p1));

assign add_ln68_fu_5260_p2 = (ap_phi_mux_indvar_flatten149_phi_fu_3757_p4 + 13'd1);

assign add_ln703_11_fu_7405_p2 = ($signed(select_ln130_6_fu_7368_p3) + $signed(kernel_bias_fp_15_V_1_fu_688));

assign add_ln703_12_fu_7521_p2 = ($signed(add_ln703_14_fu_7516_p2) + $signed(select_ln340_41_reg_19265));

assign add_ln703_14_fu_7516_p2 = ($signed(select_ln130_8_reg_19192) + $signed(kernel_bias_fp_14_V_2_fu_692));

assign add_ln703_15_fu_8312_p2 = ($signed(add_ln703_17_fu_8306_p2) + $signed(select_ln340_47_reg_19382));

assign add_ln703_17_fu_8306_p2 = ($signed(select_ln130_10_fu_8269_p3) + $signed(kernel_bias_fp_15_V_2_fu_696));

assign add_ln703_18_fu_9318_p2 = ($signed(add_ln703_20_fu_9312_p2) + $signed(select_ln340_53_reg_19502));

assign add_ln703_20_fu_9312_p2 = ($signed(select_ln130_12_fu_9275_p3) + $signed(kernel_bias_fp_14_V_3_fu_700));

assign add_ln703_21_fu_9440_p2 = ($signed(add_ln703_23_fu_9434_p2) + $signed(select_ln340_59_reg_19508));

assign add_ln703_23_fu_9434_p2 = ($signed(select_ln130_14_fu_9397_p3) + $signed(kernel_bias_fp_15_V_3_fu_704));

assign add_ln703_24_fu_8624_p2 = ($signed(add_ln703_26_fu_8619_p2) + $signed(select_ln340_64_reg_19388));

assign add_ln703_26_fu_8619_p2 = ($signed(select_ln130_16_reg_19198) + $signed(kernel_bias_fp_14_V_4_fu_708));

assign add_ln703_27_fu_10370_p2 = ($signed(add_ln703_29_fu_10364_p2) + $signed(select_ln340_66_reg_19647));

assign add_ln703_29_fu_10364_p2 = ($signed(select_ln130_18_fu_10316_p3) + $signed(kernel_bias_fp_15_V_4_fu_712));

assign add_ln703_2_fu_6624_p2 = ($signed(select_ln130_reg_19186) + $signed(kernel_bias_fp_14_V_fu_676));

assign add_ln703_30_fu_10503_p2 = ($signed(add_ln703_32_fu_10497_p2) + $signed(select_ln340_68_reg_19653));

assign add_ln703_32_fu_10497_p2 = ($signed(select_ln130_20_fu_10449_p3) + $signed(kernel_bias_fp_14_V_5_fu_716));

assign add_ln703_33_fu_11465_p2 = ($signed(add_ln703_35_fu_11459_p2) + $signed(select_ln340_70_reg_19776));

assign add_ln703_35_fu_11459_p2 = ($signed(select_ln130_22_fu_11411_p3) + $signed(kernel_bias_fp_15_V_5_fu_720));

assign add_ln703_36_fu_9750_p2 = ($signed(add_ln703_38_fu_9745_p2) + $signed(select_ln340_72_reg_19521));

assign add_ln703_38_fu_9745_p2 = ($signed(select_ln130_24_reg_19204) + $signed(kernel_bias_fp_14_V_6_fu_724));

assign add_ln703_39_fu_11598_p2 = ($signed(add_ln703_41_fu_11592_p2) + $signed(select_ln340_74_reg_19782));

assign add_ln703_3_fu_6788_p2 = ($signed(add_ln703_5_fu_6782_p2) + $signed(select_ln340_23_reg_19216));

assign add_ln703_41_fu_11592_p2 = ($signed(select_ln130_26_fu_11544_p3) + $signed(kernel_bias_fp_15_V_6_fu_728));

assign add_ln703_42_fu_11731_p2 = ($signed(add_ln703_44_fu_11725_p2) + $signed(select_ln340_76_reg_19788));

assign add_ln703_44_fu_11725_p2 = ($signed(select_ln130_28_fu_11677_p3) + $signed(kernel_bias_fp_14_V_7_fu_732));

assign add_ln703_45_fu_11864_p2 = ($signed(add_ln703_47_fu_11858_p2) + $signed(select_ln340_78_reg_19794));

assign add_ln703_47_fu_11858_p2 = ($signed(select_ln130_30_fu_11810_p3) + $signed(kernel_bias_fp_15_V_7_fu_736));

assign add_ln703_5_fu_6782_p2 = ($signed(select_ln130_2_fu_6745_p3) + $signed(kernel_bias_fp_15_V_fu_680));

assign add_ln703_6_fu_7289_p2 = ($signed(add_ln703_8_fu_7283_p2) + $signed(select_ln340_29_reg_19253));

assign add_ln703_8_fu_7283_p2 = ($signed(select_ln130_4_fu_7246_p3) + $signed(kernel_bias_fp_14_V_1_fu_684));

assign add_ln703_9_fu_7411_p2 = ($signed(add_ln703_11_fu_7405_p2) + $signed(select_ln340_35_reg_19259));

assign add_ln703_fu_6629_p2 = ($signed(add_ln703_2_fu_6624_p2) + $signed(select_ln340_16_reg_19210));

assign add_ln71_1_fu_5520_p2 = (ap_phi_mux_indvar_flatten_phi_fu_3780_p4 + 11'd1);

assign add_ln82_1_fu_5548_p2 = ($signed(select_ln80_2_reg_14475) + $signed(9'd511));

assign add_ln82_fu_5190_p2 = ($signed(ap_phi_mux_col_idx_assign_phi_fu_3791_p4) + $signed(9'd510));

assign add_ln83_fu_5310_p2 = (ap_phi_mux_row_idx_0_phi_fu_3768_p4 + 3'd7);

assign and_ln183_1_fu_5576_p2 = (icmp_ln183_5_fu_5570_p2 & icmp_ln183_4_fu_5565_p2);

assign and_ln183_fu_5230_p2 = (icmp_ln183_2_fu_5224_p2 & icmp_ln183_1_fu_5218_p2);

assign and_ln415_10_fu_12484_p2 = (tmp_183_fu_12477_p3 & or_ln412_10_fu_12471_p2);

assign and_ln415_11_fu_12643_p2 = (tmp_195_fu_12636_p3 & or_ln412_11_fu_12630_p2);

assign and_ln415_12_fu_12842_p2 = (tmp_207_fu_12835_p3 & or_ln412_12_fu_12829_p2);

assign and_ln415_13_fu_13001_p2 = (tmp_219_fu_12994_p3 & or_ln412_13_fu_12988_p2);

assign and_ln415_14_fu_13200_p2 = (tmp_231_fu_13193_p3 & or_ln412_14_fu_13187_p2);

assign and_ln415_15_fu_13359_p2 = (tmp_243_fu_13352_p3 & or_ln412_15_fu_13346_p2);

assign and_ln415_1_fu_8040_p2 = (tmp_75_fu_8033_p3 & or_ln412_1_fu_8027_p2);

assign and_ln415_2_fu_8903_p2 = (tmp_87_fu_8896_p3 & or_ln412_2_fu_8890_p2);

assign and_ln415_3_fu_9072_p2 = (tmp_99_fu_9065_p3 & or_ln412_3_fu_9059_p2);

assign and_ln415_4_fu_9908_p2 = (tmp_111_fu_9901_p3 & or_ln412_4_fu_9895_p2);

assign and_ln415_5_fu_10067_p2 = (tmp_123_fu_10060_p3 & or_ln412_5_fu_10054_p2);

assign and_ln415_6_fu_11024_p2 = (tmp_135_fu_11017_p3 & or_ln412_6_fu_11011_p2);

assign and_ln415_7_fu_11183_p2 = (tmp_147_fu_11176_p3 & or_ln412_7_fu_11170_p2);

assign and_ln415_8_fu_11985_p2 = (tmp_159_fu_11978_p3 & or_ln412_8_fu_11972_p2);

assign and_ln415_9_fu_12144_p2 = (tmp_171_fu_12137_p3 & or_ln412_9_fu_12131_p2);

assign and_ln415_fu_7881_p2 = (tmp_63_fu_7874_p3 & or_ln412_fu_7868_p2);

assign and_ln416_10_fu_12518_p2 = (xor_ln416_35_fu_12512_p2 & tmp_182_reg_19972);

assign and_ln416_11_fu_12677_p2 = (xor_ln416_37_fu_12671_p2 & tmp_194_reg_20003);

assign and_ln416_12_fu_12876_p2 = (xor_ln416_39_fu_12870_p2 & tmp_206_reg_20059);

assign and_ln416_13_fu_13035_p2 = (xor_ln416_41_fu_13029_p2 & tmp_218_reg_20084);

assign and_ln416_14_fu_13234_p2 = (xor_ln416_43_fu_13228_p2 & tmp_230_reg_20175);

assign and_ln416_15_fu_13393_p2 = (xor_ln416_45_fu_13387_p2 & tmp_242_reg_20204);

assign and_ln416_16_fu_7958_p2 = (tmp_66_reg_19290 & or_ln416_fu_7952_p2);

assign and_ln416_17_fu_8117_p2 = (tmp_78_reg_19321 & or_ln416_1_fu_8111_p2);

assign and_ln416_18_fu_8980_p2 = (tmp_90_reg_19441 & or_ln416_2_fu_8974_p2);

assign and_ln416_19_fu_9149_p2 = (tmp_102_reg_19472 & or_ln416_3_fu_9143_p2);

assign and_ln416_1_fu_8074_p2 = (xor_ln416_fu_8068_p2 & tmp_74_reg_19315);

assign and_ln416_20_fu_9985_p2 = (tmp_114_reg_19562 & or_ln416_4_fu_9979_p2);

assign and_ln416_21_fu_10144_p2 = (tmp_126_reg_19593 & or_ln416_5_fu_10138_p2);

assign and_ln416_22_fu_11101_p2 = (tmp_138_reg_19701 & or_ln416_6_fu_11095_p2);

assign and_ln416_23_fu_11260_p2 = (tmp_150_reg_19732 & or_ln416_7_fu_11254_p2);

assign and_ln416_24_fu_12062_p2 = (tmp_162_reg_19829 & or_ln416_8_fu_12056_p2);

assign and_ln416_25_fu_12221_p2 = (tmp_174_reg_19860 & or_ln416_9_fu_12215_p2);

assign and_ln416_26_fu_12561_p2 = (tmp_186_reg_19978 & or_ln416_10_fu_12555_p2);

assign and_ln416_27_fu_12720_p2 = (tmp_198_reg_20009 & or_ln416_11_fu_12714_p2);

assign and_ln416_28_fu_12919_p2 = (tmp_210_reg_20065 & or_ln416_12_fu_12913_p2);

assign and_ln416_29_fu_13078_p2 = (tmp_222_reg_20090 & or_ln416_13_fu_13072_p2);

assign and_ln416_2_fu_8937_p2 = (xor_ln416_19_fu_8931_p2 & tmp_86_reg_19435);

assign and_ln416_30_fu_13277_p2 = (tmp_234_reg_20181 & or_ln416_14_fu_13271_p2);

assign and_ln416_31_fu_13436_p2 = (tmp_246_reg_20210 & or_ln416_15_fu_13430_p2);

assign and_ln416_3_fu_9106_p2 = (xor_ln416_21_fu_9100_p2 & tmp_98_reg_19466);

assign and_ln416_4_fu_9942_p2 = (xor_ln416_23_fu_9936_p2 & tmp_110_reg_19556);

assign and_ln416_5_fu_10101_p2 = (xor_ln416_25_fu_10095_p2 & tmp_122_reg_19587);

assign and_ln416_6_fu_11058_p2 = (xor_ln416_27_fu_11052_p2 & tmp_134_reg_19695);

assign and_ln416_7_fu_11217_p2 = (xor_ln416_29_fu_11211_p2 & tmp_146_reg_19726);

assign and_ln416_8_fu_12019_p2 = (xor_ln416_31_fu_12013_p2 & tmp_158_reg_19823);

assign and_ln416_9_fu_12178_p2 = (xor_ln416_33_fu_12172_p2 & tmp_170_reg_19854);

assign and_ln416_fu_7915_p2 = (xor_ln416_16_fu_7909_p2 & tmp_62_reg_19284);

assign and_ln781_10_fu_12566_p2 = (tmp_186_reg_19978 & and_ln416_10_fu_12518_p2);

assign and_ln781_11_fu_12725_p2 = (tmp_198_reg_20009 & and_ln416_11_fu_12677_p2);

assign and_ln781_12_fu_12924_p2 = (tmp_210_reg_20065 & and_ln416_12_fu_12876_p2);

assign and_ln781_13_fu_13083_p2 = (tmp_222_reg_20090 & and_ln416_13_fu_13035_p2);

assign and_ln781_14_fu_13282_p2 = (tmp_234_reg_20181 & and_ln416_14_fu_13234_p2);

assign and_ln781_15_fu_13441_p2 = (tmp_246_reg_20210 & and_ln416_15_fu_13393_p2);

assign and_ln781_1_fu_8122_p2 = (tmp_78_reg_19321 & and_ln416_1_fu_8074_p2);

assign and_ln781_2_fu_8985_p2 = (tmp_90_reg_19441 & and_ln416_2_fu_8937_p2);

assign and_ln781_3_fu_9154_p2 = (tmp_102_reg_19472 & and_ln416_3_fu_9106_p2);

assign and_ln781_4_fu_9990_p2 = (tmp_114_reg_19562 & and_ln416_4_fu_9942_p2);

assign and_ln781_5_fu_10149_p2 = (tmp_126_reg_19593 & and_ln416_5_fu_10101_p2);

assign and_ln781_6_fu_11106_p2 = (tmp_138_reg_19701 & and_ln416_6_fu_11058_p2);

assign and_ln781_7_fu_11265_p2 = (tmp_150_reg_19732 & and_ln416_7_fu_11217_p2);

assign and_ln781_8_fu_12067_p2 = (tmp_162_reg_19829 & and_ln416_8_fu_12019_p2);

assign and_ln781_9_fu_12226_p2 = (tmp_174_reg_19860 & and_ln416_9_fu_12178_p2);

assign and_ln781_fu_7963_p2 = (tmp_66_reg_19290 & and_ln416_fu_7915_p2);

assign and_ln785_10_fu_10544_p2 = (xor_ln785_10_fu_10538_p2 & or_ln785_10_fu_10532_p2);

assign and_ln785_11_fu_11506_p2 = (xor_ln785_11_fu_11500_p2 & or_ln785_11_fu_11494_p2);

assign and_ln785_12_fu_9791_p2 = (xor_ln785_12_fu_9785_p2 & or_ln785_12_fu_9779_p2);

assign and_ln785_13_fu_11639_p2 = (xor_ln785_13_fu_11633_p2 & or_ln785_13_fu_11627_p2);

assign and_ln785_14_fu_11772_p2 = (xor_ln785_14_fu_11766_p2 & or_ln785_14_fu_11760_p2);

assign and_ln785_15_fu_11905_p2 = (xor_ln785_15_fu_11899_p2 & or_ln785_15_fu_11893_p2);

assign and_ln785_1_fu_6829_p2 = (xor_ln785_1_fu_6823_p2 & or_ln785_1_fu_6817_p2);

assign and_ln785_2_fu_7330_p2 = (xor_ln785_2_fu_7324_p2 & or_ln785_2_fu_7318_p2);

assign and_ln785_3_fu_7452_p2 = (xor_ln785_3_fu_7446_p2 & or_ln785_3_fu_7440_p2);

assign and_ln785_4_fu_7562_p2 = (xor_ln785_4_fu_7556_p2 & or_ln785_4_fu_7550_p2);

assign and_ln785_5_fu_8353_p2 = (xor_ln785_5_fu_8347_p2 & or_ln785_5_fu_8341_p2);

assign and_ln785_6_fu_9359_p2 = (xor_ln785_6_fu_9353_p2 & or_ln785_6_fu_9347_p2);

assign and_ln785_7_fu_9481_p2 = (xor_ln785_7_fu_9475_p2 & or_ln785_7_fu_9469_p2);

assign and_ln785_8_fu_8665_p2 = (xor_ln785_8_fu_8659_p2 & or_ln785_8_fu_8653_p2);

assign and_ln785_9_fu_10411_p2 = (xor_ln785_9_fu_10405_p2 & or_ln785_9_fu_10399_p2);

assign and_ln785_fu_6670_p2 = (xor_ln785_fu_6664_p2 & or_ln785_fu_6658_p2);

assign and_ln786_10_fu_12571_p2 = (tmp_185_fu_12523_p3 & and_ln416_26_fu_12561_p2);

assign and_ln786_11_fu_12730_p2 = (tmp_197_fu_12682_p3 & and_ln416_27_fu_12720_p2);

assign and_ln786_12_fu_12929_p2 = (tmp_209_fu_12881_p3 & and_ln416_28_fu_12919_p2);

assign and_ln786_13_fu_13088_p2 = (tmp_221_fu_13040_p3 & and_ln416_29_fu_13078_p2);

assign and_ln786_14_fu_13287_p2 = (tmp_233_fu_13239_p3 & and_ln416_30_fu_13277_p2);

assign and_ln786_15_fu_13446_p2 = (tmp_245_fu_13398_p3 & and_ln416_31_fu_13436_p2);

assign and_ln786_16_fu_6694_p2 = (tmp_58_fu_6616_p3 & or_ln786_fu_6688_p2);

assign and_ln786_17_fu_7968_p2 = (tmp_65_fu_7920_p3 & and_ln416_16_fu_7958_p2);

assign and_ln786_18_fu_6546_p2 = (xor_ln786_2_fu_6540_p2 & tmp_68_fu_6518_p3);

assign and_ln786_19_fu_6853_p2 = (tmp_70_fu_6774_p3 & or_ln786_1_fu_6847_p2);

assign and_ln786_1_fu_8127_p2 = (tmp_77_fu_8079_p3 & and_ln416_17_fu_8117_p2);

assign and_ln786_20_fu_6916_p2 = (xor_ln786_16_fu_6910_p2 & tmp_80_fu_6888_p3);

assign and_ln786_21_fu_7354_p2 = (tmp_82_fu_7275_p3 & or_ln786_2_fu_7348_p2);

assign and_ln786_22_fu_7017_p2 = (xor_ln786_18_fu_7011_p2 & tmp_92_fu_6989_p3);

assign and_ln786_23_fu_7476_p2 = (tmp_94_fu_7397_p3 & or_ln786_3_fu_7470_p2);

assign and_ln786_24_fu_7118_p2 = (xor_ln786_4_fu_7112_p2 & tmp_104_fu_7090_p3);

assign and_ln786_25_fu_7586_p2 = (tmp_106_fu_7508_p3 & or_ln786_4_fu_7580_p2);

assign and_ln786_26_fu_7686_p2 = (xor_ln786_5_fu_7680_p2 & tmp_116_fu_7658_p3);

assign and_ln786_27_fu_8377_p2 = (tmp_118_fu_8298_p3 & or_ln786_5_fu_8371_p2);

assign and_ln786_28_fu_8440_p2 = (xor_ln786_6_fu_8434_p2 & tmp_128_fu_8412_p3);

assign and_ln786_29_fu_9383_p2 = (tmp_130_fu_9304_p3 & or_ln786_6_fu_9377_p2);

assign and_ln786_2_fu_8990_p2 = (tmp_89_fu_8942_p3 & and_ln416_18_fu_8980_p2);

assign and_ln786_30_fu_8541_p2 = (xor_ln786_7_fu_8535_p2 & tmp_140_fu_8513_p3);

assign and_ln786_31_fu_9505_p2 = (tmp_142_fu_9426_p3 & or_ln786_7_fu_9499_p2);

assign and_ln786_32_fu_7787_p2 = (xor_ln786_8_fu_7781_p2 & tmp_152_fu_7759_p3);

assign and_ln786_33_fu_8689_p2 = (tmp_154_fu_8611_p3 & or_ln786_8_fu_8683_p2);

assign and_ln786_34_fu_9568_p2 = (xor_ln786_9_fu_9562_p2 & tmp_164_fu_9540_p3);

assign and_ln786_35_fu_10435_p2 = (tmp_166_fu_10356_p3 & or_ln786_9_fu_10429_p2);

assign and_ln786_36_fu_9667_p2 = (xor_ln786_10_fu_9661_p2 & tmp_176_fu_9640_p3);

assign and_ln786_37_fu_10568_p2 = (tmp_178_fu_10489_p3 & or_ln786_10_fu_10562_p2);

assign and_ln786_38_fu_10629_p2 = (xor_ln786_11_fu_10623_p2 & tmp_188_fu_10602_p3);

assign and_ln786_39_fu_11530_p2 = (tmp_190_fu_11451_p3 & or_ln786_11_fu_11524_p2);

assign and_ln786_3_fu_9159_p2 = (tmp_101_fu_9111_p3 & and_ln416_19_fu_9149_p2);

assign and_ln786_40_fu_8789_p2 = (xor_ln786_12_fu_8783_p2 & tmp_200_fu_8761_p3);

assign and_ln786_41_fu_9815_p2 = (tmp_202_fu_9737_p3 & or_ln786_12_fu_9809_p2);

assign and_ln786_42_fu_10728_p2 = (xor_ln786_13_fu_10722_p2 & tmp_212_fu_10701_p3);

assign and_ln786_43_fu_11663_p2 = (tmp_214_fu_11584_p3 & or_ln786_13_fu_11657_p2);

assign and_ln786_44_fu_10829_p2 = (xor_ln786_14_fu_10823_p2 & tmp_224_fu_10801_p3);

assign and_ln786_45_fu_11796_p2 = (tmp_226_fu_11717_p3 & or_ln786_14_fu_11790_p2);

assign and_ln786_46_fu_10930_p2 = (xor_ln786_15_fu_10924_p2 & tmp_236_fu_10902_p3);

assign and_ln786_47_fu_11929_p2 = (tmp_238_fu_11850_p3 & or_ln786_15_fu_11923_p2);

assign and_ln786_4_fu_9995_p2 = (tmp_113_fu_9947_p3 & and_ln416_20_fu_9985_p2);

assign and_ln786_5_fu_10154_p2 = (tmp_125_fu_10106_p3 & and_ln416_21_fu_10144_p2);

assign and_ln786_6_fu_11111_p2 = (tmp_137_fu_11063_p3 & and_ln416_22_fu_11101_p2);

assign and_ln786_7_fu_11270_p2 = (tmp_149_fu_11222_p3 & and_ln416_23_fu_11260_p2);

assign and_ln786_8_fu_12072_p2 = (tmp_161_fu_12024_p3 & and_ln416_24_fu_12062_p2);

assign and_ln786_9_fu_12231_p2 = (tmp_173_fu_12183_p3 & and_ln416_25_fu_12221_p2);

assign and_ln786_fu_6445_p2 = (xor_ln786_fu_6439_p2 & tmp_56_fu_6417_p3);

assign and_ln80_1_fu_5358_p2 = (xor_ln80_fu_5352_p2 & and_ln80_fu_5184_p2);

assign and_ln80_2_fu_5544_p2 = (xor_ln80_reg_14489 & or_ln183_reg_14447);

assign and_ln80_3_fu_5370_p2 = (xor_ln80_fu_5352_p2 & icmp_ln73_fu_5364_p2);

assign and_ln80_4_fu_5412_p2 = (select_ln80_3_fu_5302_p3 & icmp_ln80_3_fu_5406_p2);

assign and_ln80_fu_5184_p2 = (icmp_ln80_fu_5144_p2 & icmp_ln80_1_fu_5178_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3420_write_state33 == 1'b1) & (out_stream_group_13_full_n == 1'b0)) | ((ap_predicate_op3418_write_state33 == 1'b1) & (out_stream_group_12_full_n == 1'b0)) | ((ap_predicate_op3416_write_state33 == 1'b1) & (out_stream_group_11_full_n == 1'b0)) | ((ap_predicate_op3414_write_state33 == 1'b1) & (out_stream_group_10_full_n == 1'b0)) | ((ap_predicate_op3412_write_state33 == 1'b1) & (out_stream_group_9_s_full_n == 1'b0)) | ((ap_predicate_op3410_write_state33 == 1'b1) & (out_stream_group_8_s_full_n == 1'b0)) | ((ap_predicate_op3408_write_state33 == 1'b1) & (out_stream_group_7_s_full_n == 1'b0)) | ((ap_predicate_op3406_write_state33 == 1'b1) & (out_stream_group_6_s_full_n == 1'b0)) | ((ap_predicate_op3404_write_state33 == 1'b1) & (out_stream_group_5_s_full_n == 1'b0)) | ((ap_predicate_op3402_write_state33 == 1'b1) & (out_stream_group_4_s_full_n == 1'b0)) | ((ap_predicate_op3400_write_state33 == 1'b1) & (out_stream_group_3_s_full_n == 1'b0)) | ((ap_predicate_op3398_write_state33 == 1'b1) & (out_stream_group_2_s_full_n == 1'b0)) | ((ap_predicate_op3396_write_state33 == 1'b1) & (out_stream_group_1_s_full_n == 1'b0)) | ((ap_predicate_op3394_write_state33 == 1'b1) & (out_stream_group_0_s_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3420_write_state33 == 1'b1) & (out_stream_group_13_full_n == 1'b0)) | ((ap_predicate_op3418_write_state33 == 1'b1) & (out_stream_group_12_full_n == 1'b0)) | ((ap_predicate_op3416_write_state33 == 1'b1) & (out_stream_group_11_full_n == 1'b0)) | ((ap_predicate_op3414_write_state33 == 1'b1) & (out_stream_group_10_full_n == 1'b0)) | ((ap_predicate_op3412_write_state33 == 1'b1) & (out_stream_group_9_s_full_n == 1'b0)) | ((ap_predicate_op3410_write_state33 == 1'b1) & (out_stream_group_8_s_full_n == 1'b0)) | ((ap_predicate_op3408_write_state33 == 1'b1) & (out_stream_group_7_s_full_n == 1'b0)) | ((ap_predicate_op3406_write_state33 == 1'b1) & (out_stream_group_6_s_full_n == 1'b0)) | ((ap_predicate_op3404_write_state33 == 1'b1) & (out_stream_group_5_s_full_n == 1'b0)) | ((ap_predicate_op3402_write_state33 == 1'b1) & (out_stream_group_4_s_full_n == 1'b0)) | ((ap_predicate_op3400_write_state33 == 1'b1) & (out_stream_group_3_s_full_n == 1'b0)) | ((ap_predicate_op3398_write_state33 == 1'b1) & (out_stream_group_2_s_full_n == 1'b0)) | ((ap_predicate_op3396_write_state33 == 1'b1) & (out_stream_group_1_s_full_n == 1'b0)) | ((ap_predicate_op3394_write_state33 == 1'b1) & (out_stream_group_0_s_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1833 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3420_write_state33 == 1'b1) & (out_stream_group_13_full_n == 1'b0)) | ((ap_predicate_op3418_write_state33 == 1'b1) & (out_stream_group_12_full_n == 1'b0)) | ((ap_predicate_op3416_write_state33 == 1'b1) & (out_stream_group_11_full_n == 1'b0)) | ((ap_predicate_op3414_write_state33 == 1'b1) & (out_stream_group_10_full_n == 1'b0)) | ((ap_predicate_op3412_write_state33 == 1'b1) & (out_stream_group_9_s_full_n == 1'b0)) | ((ap_predicate_op3410_write_state33 == 1'b1) & (out_stream_group_8_s_full_n == 1'b0)) | ((ap_predicate_op3408_write_state33 == 1'b1) & (out_stream_group_7_s_full_n == 1'b0)) | ((ap_predicate_op3406_write_state33 == 1'b1) & (out_stream_group_6_s_full_n == 1'b0)) | ((ap_predicate_op3404_write_state33 == 1'b1) & (out_stream_group_5_s_full_n == 1'b0)) | ((ap_predicate_op3402_write_state33 == 1'b1) & (out_stream_group_4_s_full_n == 1'b0)) | ((ap_predicate_op3400_write_state33 == 1'b1) & (out_stream_group_3_s_full_n == 1'b0)) | ((ap_predicate_op3398_write_state33 == 1'b1) & (out_stream_group_2_s_full_n == 1'b0)) | ((ap_predicate_op3396_write_state33 == 1'b1) & (out_stream_group_1_s_full_n == 1'b0)) | ((ap_predicate_op3394_write_state33 == 1'b1) & (out_stream_group_0_s_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1838 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3420_write_state33 == 1'b1) & (out_stream_group_13_full_n == 1'b0)) | ((ap_predicate_op3418_write_state33 == 1'b1) & (out_stream_group_12_full_n == 1'b0)) | ((ap_predicate_op3416_write_state33 == 1'b1) & (out_stream_group_11_full_n == 1'b0)) | ((ap_predicate_op3414_write_state33 == 1'b1) & (out_stream_group_10_full_n == 1'b0)) | ((ap_predicate_op3412_write_state33 == 1'b1) & (out_stream_group_9_s_full_n == 1'b0)) | ((ap_predicate_op3410_write_state33 == 1'b1) & (out_stream_group_8_s_full_n == 1'b0)) | ((ap_predicate_op3408_write_state33 == 1'b1) & (out_stream_group_7_s_full_n == 1'b0)) | ((ap_predicate_op3406_write_state33 == 1'b1) & (out_stream_group_6_s_full_n == 1'b0)) | ((ap_predicate_op3404_write_state33 == 1'b1) & (out_stream_group_5_s_full_n == 1'b0)) | ((ap_predicate_op3402_write_state33 == 1'b1) & (out_stream_group_4_s_full_n == 1'b0)) | ((ap_predicate_op3400_write_state33 == 1'b1) & (out_stream_group_3_s_full_n == 1'b0)) | ((ap_predicate_op3398_write_state33 == 1'b1) & (out_stream_group_2_s_full_n == 1'b0)) | ((ap_predicate_op3396_write_state33 == 1'b1) & (out_stream_group_1_s_full_n == 1'b0)) | ((ap_predicate_op3394_write_state33 == 1'b1) & (out_stream_group_0_s_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1860 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3420_write_state33 == 1'b1) & (out_stream_group_13_full_n == 1'b0)) | ((ap_predicate_op3418_write_state33 == 1'b1) & (out_stream_group_12_full_n == 1'b0)) | ((ap_predicate_op3416_write_state33 == 1'b1) & (out_stream_group_11_full_n == 1'b0)) | ((ap_predicate_op3414_write_state33 == 1'b1) & (out_stream_group_10_full_n == 1'b0)) | ((ap_predicate_op3412_write_state33 == 1'b1) & (out_stream_group_9_s_full_n == 1'b0)) | ((ap_predicate_op3410_write_state33 == 1'b1) & (out_stream_group_8_s_full_n == 1'b0)) | ((ap_predicate_op3408_write_state33 == 1'b1) & (out_stream_group_7_s_full_n == 1'b0)) | ((ap_predicate_op3406_write_state33 == 1'b1) & (out_stream_group_6_s_full_n == 1'b0)) | ((ap_predicate_op3404_write_state33 == 1'b1) & (out_stream_group_5_s_full_n == 1'b0)) | ((ap_predicate_op3402_write_state33 == 1'b1) & (out_stream_group_4_s_full_n == 1'b0)) | ((ap_predicate_op3400_write_state33 == 1'b1) & (out_stream_group_3_s_full_n == 1'b0)) | ((ap_predicate_op3398_write_state33 == 1'b1) & (out_stream_group_2_s_full_n == 1'b0)) | ((ap_predicate_op3396_write_state33 == 1'b1) & (out_stream_group_1_s_full_n == 1'b0)) | ((ap_predicate_op3394_write_state33 == 1'b1) & (out_stream_group_0_s_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp1861 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3420_write_state33 == 1'b1) & (out_stream_group_13_full_n == 1'b0)) | ((ap_predicate_op3418_write_state33 == 1'b1) & (out_stream_group_12_full_n == 1'b0)) | ((ap_predicate_op3416_write_state33 == 1'b1) & (out_stream_group_11_full_n == 1'b0)) | ((ap_predicate_op3414_write_state33 == 1'b1) & (out_stream_group_10_full_n == 1'b0)) | ((ap_predicate_op3412_write_state33 == 1'b1) & (out_stream_group_9_s_full_n == 1'b0)) | ((ap_predicate_op3410_write_state33 == 1'b1) & (out_stream_group_8_s_full_n == 1'b0)) | ((ap_predicate_op3408_write_state33 == 1'b1) & (out_stream_group_7_s_full_n == 1'b0)) | ((ap_predicate_op3406_write_state33 == 1'b1) & (out_stream_group_6_s_full_n == 1'b0)) | ((ap_predicate_op3404_write_state33 == 1'b1) & (out_stream_group_5_s_full_n == 1'b0)) | ((ap_predicate_op3402_write_state33 == 1'b1) & (out_stream_group_4_s_full_n == 1'b0)) | ((ap_predicate_op3400_write_state33 == 1'b1) & (out_stream_group_3_s_full_n == 1'b0)) | ((ap_predicate_op3398_write_state33 == 1'b1) & (out_stream_group_2_s_full_n == 1'b0)) | ((ap_predicate_op3396_write_state33 == 1'b1) & (out_stream_group_1_s_full_n == 1'b0)) | ((ap_predicate_op3394_write_state33 == 1'b1) & (out_stream_group_0_s_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3420_write_state33 == 1'b1) & (out_stream_group_13_full_n == 1'b0)) | ((ap_predicate_op3418_write_state33 == 1'b1) & (out_stream_group_12_full_n == 1'b0)) | ((ap_predicate_op3416_write_state33 == 1'b1) & (out_stream_group_11_full_n == 1'b0)) | ((ap_predicate_op3414_write_state33 == 1'b1) & (out_stream_group_10_full_n == 1'b0)) | ((ap_predicate_op3412_write_state33 == 1'b1) & (out_stream_group_9_s_full_n == 1'b0)) | ((ap_predicate_op3410_write_state33 == 1'b1) & (out_stream_group_8_s_full_n == 1'b0)) | ((ap_predicate_op3408_write_state33 == 1'b1) & (out_stream_group_7_s_full_n == 1'b0)) | ((ap_predicate_op3406_write_state33 == 1'b1) & (out_stream_group_6_s_full_n == 1'b0)) | ((ap_predicate_op3404_write_state33 == 1'b1) & (out_stream_group_5_s_full_n == 1'b0)) | ((ap_predicate_op3402_write_state33 == 1'b1) & (out_stream_group_4_s_full_n == 1'b0)) | ((ap_predicate_op3400_write_state33 == 1'b1) & (out_stream_group_3_s_full_n == 1'b0)) | ((ap_predicate_op3398_write_state33 == 1'b1) & (out_stream_group_2_s_full_n == 1'b0)) | ((ap_predicate_op3396_write_state33 == 1'b1) & (out_stream_group_1_s_full_n == 1'b0)) | ((ap_predicate_op3394_write_state33 == 1'b1) & (out_stream_group_0_s_full_n == 1'b0))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3476_write_state34 == 1'b1) & (out_stream_group_15_full_n == 1'b0)) | ((ap_predicate_op3474_write_state34 == 1'b1) & (out_stream_group_14_full_n == 1'b0)))) | ((ap_predicate_op572_read_state10 == 1'b1) & (inStream_V_data_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3476_write_state34 == 1'b1) & (out_stream_group_15_full_n == 1'b0)) | ((ap_predicate_op3474_write_state34 == 1'b1) & (out_stream_group_14_full_n == 1'b0)))) | ((ap_predicate_op572_read_state10 == 1'b1) & (inStream_V_data_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp1881 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3476_write_state34 == 1'b1) & (out_stream_group_15_full_n == 1'b0)) | ((ap_predicate_op3474_write_state34 == 1'b1) & (out_stream_group_14_full_n == 1'b0)))) | ((ap_predicate_op572_read_state10 == 1'b1) & (inStream_V_data_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp1886 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3476_write_state34 == 1'b1) & (out_stream_group_15_full_n == 1'b0)) | ((ap_predicate_op3474_write_state34 == 1'b1) & (out_stream_group_14_full_n == 1'b0)))) | ((ap_predicate_op572_read_state10 == 1'b1) & (inStream_V_data_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp1891 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3476_write_state34 == 1'b1) & (out_stream_group_15_full_n == 1'b0)) | ((ap_predicate_op3474_write_state34 == 1'b1) & (out_stream_group_14_full_n == 1'b0)))) | ((ap_predicate_op572_read_state10 == 1'b1) & (inStream_V_data_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp1895 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3476_write_state34 == 1'b1) & (out_stream_group_15_full_n == 1'b0)) | ((ap_predicate_op3474_write_state34 == 1'b1) & (out_stream_group_14_full_n == 1'b0)))) | ((ap_predicate_op572_read_state10 == 1'b1) & (inStream_V_data_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op3476_write_state34 == 1'b1) & (out_stream_group_15_full_n == 1'b0)) | ((ap_predicate_op3474_write_state34 == 1'b1) & (out_stream_group_14_full_n == 1'b0)))) | ((ap_predicate_op572_read_state10 == 1'b1) & (inStream_V_data_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp1902 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp1907 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp1912 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp1917 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp3480 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp1922 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp1930 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp1936 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp1941 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage3_11001_ignoreCallOp3481 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp1946 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp1954 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp1962 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp1969 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage4_11001_ignoreCallOp3482 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp1977 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp1992 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp2007 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp2022 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage5_11001_ignoreCallOp3483 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp1632 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp1660 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp1670 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp1698 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage6_11001_ignoreCallOp3484 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp1749 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp1762 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp1790 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp1800 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state10_pp0_stage1_iter0 = ((ap_predicate_op572_read_state10 == 1'b1) & (inStream_V_data_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage1_iter0_ignore_call9 = ((ap_predicate_op572_read_state10 == 1'b1) & (inStream_V_data_0_vld_out == 1'b0));
end

assign ap_block_state11_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter2_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state33_pp0_stage0_iter3 = (((ap_predicate_op3420_write_state33 == 1'b1) & (out_stream_group_13_full_n == 1'b0)) | ((ap_predicate_op3418_write_state33 == 1'b1) & (out_stream_group_12_full_n == 1'b0)) | ((ap_predicate_op3416_write_state33 == 1'b1) & (out_stream_group_11_full_n == 1'b0)) | ((ap_predicate_op3414_write_state33 == 1'b1) & (out_stream_group_10_full_n == 1'b0)) | ((ap_predicate_op3412_write_state33 == 1'b1) & (out_stream_group_9_s_full_n == 1'b0)) | ((ap_predicate_op3410_write_state33 == 1'b1) & (out_stream_group_8_s_full_n == 1'b0)) | ((ap_predicate_op3408_write_state33 == 1'b1) & (out_stream_group_7_s_full_n == 1'b0)) | ((ap_predicate_op3406_write_state33 == 1'b1) & (out_stream_group_6_s_full_n == 1'b0)) | ((ap_predicate_op3404_write_state33 == 1'b1) & (out_stream_group_5_s_full_n == 1'b0)) | ((ap_predicate_op3402_write_state33 == 1'b1) & (out_stream_group_4_s_full_n == 1'b0)) | ((ap_predicate_op3400_write_state33 == 1'b1) & (out_stream_group_3_s_full_n == 1'b0)) | ((ap_predicate_op3398_write_state33 == 1'b1) & (out_stream_group_2_s_full_n == 1'b0)) | ((ap_predicate_op3396_write_state33 == 1'b1) & (out_stream_group_1_s_full_n == 1'b0)) | ((ap_predicate_op3394_write_state33 == 1'b1) & (out_stream_group_0_s_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state33_pp0_stage0_iter3_ignore_call9 = (((ap_predicate_op3420_write_state33 == 1'b1) & (out_stream_group_13_full_n == 1'b0)) | ((ap_predicate_op3418_write_state33 == 1'b1) & (out_stream_group_12_full_n == 1'b0)) | ((ap_predicate_op3416_write_state33 == 1'b1) & (out_stream_group_11_full_n == 1'b0)) | ((ap_predicate_op3414_write_state33 == 1'b1) & (out_stream_group_10_full_n == 1'b0)) | ((ap_predicate_op3412_write_state33 == 1'b1) & (out_stream_group_9_s_full_n == 1'b0)) | ((ap_predicate_op3410_write_state33 == 1'b1) & (out_stream_group_8_s_full_n == 1'b0)) | ((ap_predicate_op3408_write_state33 == 1'b1) & (out_stream_group_7_s_full_n == 1'b0)) | ((ap_predicate_op3406_write_state33 == 1'b1) & (out_stream_group_6_s_full_n == 1'b0)) | ((ap_predicate_op3404_write_state33 == 1'b1) & (out_stream_group_5_s_full_n == 1'b0)) | ((ap_predicate_op3402_write_state33 == 1'b1) & (out_stream_group_4_s_full_n == 1'b0)) | ((ap_predicate_op3400_write_state33 == 1'b1) & (out_stream_group_3_s_full_n == 1'b0)) | ((ap_predicate_op3398_write_state33 == 1'b1) & (out_stream_group_2_s_full_n == 1'b0)) | ((ap_predicate_op3396_write_state33 == 1'b1) & (out_stream_group_1_s_full_n == 1'b0)) | ((ap_predicate_op3394_write_state33 == 1'b1) & (out_stream_group_0_s_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state34_pp0_stage1_iter3 = (((ap_predicate_op3476_write_state34 == 1'b1) & (out_stream_group_15_full_n == 1'b0)) | ((ap_predicate_op3474_write_state34 == 1'b1) & (out_stream_group_14_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state34_pp0_stage1_iter3_ignore_call9 = (((ap_predicate_op3476_write_state34 == 1'b1) & (out_stream_group_15_full_n == 1'b0)) | ((ap_predicate_op3474_write_state34 == 1'b1) & (out_stream_group_14_full_n == 1'b0)));
end

assign ap_block_state35_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter3_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_pp0_stage3_iter3 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state36_pp0_stage3_iter3_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_pp0_stage3_iter3_ignore_call9 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp0_stage4_iter3 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state37_pp0_stage4_iter3_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state37_pp0_stage4_iter3_ignore_call9 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state38_pp0_stage5_iter3 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state38_pp0_stage5_iter3_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state38_pp0_stage5_iter3_ignore_call9 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state39_pp0_stage6_iter3 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0));
end

assign ap_block_state39_pp0_stage6_iter3_ignore_call7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state39_pp0_stage6_iter3_ignore_call9 = ((select_ln71_6_reg_14758_pp0_iter3_reg == 1'd1) & (grp_out_stream_merge_fu_3927_outStream_TDATA_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state40 = ((outStream_V_dest_V_1_state == 2'd1) | (outStream_V_id_V_1_state == 2'd1) | (outStream_V_last_V_1_state == 2'd1) | (outStream_V_user_V_1_state == 2'd1) | (outStream_V_strb_V_1_state == 2'd1) | (outStream_V_keep_V_1_state == 2'd1) | (outStream_V_data_1_state == 2'd1) | ((outStream_V_dest_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_id_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_last_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_user_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_strb_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_keep_V_1_state == 2'd3) & (outStream_TREADY == 1'b0)) | ((outStream_V_data_1_state == 2'd3) & (outStream_TREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state5 = ((icmp_ln48_fu_4888_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((icmp_ln61_fu_4945_p2 == 1'd0) & (inStream_V_data_0_vld_out == 1'b0));
end

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_31701 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_32989 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_33006 = ((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_33011 = ((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_33018 = ((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_33022 = ((select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_33023 = ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_33026 = ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_33032 = ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_33035 = ((icmp_ln112_reg_14775_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4020 = ((icmp_ln112_reg_14775_pp0_iter1_reg == 1'd1) & (select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_j_0_phi_fu_3690_p4 = j_0_reg_3686;

assign ap_phi_mux_phi_ln12_phi_fu_3657_p4 = phi_ln12_reg_3653;

always @ (*) begin
    ap_predicate_op1632_call_state15 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1660_call_state15 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1670_call_state15 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1698_call_state15 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0) & (icmp_ln112_reg_14775 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1748_call_state16 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1750_call_state16 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1751_call_state16 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1752_call_state16 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1837_call_state17 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1839_call_state17 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1840_call_state17 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1850_call_state17 = ((select_ln71_1_reg_14517 == 1'd1) & (select_ln80_5_reg_14480 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1890_call_state18 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1892_call_state18 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1893_call_state18 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1894_call_state18 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1916_call_state19 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1918_call_state19 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1919_call_state19 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1920_call_state19 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1924_call_state20 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1926_call_state20 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1928_call_state20 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1932_call_state20 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1958_call_state21 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1960_call_state21 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1964_call_state21 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1966_call_state21 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2018_call_state22 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2029_call_state22 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2031_call_state22 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op2033_call_state22 = ((select_ln71_1_reg_14517_pp0_iter1_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter1_reg == 1'd0) & (select_ln80_5_reg_14480_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3394_write_state33 = ((tmp1_reg_20096 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3396_write_state33 = ((tmp_1_reg_20100 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3398_write_state33 = ((tmp_2_reg_20104 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3400_write_state33 = ((tmp_3_reg_20108 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3402_write_state33 = ((tmp_4_reg_20112 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3404_write_state33 = ((tmp_5_reg_20116 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3406_write_state33 = ((tmp_6_reg_20120 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3408_write_state33 = ((tmp_7_reg_20124 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3410_write_state33 = ((tmp_8_reg_20128 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3412_write_state33 = ((tmp_9_reg_20132 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3414_write_state33 = ((tmp_s_reg_20136 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3416_write_state33 = ((tmp_10_reg_20140 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3418_write_state33 = ((tmp_11_reg_20149 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3420_write_state33 = ((tmp_12_reg_20158 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter2_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3474_write_state34 = ((tmp_13_reg_20187 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter3_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op3476_write_state34 = ((tmp_14_reg_20216 == 1'd1) & (select_ln71_1_reg_14517_pp0_iter3_reg == 1'd1) & (icmp_ln112_reg_14775_pp0_iter2_reg == 1'd1) & (select_ln80_5_reg_14480_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op572_read_state10 = ((empty_40_reg_14534 == 1'd0) & (select_ln80_6_reg_14485 == 1'd0) & (select_ln80_5_reg_14480 == 1'd0) & (icmp_ln68_reg_14452 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign col_idx_fu_5376_p2 = (select_ln80_2_fu_5278_p3 + 9'd1);

assign curr_input_data_sub_2_fu_5633_p1 = inStream_V_data_0_data_out[15:0];

assign curr_input_data_sub_s_fu_4900_p1 = inStream_V_data_0_data_out[15:0];

assign empty_38_fu_5442_p2 = ((select_ln71_2_fu_5434_p3 == 9'd417) ? 1'b1 : 1'b0);

assign empty_39_fu_5448_p2 = ((select_ln71_2_fu_5434_p3 == 9'd0) ? 1'b1 : 1'b0);

assign empty_40_fu_5454_p2 = (empty_39_fu_5448_p2 | empty_38_fu_5442_p2);

assign grp_fu_4074_p2 = ((grp_fu_4074_p0 == 2'd1) ? 1'b1 : 1'b0);

assign grp_out_stream_merge_fu_3927_ap_start = grp_out_stream_merge_fu_3927_ap_start_reg;

assign grp_out_stream_merge_fu_3927_last_V = (select_ln80_5_reg_14480_pp0_iter3_reg & grp_fu_4074_p2);

assign grp_out_stream_merge_fu_3927_outStream_TREADY = ((outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_dest_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_id_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_last_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_user_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_strb_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_keep_V_1_ack_in & ap_CS_fsm_pp0_stage3) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage6) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage5) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage4) | (outStream_V_data_1_ack_in & ap_CS_fsm_pp0_stage3));

assign i_1_fu_4851_p2 = (i_0_reg_3675 + 2'd1);

assign i_fu_4951_p2 = (i14_0_reg_3742 + 4'd1);

assign icmp_ln130_fu_6283_p2 = ((select_ln71_reg_14502_pp0_iter1_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln183_1_fu_5218_p2 = ((select_ln80_1_fu_5204_p3 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln183_2_fu_5224_p2 = ((select_ln80_fu_5196_p3 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln183_3_fu_5560_p2 = (($signed(select_ln80_11_reg_14521) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln183_4_fu_5565_p2 = ((select_ln80_11_reg_14521 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln183_5_fu_5570_p2 = ((select_ln80_10_fu_5553_p3 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln183_fu_5212_p2 = (($signed(select_ln80_1_fu_5204_p3) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln203_fu_4839_p2 = ((tmp_47_fu_4829_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_4793_p2 = ((k_0_reg_3664 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_4845_p2 = ((i_0_reg_3675 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_4888_p2 = ((j_0_reg_3686 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_4914_p2 = ((j_0_reg_3686 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_4945_p2 = ((i14_0_reg_3742 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_5254_p2 = ((ap_phi_mux_indvar_flatten149_phi_fu_3757_p4 == 13'd5016) ? 1'b1 : 1'b0);

assign icmp_ln718_10_fu_12466_p2 = ((trunc_ln718_10_reg_19967 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_11_fu_12625_p2 = ((trunc_ln718_11_reg_19998 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_12_fu_12824_p2 = ((trunc_ln718_12_reg_20054 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_13_fu_12983_p2 = ((trunc_ln718_13_reg_20079 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_14_fu_13182_p2 = ((trunc_ln718_14_reg_20170 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_15_fu_13341_p2 = ((trunc_ln718_15_reg_20199 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_1_fu_8022_p2 = ((trunc_ln718_1_reg_19310 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_2_fu_8885_p2 = ((trunc_ln718_2_reg_19430 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_3_fu_9054_p2 = ((trunc_ln718_3_reg_19461 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_4_fu_9890_p2 = ((trunc_ln718_4_reg_19551 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_5_fu_10049_p2 = ((trunc_ln718_5_reg_19582 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_6_fu_11006_p2 = ((trunc_ln718_6_reg_19690 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_7_fu_11165_p2 = ((trunc_ln718_7_reg_19721 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_8_fu_11967_p2 = ((trunc_ln718_8_reg_19818 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_9_fu_12126_p2 = ((trunc_ln718_9_reg_19849 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_fu_7863_p2 = ((trunc_ln718_reg_19279 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_5272_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_3780_p4 == 11'd836) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_5364_p2 = ((ap_phi_mux_input_ch_idx_0_phi_fu_3802_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln785_10_fu_10526_p2 = ((p_Result_21_s_fu_10516_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_11_fu_11488_p2 = ((p_Result_21_10_fu_11478_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_12_fu_9773_p2 = ((p_Result_21_11_fu_9763_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_13_fu_11621_p2 = ((p_Result_21_12_fu_11611_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_14_fu_11754_p2 = ((p_Result_21_13_fu_11744_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_15_fu_11887_p2 = ((p_Result_21_14_fu_11877_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_1_fu_6811_p2 = ((p_Result_21_1_fu_6801_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_2_fu_7312_p2 = ((p_Result_21_2_fu_7302_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_3_fu_7434_p2 = ((p_Result_21_3_fu_7424_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_4_fu_7544_p2 = ((p_Result_21_4_fu_7534_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_5_fu_8335_p2 = ((p_Result_21_5_fu_8325_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_6_fu_9341_p2 = ((p_Result_21_6_fu_9331_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_7_fu_9463_p2 = ((p_Result_21_7_fu_9453_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_8_fu_8647_p2 = ((p_Result_21_8_fu_8637_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_9_fu_10393_p2 = ((p_Result_21_9_fu_10383_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_fu_6652_p2 = ((p_Result_s_fu_6642_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln786_10_fu_10556_p2 = ((p_Result_21_s_fu_10516_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_11_fu_11518_p2 = ((p_Result_21_10_fu_11478_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_12_fu_9803_p2 = ((p_Result_21_11_fu_9763_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_13_fu_11651_p2 = ((p_Result_21_12_fu_11611_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_14_fu_11784_p2 = ((p_Result_21_13_fu_11744_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_15_fu_11917_p2 = ((p_Result_21_14_fu_11877_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_1_fu_6841_p2 = ((p_Result_21_1_fu_6801_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_2_fu_7342_p2 = ((p_Result_21_2_fu_7302_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_3_fu_7464_p2 = ((p_Result_21_3_fu_7424_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_4_fu_7574_p2 = ((p_Result_21_4_fu_7534_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_5_fu_8365_p2 = ((p_Result_21_5_fu_8325_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_6_fu_9371_p2 = ((p_Result_21_6_fu_9331_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_7_fu_9493_p2 = ((p_Result_21_7_fu_9453_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_8_fu_8677_p2 = ((p_Result_21_8_fu_8637_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_9_fu_10423_p2 = ((p_Result_21_9_fu_10383_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_fu_6682_p2 = ((p_Result_s_fu_6642_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln80_1_fu_5178_p2 = ((tmp_49_fu_5168_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_2_fu_5296_p2 = ((tmp_50_fu_5286_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_3_fu_5406_p2 = ((tmp_51_fu_5396_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_5144_p2 = ((tmp_48_fu_5134_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln93_1_fu_5324_p2 = ((row_idx_fu_5266_p2 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_5156_p2 = ((ap_phi_mux_row_idx_0_phi_fu_3768_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln95_1_fu_5338_p2 = ((row_idx_fu_5266_p2 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_5162_p2 = ((ap_phi_mux_row_idx_0_phi_fu_3768_p4 == 3'd0) ? 1'b1 : 1'b0);

assign inStream_TREADY = inStream_V_dest_V_0_state[1'd1];

assign inStream_V_data_0_ack_in = inStream_V_data_0_state[1'd1];

assign inStream_V_data_0_load_A = (inStream_V_data_0_state_cmp_full & ~inStream_V_data_0_sel_wr);

assign inStream_V_data_0_load_B = (inStream_V_data_0_state_cmp_full & inStream_V_data_0_sel_wr);

assign inStream_V_data_0_sel = inStream_V_data_0_sel_rd;

assign inStream_V_data_0_state_cmp_full = ((inStream_V_data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_data_0_vld_in = inStream_TVALID;

assign inStream_V_data_0_vld_out = inStream_V_data_0_state[1'd0];

assign inStream_V_dest_V_0_ack_in = inStream_V_dest_V_0_state[1'd1];

assign inStream_V_dest_V_0_load_A = (inStream_V_dest_V_0_state_cmp_full & ~inStream_V_dest_V_0_sel_wr);

assign inStream_V_dest_V_0_load_B = (inStream_V_dest_V_0_state_cmp_full & inStream_V_dest_V_0_sel_wr);

assign inStream_V_dest_V_0_sel = inStream_V_dest_V_0_sel_rd;

assign inStream_V_dest_V_0_state_cmp_full = ((inStream_V_dest_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_dest_V_0_vld_in = inStream_TVALID;

assign inStream_V_dest_V_0_vld_out = inStream_V_dest_V_0_state[1'd0];

assign inStream_V_id_V_0_ack_in = inStream_V_id_V_0_state[1'd1];

assign inStream_V_id_V_0_load_A = (inStream_V_id_V_0_state_cmp_full & ~inStream_V_id_V_0_sel_wr);

assign inStream_V_id_V_0_load_B = (inStream_V_id_V_0_state_cmp_full & inStream_V_id_V_0_sel_wr);

assign inStream_V_id_V_0_sel = inStream_V_id_V_0_sel_rd;

assign inStream_V_id_V_0_state_cmp_full = ((inStream_V_id_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_id_V_0_vld_in = inStream_TVALID;

assign inStream_V_id_V_0_vld_out = inStream_V_id_V_0_state[1'd0];

assign inStream_V_keep_V_0_ack_in = inStream_V_keep_V_0_state[1'd1];

assign inStream_V_keep_V_0_load_A = (inStream_V_keep_V_0_state_cmp_full & ~inStream_V_keep_V_0_sel_wr);

assign inStream_V_keep_V_0_load_B = (inStream_V_keep_V_0_state_cmp_full & inStream_V_keep_V_0_sel_wr);

assign inStream_V_keep_V_0_sel = inStream_V_keep_V_0_sel_rd;

assign inStream_V_keep_V_0_state_cmp_full = ((inStream_V_keep_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_keep_V_0_vld_in = inStream_TVALID;

assign inStream_V_keep_V_0_vld_out = inStream_V_keep_V_0_state[1'd0];

assign inStream_V_strb_V_0_ack_in = inStream_V_strb_V_0_state[1'd1];

assign inStream_V_strb_V_0_load_A = (inStream_V_strb_V_0_state_cmp_full & ~inStream_V_strb_V_0_sel_wr);

assign inStream_V_strb_V_0_load_B = (inStream_V_strb_V_0_state_cmp_full & inStream_V_strb_V_0_sel_wr);

assign inStream_V_strb_V_0_sel = inStream_V_strb_V_0_sel_rd;

assign inStream_V_strb_V_0_state_cmp_full = ((inStream_V_strb_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_strb_V_0_vld_in = inStream_TVALID;

assign inStream_V_strb_V_0_vld_out = inStream_V_strb_V_0_state[1'd0];

assign inStream_V_user_V_0_ack_in = inStream_V_user_V_0_state[1'd1];

assign inStream_V_user_V_0_load_A = (inStream_V_user_V_0_state_cmp_full & ~inStream_V_user_V_0_sel_wr);

assign inStream_V_user_V_0_load_B = (inStream_V_user_V_0_state_cmp_full & inStream_V_user_V_0_sel_wr);

assign inStream_V_user_V_0_sel = inStream_V_user_V_0_sel_rd;

assign inStream_V_user_V_0_state_cmp_full = ((inStream_V_user_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign inStream_V_user_V_0_vld_in = inStream_TVALID;

assign inStream_V_user_V_0_vld_out = inStream_V_user_V_0_state[1'd0];

assign input_ch_idx_fu_6254_p2 = (select_ln71_reg_14502 + 2'd1);

assign j_fu_4894_p2 = (j_0_reg_3686 + 3'd1);

assign k_fu_4799_p2 = (k_0_reg_3664 + 5'd1);

assign kernel_bias_fp_0_V_fu_4957_p1 = inStream_V_data_0_data_out[15:0];

assign kernel_window_1_val_27_fu_6005_p3 = ((icmp_ln112_reg_14775[0:0] === 1'b1) ? kernel_window_1_val_8_fu_920 : kernel_window_1_val_19_reg_15983);

assign kernel_window_1_val_28_fu_6013_p3 = ((icmp_ln112_reg_14775[0:0] === 1'b1) ? kernel_window_1_val_7_fu_916 : kernel_window_1_val_18_reg_15978);

assign kernel_window_1_val_29_fu_6021_p3 = ((icmp_ln112_reg_14775[0:0] === 1'b1) ? kernel_window_1_val_6_fu_912 : line_buff_group_1_va_q1);

assign kernel_window_1_val_30_fu_6030_p3 = ((icmp_ln112_reg_14775[0:0] === 1'b1) ? kernel_window_1_val_5_fu_908 : kernel_window_1_val_21_reg_15988);

assign kernel_window_1_val_31_fu_6038_p3 = ((icmp_ln112_reg_14775[0:0] === 1'b1) ? kernel_window_1_val_4_fu_904 : kernel_window_1_val_22_reg_15993);

assign kernel_window_1_val_32_fu_6046_p3 = ((icmp_ln112_reg_14775[0:0] === 1'b1) ? kernel_window_1_val_3_fu_900 : line_buff_group_1_va_1_q1);

assign kernel_window_1_val_33_fu_6055_p3 = ((icmp_ln112_reg_14775[0:0] === 1'b1) ? kernel_window_1_val_2_fu_896 : kernel_window_1_val_24_reg_16003);

assign kernel_window_1_val_34_fu_6063_p3 = ((icmp_ln112_reg_14775[0:0] === 1'b1) ? kernel_window_1_val_1_fu_892 : kernel_window_1_val_25_reg_16008);

assign kernel_window_1_val_35_fu_6071_p3 = ((icmp_ln112_reg_14775[0:0] === 1'b1) ? kernel_window_1_val_s_fu_888 : line_buff_group_1_va_2_q1);

assign local_mem_group_0_d_1_d0 = {{inStream_V_data_0_data_out[31:16]}};

assign local_mem_group_0_d_3_d0 = {{inStream_V_data_0_data_out[31:16]}};

assign local_mem_group_0_d_5_d0 = {{inStream_V_data_0_data_out[31:16]}};

assign local_mem_group_0_d_7_d0 = {{inStream_V_data_0_data_out[31:16]}};

assign local_mem_group_1_d_1_d0 = {{inStream_V_data_0_data_out[31:16]}};

assign local_mem_group_1_d_3_d0 = {{inStream_V_data_0_data_out[31:16]}};

assign local_mem_group_1_d_5_d0 = {{inStream_V_data_0_data_out[31:16]}};

assign local_mem_group_1_d_7_d0 = {{inStream_V_data_0_data_out[31:16]}};

assign mul_ln1118_10_fu_13569_p0 = 22'd26;

assign mul_ln1118_11_fu_13578_p0 = 22'd26;

assign mul_ln1118_12_fu_13587_p0 = 22'd26;

assign mul_ln1118_13_fu_13596_p0 = 22'd26;

assign mul_ln1118_14_fu_13605_p0 = 22'd26;

assign mul_ln1118_15_fu_13614_p0 = 22'd26;

assign mul_ln1118_1_fu_13488_p0 = 22'd26;

assign mul_ln1118_2_fu_13497_p0 = 22'd26;

assign mul_ln1118_3_fu_13506_p0 = 22'd26;

assign mul_ln1118_4_fu_13515_p0 = 22'd26;

assign mul_ln1118_5_fu_13524_p0 = 22'd26;

assign mul_ln1118_6_fu_13533_p0 = 22'd26;

assign mul_ln1118_7_fu_13542_p0 = 22'd26;

assign mul_ln1118_8_fu_13551_p0 = 22'd26;

assign mul_ln1118_9_fu_13560_p0 = 22'd26;

assign mul_ln1118_fu_13479_p0 = 22'd26;

assign mul_ln203_fu_5665_p0 = mul_ln203_fu_5665_p00;

assign mul_ln203_fu_5665_p00 = select_ln71_reg_14502;

assign mul_ln203_fu_5665_p2 = (mul_ln203_fu_5665_p0 * $signed('h1A2));

assign or_ln139_fu_5488_p2 = (shl_ln139_fu_5460_p2 | 2'd1);

assign or_ln183_1_fu_5620_p2 = (icmp_ln183_3_fu_5560_p2 | and_ln183_1_fu_5576_p2);

assign or_ln183_fu_5248_p2 = (icmp_ln183_fu_5212_p2 | and_ln183_fu_5230_p2);

assign or_ln340_10_fu_8210_p2 = (and_ln786_23_reg_19368 | and_ln785_3_reg_19362);

assign or_ln340_11_fu_8219_p2 = (xor_ln340_3_fu_8214_p2 | and_ln785_3_reg_19362);

assign or_ln340_12_fu_7136_p2 = (xor_ln340_24_fu_7130_p2 | tmp_105_fu_7104_p3);

assign or_ln340_13_fu_7592_p2 = (and_ln786_25_fu_7586_p2 | and_ln785_4_fu_7562_p2);

assign or_ln340_14_fu_7604_p2 = (xor_ln340_4_fu_7598_p2 | and_ln785_4_fu_7562_p2);

assign or_ln340_15_fu_7704_p2 = (xor_ln340_26_fu_7698_p2 | tmp_117_fu_7672_p3);

assign or_ln340_16_fu_9216_p2 = (and_ln786_27_reg_19495 | and_ln785_5_reg_19489);

assign or_ln340_17_fu_9225_p2 = (xor_ln340_5_fu_9220_p2 | and_ln785_5_reg_19489);

assign or_ln340_18_fu_8458_p2 = (xor_ln340_28_fu_8452_p2 | tmp_129_fu_8426_p3);

assign or_ln340_19_fu_10191_p2 = (and_ln786_29_reg_19616 | and_ln785_6_reg_19610);

assign or_ln340_1_fu_6700_p2 = (and_ln786_16_fu_6694_p2 | and_ln785_fu_6670_p2);

assign or_ln340_20_fu_10200_p2 = (xor_ln340_6_fu_10195_p2 | and_ln785_6_reg_19610);

assign or_ln340_21_fu_8559_p2 = (xor_ln340_30_fu_8553_p2 | tmp_141_fu_8527_p3);

assign or_ln340_22_fu_10257_p2 = (and_ln786_31_reg_19640 | and_ln785_7_reg_19634);

assign or_ln340_23_fu_10266_p2 = (xor_ln340_7_fu_10261_p2 | and_ln785_7_reg_19634);

assign or_ln340_24_fu_7805_p2 = (xor_ln340_32_fu_7799_p2 | tmp_153_fu_7773_p3);

assign or_ln340_25_fu_8695_p2 = (and_ln786_33_fu_8689_p2 | and_ln785_8_fu_8665_p2);

assign or_ln340_26_fu_8707_p2 = (xor_ln340_8_fu_8701_p2 | and_ln785_8_fu_8665_p2);

assign or_ln340_27_fu_9586_p2 = (xor_ln340_34_fu_9580_p2 | tmp_165_fu_9554_p3);

assign or_ln340_28_fu_11317_p2 = (and_ln786_35_reg_19750 | and_ln785_9_reg_19744);

assign or_ln340_29_fu_11326_p2 = (xor_ln340_9_fu_11321_p2 | and_ln785_9_reg_19744);

assign or_ln340_2_fu_6712_p2 = (xor_ln340_1_fu_6706_p2 | and_ln785_fu_6670_p2);

assign or_ln340_30_fu_9685_p2 = (xor_ln340_36_fu_9679_p2 | tmp_177_fu_9653_p3);

assign or_ln340_31_fu_11373_p2 = (and_ln786_37_reg_19769 | and_ln785_10_reg_19763);

assign or_ln340_32_fu_11382_p2 = (xor_ln340_10_fu_11377_p2 | and_ln785_10_reg_19763);

assign or_ln340_33_fu_10647_p2 = (xor_ln340_38_fu_10641_p2 | tmp_189_fu_10615_p3);

assign or_ln340_34_fu_12278_p2 = (and_ln786_39_reg_19885 | and_ln785_11_reg_19879);

assign or_ln340_35_fu_12287_p2 = (xor_ln340_11_fu_12282_p2 | and_ln785_11_reg_19879);

assign or_ln340_36_fu_8807_p2 = (xor_ln340_40_fu_8801_p2 | tmp_201_fu_8775_p3);

assign or_ln340_37_fu_9821_p2 = (and_ln786_41_fu_9815_p2 | and_ln785_12_fu_9791_p2);

assign or_ln340_38_fu_9833_p2 = (xor_ln340_12_fu_9827_p2 | and_ln785_12_fu_9791_p2);

assign or_ln340_39_fu_10746_p2 = (xor_ln340_42_fu_10740_p2 | tmp_213_fu_10714_p3);

assign or_ln340_3_fu_6564_p2 = (xor_ln340_17_fu_6558_p2 | tmp_69_fu_6532_p3);

assign or_ln340_40_fu_12334_p2 = (and_ln786_43_reg_19904 | and_ln785_13_reg_19898);

assign or_ln340_41_fu_12343_p2 = (xor_ln340_13_fu_12338_p2 | and_ln785_13_reg_19898);

assign or_ln340_42_fu_10847_p2 = (xor_ln340_44_fu_10841_p2 | tmp_225_fu_10815_p3);

assign or_ln340_43_fu_12369_p2 = (and_ln786_45_reg_19923 | and_ln785_14_reg_19917);

assign or_ln340_44_fu_12378_p2 = (xor_ln340_14_fu_12373_p2 | and_ln785_14_reg_19917);

assign or_ln340_45_fu_10948_p2 = (xor_ln340_46_fu_10942_p2 | tmp_237_fu_10916_p3);

assign or_ln340_46_fu_12404_p2 = (and_ln786_47_reg_19942 | and_ln785_15_reg_19936);

assign or_ln340_47_fu_12413_p2 = (xor_ln340_15_fu_12408_p2 | and_ln785_15_reg_19936);

assign or_ln340_4_fu_7187_p2 = (and_ln786_19_reg_19246 | and_ln785_1_reg_19240);

assign or_ln340_5_fu_7196_p2 = (xor_ln340_18_fu_7191_p2 | and_ln785_1_reg_19240);

assign or_ln340_6_fu_6934_p2 = (xor_ln340_20_fu_6928_p2 | tmp_81_fu_6902_p3);

assign or_ln340_7_fu_8154_p2 = (and_ln786_21_reg_19344 | and_ln785_2_reg_19338);

assign or_ln340_8_fu_8163_p2 = (xor_ln340_2_fu_8158_p2 | and_ln785_2_reg_19338);

assign or_ln340_9_fu_7035_p2 = (xor_ln340_22_fu_7029_p2 | tmp_93_fu_7003_p3);

assign or_ln340_fu_6463_p2 = (xor_ln340_fu_6457_p2 | tmp_57_fu_6431_p3);

assign or_ln412_10_fu_12471_p2 = (tmp_181_fu_12459_p3 | icmp_ln718_10_fu_12466_p2);

assign or_ln412_11_fu_12630_p2 = (tmp_193_fu_12618_p3 | icmp_ln718_11_fu_12625_p2);

assign or_ln412_12_fu_12829_p2 = (tmp_205_fu_12817_p3 | icmp_ln718_12_fu_12824_p2);

assign or_ln412_13_fu_12988_p2 = (tmp_217_fu_12976_p3 | icmp_ln718_13_fu_12983_p2);

assign or_ln412_14_fu_13187_p2 = (tmp_229_fu_13175_p3 | icmp_ln718_14_fu_13182_p2);

assign or_ln412_15_fu_13346_p2 = (tmp_241_fu_13334_p3 | icmp_ln718_15_fu_13341_p2);

assign or_ln412_1_fu_8027_p2 = (tmp_73_fu_8015_p3 | icmp_ln718_1_fu_8022_p2);

assign or_ln412_2_fu_8890_p2 = (tmp_85_fu_8878_p3 | icmp_ln718_2_fu_8885_p2);

assign or_ln412_3_fu_9059_p2 = (tmp_97_fu_9047_p3 | icmp_ln718_3_fu_9054_p2);

assign or_ln412_4_fu_9895_p2 = (tmp_109_fu_9883_p3 | icmp_ln718_4_fu_9890_p2);

assign or_ln412_5_fu_10054_p2 = (tmp_121_fu_10042_p3 | icmp_ln718_5_fu_10049_p2);

assign or_ln412_6_fu_11011_p2 = (tmp_133_fu_10999_p3 | icmp_ln718_6_fu_11006_p2);

assign or_ln412_7_fu_11170_p2 = (tmp_145_fu_11158_p3 | icmp_ln718_7_fu_11165_p2);

assign or_ln412_8_fu_11972_p2 = (tmp_157_fu_11960_p3 | icmp_ln718_8_fu_11967_p2);

assign or_ln412_9_fu_12131_p2 = (tmp_169_fu_12119_p3 | icmp_ln718_9_fu_12126_p2);

assign or_ln412_fu_7868_p2 = (tmp_61_fu_7856_p3 | icmp_ln718_fu_7863_p2);

assign or_ln416_10_fu_12555_p2 = (xor_ln779_10_fu_12538_p2 | or_ln416_26_fu_12549_p2);

assign or_ln416_11_fu_12714_p2 = (xor_ln779_11_fu_12697_p2 | or_ln416_27_fu_12708_p2);

assign or_ln416_12_fu_12913_p2 = (xor_ln779_12_fu_12896_p2 | or_ln416_28_fu_12907_p2);

assign or_ln416_13_fu_13072_p2 = (xor_ln779_13_fu_13055_p2 | or_ln416_29_fu_13066_p2);

assign or_ln416_14_fu_13271_p2 = (xor_ln779_14_fu_13254_p2 | or_ln416_30_fu_13265_p2);

assign or_ln416_15_fu_13430_p2 = (xor_ln779_15_fu_13413_p2 | or_ln416_31_fu_13424_p2);

assign or_ln416_16_fu_7946_p2 = (xor_ln416_17_fu_7941_p2 | tmp_64_fu_7901_p3);

assign or_ln416_17_fu_8105_p2 = (xor_ln416_18_fu_8100_p2 | tmp_76_fu_8060_p3);

assign or_ln416_18_fu_8968_p2 = (xor_ln416_20_fu_8963_p2 | tmp_88_fu_8923_p3);

assign or_ln416_19_fu_9137_p2 = (xor_ln416_22_fu_9132_p2 | tmp_100_fu_9092_p3);

assign or_ln416_1_fu_8111_p2 = (xor_ln779_1_fu_8094_p2 | or_ln416_17_fu_8105_p2);

assign or_ln416_20_fu_9973_p2 = (xor_ln416_24_fu_9968_p2 | tmp_112_fu_9928_p3);

assign or_ln416_21_fu_10132_p2 = (xor_ln416_26_fu_10127_p2 | tmp_124_fu_10087_p3);

assign or_ln416_22_fu_11089_p2 = (xor_ln416_28_fu_11084_p2 | tmp_136_fu_11044_p3);

assign or_ln416_23_fu_11248_p2 = (xor_ln416_30_fu_11243_p2 | tmp_148_fu_11203_p3);

assign or_ln416_24_fu_12050_p2 = (xor_ln416_32_fu_12045_p2 | tmp_160_fu_12005_p3);

assign or_ln416_25_fu_12209_p2 = (xor_ln416_34_fu_12204_p2 | tmp_172_fu_12164_p3);

assign or_ln416_26_fu_12549_p2 = (xor_ln416_36_fu_12544_p2 | tmp_184_fu_12504_p3);

assign or_ln416_27_fu_12708_p2 = (xor_ln416_38_fu_12703_p2 | tmp_196_fu_12663_p3);

assign or_ln416_28_fu_12907_p2 = (xor_ln416_40_fu_12902_p2 | tmp_208_fu_12862_p3);

assign or_ln416_29_fu_13066_p2 = (xor_ln416_42_fu_13061_p2 | tmp_220_fu_13021_p3);

assign or_ln416_2_fu_8974_p2 = (xor_ln779_2_fu_8957_p2 | or_ln416_18_fu_8968_p2);

assign or_ln416_30_fu_13265_p2 = (xor_ln416_44_fu_13260_p2 | tmp_232_fu_13220_p3);

assign or_ln416_31_fu_13424_p2 = (xor_ln416_46_fu_13419_p2 | tmp_244_fu_13379_p3);

assign or_ln416_3_fu_9143_p2 = (xor_ln779_3_fu_9126_p2 | or_ln416_19_fu_9137_p2);

assign or_ln416_4_fu_9979_p2 = (xor_ln779_4_fu_9962_p2 | or_ln416_20_fu_9973_p2);

assign or_ln416_5_fu_10138_p2 = (xor_ln779_5_fu_10121_p2 | or_ln416_21_fu_10132_p2);

assign or_ln416_6_fu_11095_p2 = (xor_ln779_6_fu_11078_p2 | or_ln416_22_fu_11089_p2);

assign or_ln416_7_fu_11254_p2 = (xor_ln779_7_fu_11237_p2 | or_ln416_23_fu_11248_p2);

assign or_ln416_8_fu_12056_p2 = (xor_ln779_8_fu_12039_p2 | or_ln416_24_fu_12050_p2);

assign or_ln416_9_fu_12215_p2 = (xor_ln779_9_fu_12198_p2 | or_ln416_25_fu_12209_p2);

assign or_ln416_fu_7952_p2 = (xor_ln779_fu_7935_p2 | or_ln416_16_fu_7946_p2);

assign or_ln71_fu_5382_p2 = (icmp_ln71_fu_5272_p2 | and_ln80_3_fu_5370_p2);

assign or_ln785_10_fu_10532_p2 = (tmp_179_fu_10508_p3 | icmp_ln785_10_fu_10526_p2);

assign or_ln785_11_fu_11494_p2 = (tmp_191_fu_11470_p3 | icmp_ln785_11_fu_11488_p2);

assign or_ln785_12_fu_9779_p2 = (tmp_203_fu_9755_p3 | icmp_ln785_12_fu_9773_p2);

assign or_ln785_13_fu_11627_p2 = (tmp_215_fu_11603_p3 | icmp_ln785_13_fu_11621_p2);

assign or_ln785_14_fu_11760_p2 = (tmp_227_fu_11736_p3 | icmp_ln785_14_fu_11754_p2);

assign or_ln785_15_fu_11893_p2 = (tmp_239_fu_11869_p3 | icmp_ln785_15_fu_11887_p2);

assign or_ln785_1_fu_6817_p2 = (tmp_71_fu_6793_p3 | icmp_ln785_1_fu_6811_p2);

assign or_ln785_2_fu_7318_p2 = (tmp_83_fu_7294_p3 | icmp_ln785_2_fu_7312_p2);

assign or_ln785_3_fu_7440_p2 = (tmp_95_fu_7416_p3 | icmp_ln785_3_fu_7434_p2);

assign or_ln785_4_fu_7550_p2 = (tmp_107_fu_7526_p3 | icmp_ln785_4_fu_7544_p2);

assign or_ln785_5_fu_8341_p2 = (tmp_119_fu_8317_p3 | icmp_ln785_5_fu_8335_p2);

assign or_ln785_6_fu_9347_p2 = (tmp_131_fu_9323_p3 | icmp_ln785_6_fu_9341_p2);

assign or_ln785_7_fu_9469_p2 = (tmp_143_fu_9445_p3 | icmp_ln785_7_fu_9463_p2);

assign or_ln785_8_fu_8653_p2 = (tmp_155_fu_8629_p3 | icmp_ln785_8_fu_8647_p2);

assign or_ln785_9_fu_10399_p2 = (tmp_167_fu_10375_p3 | icmp_ln785_9_fu_10393_p2);

assign or_ln785_fu_6658_p2 = (tmp_59_fu_6634_p3 | icmp_ln785_fu_6652_p2);

assign or_ln786_10_fu_10562_p2 = (xor_ln786_26_fu_10550_p2 | icmp_ln786_10_fu_10556_p2);

assign or_ln786_11_fu_11524_p2 = (xor_ln786_27_fu_11512_p2 | icmp_ln786_11_fu_11518_p2);

assign or_ln786_12_fu_9809_p2 = (xor_ln786_28_fu_9797_p2 | icmp_ln786_12_fu_9803_p2);

assign or_ln786_13_fu_11657_p2 = (xor_ln786_29_fu_11645_p2 | icmp_ln786_13_fu_11651_p2);

assign or_ln786_14_fu_11790_p2 = (xor_ln786_30_fu_11778_p2 | icmp_ln786_14_fu_11784_p2);

assign or_ln786_15_fu_11923_p2 = (xor_ln786_31_fu_11911_p2 | icmp_ln786_15_fu_11917_p2);

assign or_ln786_16_fu_7974_p2 = (and_ln786_17_fu_7968_p2 | and_ln781_fu_7963_p2);

assign or_ln786_17_fu_8133_p2 = (and_ln786_1_fu_8127_p2 | and_ln781_1_fu_8122_p2);

assign or_ln786_18_fu_8996_p2 = (and_ln786_2_fu_8990_p2 | and_ln781_2_fu_8985_p2);

assign or_ln786_19_fu_9165_p2 = (and_ln786_3_fu_9159_p2 | and_ln781_3_fu_9154_p2);

assign or_ln786_1_fu_6847_p2 = (xor_ln786_3_fu_6835_p2 | icmp_ln786_1_fu_6841_p2);

assign or_ln786_20_fu_10001_p2 = (and_ln786_4_fu_9995_p2 | and_ln781_4_fu_9990_p2);

assign or_ln786_21_fu_10160_p2 = (and_ln786_5_fu_10154_p2 | and_ln781_5_fu_10149_p2);

assign or_ln786_22_fu_11117_p2 = (and_ln786_6_fu_11111_p2 | and_ln781_6_fu_11106_p2);

assign or_ln786_23_fu_11276_p2 = (and_ln786_7_fu_11270_p2 | and_ln781_7_fu_11265_p2);

assign or_ln786_24_fu_12078_p2 = (and_ln786_8_fu_12072_p2 | and_ln781_8_fu_12067_p2);

assign or_ln786_25_fu_12237_p2 = (and_ln786_9_fu_12231_p2 | and_ln781_9_fu_12226_p2);

assign or_ln786_26_fu_12577_p2 = (and_ln786_10_fu_12571_p2 | and_ln781_10_fu_12566_p2);

assign or_ln786_27_fu_12736_p2 = (and_ln786_11_fu_12730_p2 | and_ln781_11_fu_12725_p2);

assign or_ln786_28_fu_12935_p2 = (and_ln786_12_fu_12929_p2 | and_ln781_12_fu_12924_p2);

assign or_ln786_29_fu_13094_p2 = (and_ln786_13_fu_13088_p2 | and_ln781_13_fu_13083_p2);

assign or_ln786_2_fu_7348_p2 = (xor_ln786_17_fu_7336_p2 | icmp_ln786_2_fu_7342_p2);

assign or_ln786_30_fu_13293_p2 = (and_ln786_14_fu_13287_p2 | and_ln781_14_fu_13282_p2);

assign or_ln786_31_fu_13452_p2 = (and_ln786_15_fu_13446_p2 | and_ln781_15_fu_13441_p2);

assign or_ln786_3_fu_7470_p2 = (xor_ln786_19_fu_7458_p2 | icmp_ln786_3_fu_7464_p2);

assign or_ln786_4_fu_7580_p2 = (xor_ln786_20_fu_7568_p2 | icmp_ln786_4_fu_7574_p2);

assign or_ln786_5_fu_8371_p2 = (xor_ln786_21_fu_8359_p2 | icmp_ln786_5_fu_8365_p2);

assign or_ln786_6_fu_9377_p2 = (xor_ln786_22_fu_9365_p2 | icmp_ln786_6_fu_9371_p2);

assign or_ln786_7_fu_9499_p2 = (xor_ln786_23_fu_9487_p2 | icmp_ln786_7_fu_9493_p2);

assign or_ln786_8_fu_8683_p2 = (xor_ln786_24_fu_8671_p2 | icmp_ln786_8_fu_8677_p2);

assign or_ln786_9_fu_10429_p2 = (xor_ln786_25_fu_10417_p2 | icmp_ln786_9_fu_10423_p2);

assign or_ln786_fu_6688_p2 = (xor_ln786_1_fu_6676_p2 | icmp_ln786_fu_6682_p2);

assign outStream_TDATA = outStream_V_data_1_data_out;

assign outStream_TDEST = outStream_V_dest_V_1_data_out;

assign outStream_TID = outStream_V_id_V_1_data_out;

assign outStream_TKEEP = outStream_V_keep_V_1_data_out;

assign outStream_TLAST = outStream_V_last_V_1_data_out;

assign outStream_TSTRB = outStream_V_strb_V_1_data_out;

assign outStream_TUSER = outStream_V_user_V_1_data_out;

assign outStream_TVALID = outStream_V_dest_V_1_state[1'd0];

assign outStream_V_data_1_ack_in = outStream_V_data_1_state[1'd1];

assign outStream_V_data_1_ack_out = outStream_TREADY;

assign outStream_V_data_1_load_A = (outStream_V_data_1_state_cmp_full & ~outStream_V_data_1_sel_wr);

assign outStream_V_data_1_load_B = (outStream_V_data_1_state_cmp_full & outStream_V_data_1_sel_wr);

assign outStream_V_data_1_sel = outStream_V_data_1_sel_rd;

assign outStream_V_data_1_state_cmp_full = ((outStream_V_data_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_data_1_vld_in = grp_out_stream_merge_fu_3927_outStream_TVALID;

assign outStream_V_data_1_vld_out = outStream_V_data_1_state[1'd0];

assign outStream_V_dest_V_1_ack_in = outStream_V_dest_V_1_state[1'd1];

assign outStream_V_dest_V_1_ack_out = outStream_TREADY;

assign outStream_V_dest_V_1_load_A = (outStream_V_dest_V_1_state_cmp_full & ~outStream_V_dest_V_1_sel_wr);

assign outStream_V_dest_V_1_load_B = (outStream_V_dest_V_1_state_cmp_full & outStream_V_dest_V_1_sel_wr);

assign outStream_V_dest_V_1_sel = outStream_V_dest_V_1_sel_rd;

assign outStream_V_dest_V_1_state_cmp_full = ((outStream_V_dest_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_dest_V_1_vld_in = grp_out_stream_merge_fu_3927_outStream_TVALID;

assign outStream_V_dest_V_1_vld_out = outStream_V_dest_V_1_state[1'd0];

assign outStream_V_id_V_1_ack_in = outStream_V_id_V_1_state[1'd1];

assign outStream_V_id_V_1_ack_out = outStream_TREADY;

assign outStream_V_id_V_1_load_A = (outStream_V_id_V_1_state_cmp_full & ~outStream_V_id_V_1_sel_wr);

assign outStream_V_id_V_1_load_B = (outStream_V_id_V_1_state_cmp_full & outStream_V_id_V_1_sel_wr);

assign outStream_V_id_V_1_sel = outStream_V_id_V_1_sel_rd;

assign outStream_V_id_V_1_state_cmp_full = ((outStream_V_id_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_id_V_1_vld_in = grp_out_stream_merge_fu_3927_outStream_TVALID;

assign outStream_V_id_V_1_vld_out = outStream_V_id_V_1_state[1'd0];

assign outStream_V_keep_V_1_ack_in = outStream_V_keep_V_1_state[1'd1];

assign outStream_V_keep_V_1_ack_out = outStream_TREADY;

assign outStream_V_keep_V_1_load_A = (outStream_V_keep_V_1_state_cmp_full & ~outStream_V_keep_V_1_sel_wr);

assign outStream_V_keep_V_1_load_B = (outStream_V_keep_V_1_state_cmp_full & outStream_V_keep_V_1_sel_wr);

assign outStream_V_keep_V_1_sel = outStream_V_keep_V_1_sel_rd;

assign outStream_V_keep_V_1_state_cmp_full = ((outStream_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_keep_V_1_vld_in = grp_out_stream_merge_fu_3927_outStream_TVALID;

assign outStream_V_keep_V_1_vld_out = outStream_V_keep_V_1_state[1'd0];

assign outStream_V_last_V_1_ack_in = outStream_V_last_V_1_state[1'd1];

assign outStream_V_last_V_1_ack_out = outStream_TREADY;

assign outStream_V_last_V_1_load_A = (outStream_V_last_V_1_state_cmp_full & ~outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_load_B = (outStream_V_last_V_1_state_cmp_full & outStream_V_last_V_1_sel_wr);

assign outStream_V_last_V_1_sel = outStream_V_last_V_1_sel_rd;

assign outStream_V_last_V_1_state_cmp_full = ((outStream_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_last_V_1_vld_in = grp_out_stream_merge_fu_3927_outStream_TVALID;

assign outStream_V_last_V_1_vld_out = outStream_V_last_V_1_state[1'd0];

assign outStream_V_strb_V_1_ack_in = outStream_V_strb_V_1_state[1'd1];

assign outStream_V_strb_V_1_ack_out = outStream_TREADY;

assign outStream_V_strb_V_1_load_A = (outStream_V_strb_V_1_state_cmp_full & ~outStream_V_strb_V_1_sel_wr);

assign outStream_V_strb_V_1_load_B = (outStream_V_strb_V_1_state_cmp_full & outStream_V_strb_V_1_sel_wr);

assign outStream_V_strb_V_1_sel = outStream_V_strb_V_1_sel_rd;

assign outStream_V_strb_V_1_state_cmp_full = ((outStream_V_strb_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_strb_V_1_vld_in = grp_out_stream_merge_fu_3927_outStream_TVALID;

assign outStream_V_strb_V_1_vld_out = outStream_V_strb_V_1_state[1'd0];

assign outStream_V_user_V_1_ack_in = outStream_V_user_V_1_state[1'd1];

assign outStream_V_user_V_1_ack_out = outStream_TREADY;

assign outStream_V_user_V_1_load_A = (outStream_V_user_V_1_state_cmp_full & ~outStream_V_user_V_1_sel_wr);

assign outStream_V_user_V_1_load_B = (outStream_V_user_V_1_state_cmp_full & outStream_V_user_V_1_sel_wr);

assign outStream_V_user_V_1_sel = outStream_V_user_V_1_sel_rd;

assign outStream_V_user_V_1_state_cmp_full = ((outStream_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign outStream_V_user_V_1_vld_in = grp_out_stream_merge_fu_3927_outStream_TVALID;

assign outStream_V_user_V_1_vld_out = outStream_V_user_V_1_state[1'd0];

assign p_Result_21_10_fu_11478_p4 = {{add_ln1192_46_fu_11446_p2[17:16]}};

assign p_Result_21_11_fu_9763_p4 = {{add_ln1192_50_fu_9732_p2[17:16]}};

assign p_Result_21_12_fu_11611_p4 = {{add_ln1192_54_fu_11579_p2[17:16]}};

assign p_Result_21_13_fu_11744_p4 = {{add_ln1192_58_fu_11712_p2[17:16]}};

assign p_Result_21_14_fu_11877_p4 = {{add_ln1192_62_fu_11845_p2[17:16]}};

assign p_Result_21_1_fu_6801_p4 = {{add_ln1192_6_fu_6769_p2[17:16]}};

assign p_Result_21_2_fu_7302_p4 = {{add_ln1192_10_fu_7270_p2[17:16]}};

assign p_Result_21_3_fu_7424_p4 = {{add_ln1192_14_fu_7392_p2[17:16]}};

assign p_Result_21_4_fu_7534_p4 = {{add_ln1192_18_fu_7503_p2[17:16]}};

assign p_Result_21_5_fu_8325_p4 = {{add_ln1192_22_fu_8293_p2[17:16]}};

assign p_Result_21_6_fu_9331_p4 = {{add_ln1192_26_fu_9299_p2[17:16]}};

assign p_Result_21_7_fu_9453_p4 = {{add_ln1192_30_fu_9421_p2[17:16]}};

assign p_Result_21_8_fu_8637_p4 = {{add_ln1192_34_fu_8606_p2[17:16]}};

assign p_Result_21_9_fu_10383_p4 = {{add_ln1192_38_fu_10351_p2[17:16]}};

assign p_Result_21_s_fu_10516_p4 = {{add_ln1192_42_fu_10484_p2[17:16]}};

assign p_Result_s_fu_6642_p4 = {{add_ln1192_2_fu_6611_p2[17:16]}};

assign row_idx_fu_5266_p2 = (ap_phi_mux_row_idx_0_phi_fu_3768_p4 + 3'd1);

assign row_idx_os_fu_5150_p2 = (ap_phi_mux_row_idx_0_phi_fu_3768_p4 + 3'd6);

assign select_ln130_10_fu_8269_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_5_V_1_fu_844);

assign select_ln130_11_fu_7637_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_5_2_fu_780);

assign select_ln130_12_fu_9275_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_6_V_1_fu_848);

assign select_ln130_13_fu_8391_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_6_2_fu_784);

assign select_ln130_14_fu_9397_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_7_V_1_fu_852);

assign select_ln130_15_fu_8492_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_7_2_fu_788);

assign select_ln130_16_fu_6342_p3 = ((icmp_ln130_fu_6283_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_8_V_1_fu_856);

assign select_ln130_17_fu_7738_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_8_2_fu_792);

assign select_ln130_18_fu_10316_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_9_V_1_fu_860);

assign select_ln130_19_fu_9519_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_9_2_fu_796);

assign select_ln130_1_fu_6396_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_0_2_fu_760);

assign select_ln130_20_fu_10449_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_10_s_fu_864);

assign select_ln130_21_fu_9620_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_10_2_fu_800);

assign select_ln130_22_fu_11411_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_11_s_fu_868);

assign select_ln130_23_fu_10582_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_11_2_fu_804);

assign select_ln130_24_fu_6369_p3 = ((icmp_ln130_fu_6283_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_12_s_fu_872);

assign select_ln130_25_fu_8740_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_12_2_fu_808);

assign select_ln130_26_fu_11544_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_13_s_fu_876);

assign select_ln130_27_fu_10681_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_13_2_fu_812);

assign select_ln130_28_fu_11677_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_14_s_fu_880);

assign select_ln130_29_fu_10780_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_14_2_fu_816);

assign select_ln130_2_fu_6745_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_1_V_1_fu_828);

assign select_ln130_30_fu_11810_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_15_s_fu_884);

assign select_ln130_31_fu_10881_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_15_2_fu_820);

assign select_ln130_3_fu_6497_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_1_2_fu_764);

assign select_ln130_4_fu_7246_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_2_V_1_fu_832);

assign select_ln130_5_fu_6867_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_2_2_fu_768);

assign select_ln130_6_fu_7368_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub1_val_output_3_V_1_fu_836);

assign select_ln130_7_fu_6968_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_3_2_fu_772);

assign select_ln130_8_fu_6315_p3 = ((icmp_ln130_fu_6283_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_4_V_1_fu_840);

assign select_ln130_9_fu_7069_p3 = ((icmp_ln130_reg_19154[0:0] === 1'b1) ? 16'd0 : sub0_val_output_V_4_2_fu_776);

assign select_ln130_fu_6288_p3 = ((icmp_ln130_fu_6283_p2[0:0] === 1'b1) ? 16'd0 : sub1_val_output_0_V_1_fu_824);

assign select_ln340_10_fu_11387_p3 = ((or_ln340_31_fu_11373_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_30_reg_19757);

assign select_ln340_11_fu_12292_p3 = ((or_ln340_34_fu_12278_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_33_reg_19873);

assign select_ln340_12_fu_9839_p3 = ((or_ln340_37_fu_9821_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_36_fu_9750_p2);

assign select_ln340_13_fu_12348_p3 = ((or_ln340_40_fu_12334_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_39_reg_19892);

assign select_ln340_14_fu_12383_p3 = ((or_ln340_43_fu_12369_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_42_reg_19911);

assign select_ln340_15_fu_12418_p3 = ((or_ln340_46_fu_12404_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_45_reg_19930);

assign select_ln340_16_fu_6485_p3 = ((or_ln340_fu_6463_p2[0:0] === 1'b1) ? select_ln340_fu_6469_p3 : sub0_val_output_0_V_1_fu_6477_p3);

assign select_ln340_17_fu_7980_p3 = ((or_ln786_16_fu_7974_p2[0:0] === 1'b1) ? sext_ln415_fu_7897_p1 : 16'd32768);

assign select_ln340_18_fu_6570_p3 = ((xor_ln340_19_fu_6552_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_1_V_fu_6526_p2);

assign select_ln340_19_fu_7201_p3 = ((or_ln340_4_fu_7187_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_3_reg_19234);

assign select_ln340_1_fu_6718_p3 = ((or_ln340_1_fu_6700_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_fu_6629_p2);

assign select_ln340_20_fu_6734_p3 = ((or_ln340_2_fu_6712_p2[0:0] === 1'b1) ? select_ln340_1_fu_6718_p3 : select_ln388_fu_6726_p3);

assign select_ln340_21_fu_8139_p3 = ((or_ln786_17_fu_8133_p2[0:0] === 1'b1) ? sext_ln415_1_fu_8056_p1 : 16'd32768);

assign select_ln340_22_fu_6940_p3 = ((xor_ln340_21_fu_6922_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_2_V_fu_6896_p2);

assign select_ln340_23_fu_6586_p3 = ((or_ln340_3_fu_6564_p2[0:0] === 1'b1) ? select_ln340_18_fu_6570_p3 : sub0_val_output_1_V_1_fu_6578_p3);

assign select_ln340_24_fu_9002_p3 = ((or_ln786_18_fu_8996_p2[0:0] === 1'b1) ? sext_ln415_2_fu_8919_p1 : 16'd32768);

assign select_ln340_25_fu_7041_p3 = ((xor_ln340_23_fu_7023_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_3_V_fu_6997_p2);

assign select_ln340_26_fu_7214_p3 = ((or_ln340_5_fu_7196_p2[0:0] === 1'b1) ? select_ln340_19_fu_7201_p3 : select_ln388_17_fu_7208_p3);

assign select_ln340_27_fu_9171_p3 = ((or_ln786_19_fu_9165_p2[0:0] === 1'b1) ? sext_ln415_3_fu_9088_p1 : 16'd32768);

assign select_ln340_28_fu_7142_p3 = ((xor_ln340_25_fu_7124_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_4_V_fu_7098_p2);

assign select_ln340_29_fu_6956_p3 = ((or_ln340_6_fu_6934_p2[0:0] === 1'b1) ? select_ln340_22_fu_6940_p3 : sub0_val_output_2_V_1_fu_6948_p3);

assign select_ln340_2_fu_8168_p3 = ((or_ln340_7_fu_8154_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_6_reg_19332);

assign select_ln340_30_fu_10007_p3 = ((or_ln786_20_fu_10001_p2[0:0] === 1'b1) ? sext_ln415_4_fu_9924_p1 : 16'd32768);

assign select_ln340_31_fu_7710_p3 = ((xor_ln340_27_fu_7692_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_5_V_fu_7666_p2);

assign select_ln340_32_fu_8181_p3 = ((or_ln340_8_fu_8163_p2[0:0] === 1'b1) ? select_ln340_2_fu_8168_p3 : select_ln388_2_fu_8175_p3);

assign select_ln340_33_fu_10166_p3 = ((or_ln786_21_fu_10160_p2[0:0] === 1'b1) ? sext_ln415_5_fu_10083_p1 : 16'd32768);

assign select_ln340_34_fu_8464_p3 = ((xor_ln340_29_fu_8446_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_6_V_fu_8420_p2);

assign select_ln340_35_fu_7057_p3 = ((or_ln340_9_fu_7035_p2[0:0] === 1'b1) ? select_ln340_25_fu_7041_p3 : sub0_val_output_3_V_1_fu_7049_p3);

assign select_ln340_36_fu_11123_p3 = ((or_ln786_22_fu_11117_p2[0:0] === 1'b1) ? sext_ln415_6_fu_11040_p1 : 16'd32768);

assign select_ln340_37_fu_8565_p3 = ((xor_ln340_31_fu_8547_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_7_V_fu_8521_p2);

assign select_ln340_38_fu_8237_p3 = ((or_ln340_11_fu_8219_p2[0:0] === 1'b1) ? select_ln340_3_fu_8224_p3 : select_ln388_3_fu_8231_p3);

assign select_ln340_39_fu_11282_p3 = ((or_ln786_23_fu_11276_p2[0:0] === 1'b1) ? sext_ln415_7_fu_11199_p1 : 16'd32768);

assign select_ln340_3_fu_8224_p3 = ((or_ln340_10_fu_8210_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_9_reg_19356);

assign select_ln340_40_fu_7811_p3 = ((xor_ln340_33_fu_7793_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_8_V_fu_7767_p2);

assign select_ln340_41_fu_7158_p3 = ((or_ln340_12_fu_7136_p2[0:0] === 1'b1) ? select_ln340_28_fu_7142_p3 : sub0_val_output_4_V_1_fu_7150_p3);

assign select_ln340_42_fu_12084_p3 = ((or_ln786_24_fu_12078_p2[0:0] === 1'b1) ? sext_ln415_8_fu_12001_p1 : 16'd32768);

assign select_ln340_43_fu_9592_p3 = ((xor_ln340_35_fu_9574_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_9_V_fu_9548_p2);

assign select_ln340_44_fu_7626_p3 = ((or_ln340_14_fu_7604_p2[0:0] === 1'b1) ? select_ln340_4_fu_7610_p3 : select_ln388_4_fu_7618_p3);

assign select_ln340_45_fu_12243_p3 = ((or_ln786_25_fu_12237_p2[0:0] === 1'b1) ? sext_ln415_9_fu_12160_p1 : 16'd32768);

assign select_ln340_46_fu_9691_p3 = ((xor_ln340_37_fu_9673_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_10_s_fu_9648_p2);

assign select_ln340_47_fu_7726_p3 = ((or_ln340_15_fu_7704_p2[0:0] === 1'b1) ? select_ln340_31_fu_7710_p3 : sub0_val_output_5_V_1_fu_7718_p3);

assign select_ln340_48_fu_12583_p3 = ((or_ln786_26_fu_12577_p2[0:0] === 1'b1) ? sext_ln415_10_fu_12500_p1 : 16'd32768);

assign select_ln340_49_fu_10653_p3 = ((xor_ln340_39_fu_10635_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_11_s_fu_10610_p2);

assign select_ln340_4_fu_7610_p3 = ((or_ln340_13_fu_7592_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_12_fu_7521_p2);

assign select_ln340_50_fu_9243_p3 = ((or_ln340_17_fu_9225_p2[0:0] === 1'b1) ? select_ln340_5_fu_9230_p3 : select_ln388_5_fu_9237_p3);

assign select_ln340_51_fu_12742_p3 = ((or_ln786_27_fu_12736_p2[0:0] === 1'b1) ? sext_ln415_11_fu_12659_p1 : 16'd32768);

assign select_ln340_52_fu_8813_p3 = ((xor_ln340_41_fu_8795_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_12_s_fu_8769_p2);

assign select_ln340_53_fu_8480_p3 = ((or_ln340_18_fu_8458_p2[0:0] === 1'b1) ? select_ln340_34_fu_8464_p3 : sub0_val_output_6_V_1_fu_8472_p3);

assign select_ln340_54_fu_12941_p3 = ((or_ln786_28_fu_12935_p2[0:0] === 1'b1) ? sext_ln415_12_fu_12858_p1 : 16'd32768);

assign select_ln340_55_fu_10752_p3 = ((xor_ln340_43_fu_10734_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_13_s_fu_10709_p2);

assign select_ln340_56_fu_10218_p3 = ((or_ln340_20_fu_10200_p2[0:0] === 1'b1) ? select_ln340_6_fu_10205_p3 : select_ln388_6_fu_10212_p3);

assign select_ln340_57_fu_13100_p3 = ((or_ln786_29_fu_13094_p2[0:0] === 1'b1) ? sext_ln415_13_fu_13017_p1 : 16'd32768);

assign select_ln340_58_fu_10853_p3 = ((xor_ln340_45_fu_10835_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_14_s_fu_10809_p2);

assign select_ln340_59_fu_8581_p3 = ((or_ln340_21_fu_8559_p2[0:0] === 1'b1) ? select_ln340_37_fu_8565_p3 : sub0_val_output_7_V_1_fu_8573_p3);

assign select_ln340_5_fu_9230_p3 = ((or_ln340_16_fu_9216_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_15_reg_19483);

assign select_ln340_60_fu_13299_p3 = ((or_ln786_30_fu_13293_p2[0:0] === 1'b1) ? sext_ln415_14_fu_13216_p1 : 16'd32768);

assign select_ln340_61_fu_10954_p3 = ((xor_ln340_47_fu_10936_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_15_s_fu_10910_p2);

assign select_ln340_62_fu_10284_p3 = ((or_ln340_23_fu_10266_p2[0:0] === 1'b1) ? select_ln340_7_fu_10271_p3 : select_ln388_7_fu_10278_p3);

assign select_ln340_63_fu_13458_p3 = ((or_ln786_31_fu_13452_p2[0:0] === 1'b1) ? sext_ln415_15_fu_13375_p1 : 16'd32768);

assign select_ln340_64_fu_7827_p3 = ((or_ln340_24_fu_7805_p2[0:0] === 1'b1) ? select_ln340_40_fu_7811_p3 : sub0_val_output_8_V_1_fu_7819_p3);

assign select_ln340_65_fu_8729_p3 = ((or_ln340_26_fu_8707_p2[0:0] === 1'b1) ? select_ln340_8_fu_8713_p3 : select_ln388_8_fu_8721_p3);

assign select_ln340_66_fu_9608_p3 = ((or_ln340_27_fu_9586_p2[0:0] === 1'b1) ? select_ln340_43_fu_9592_p3 : sub0_val_output_9_V_1_fu_9600_p3);

assign select_ln340_67_fu_11344_p3 = ((or_ln340_29_fu_11326_p2[0:0] === 1'b1) ? select_ln340_9_fu_11331_p3 : select_ln388_9_fu_11338_p3);

assign select_ln340_68_fu_9707_p3 = ((or_ln340_30_fu_9685_p2[0:0] === 1'b1) ? select_ln340_46_fu_9691_p3 : sub0_val_output_10_1_fu_9699_p3);

assign select_ln340_69_fu_11400_p3 = ((or_ln340_32_fu_11382_p2[0:0] === 1'b1) ? select_ln340_10_fu_11387_p3 : select_ln388_10_fu_11394_p3);

assign select_ln340_6_fu_10205_p3 = ((or_ln340_19_fu_10191_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_18_reg_19604);

assign select_ln340_70_fu_10669_p3 = ((or_ln340_33_fu_10647_p2[0:0] === 1'b1) ? select_ln340_49_fu_10653_p3 : sub0_val_output_11_1_fu_10661_p3);

assign select_ln340_71_fu_12305_p3 = ((or_ln340_35_fu_12287_p2[0:0] === 1'b1) ? select_ln340_11_fu_12292_p3 : select_ln388_11_fu_12299_p3);

assign select_ln340_72_fu_8829_p3 = ((or_ln340_36_fu_8807_p2[0:0] === 1'b1) ? select_ln340_52_fu_8813_p3 : sub0_val_output_12_1_fu_8821_p3);

assign select_ln340_73_fu_9855_p3 = ((or_ln340_38_fu_9833_p2[0:0] === 1'b1) ? select_ln340_12_fu_9839_p3 : select_ln388_12_fu_9847_p3);

assign select_ln340_74_fu_10768_p3 = ((or_ln340_39_fu_10746_p2[0:0] === 1'b1) ? select_ln340_55_fu_10752_p3 : sub0_val_output_13_1_fu_10760_p3);

assign select_ln340_75_fu_12361_p3 = ((or_ln340_41_fu_12343_p2[0:0] === 1'b1) ? select_ln340_13_fu_12348_p3 : select_ln388_13_fu_12355_p3);

assign select_ln340_76_fu_10869_p3 = ((or_ln340_42_fu_10847_p2[0:0] === 1'b1) ? select_ln340_58_fu_10853_p3 : sub0_val_output_14_1_fu_10861_p3);

assign select_ln340_77_fu_12396_p3 = ((or_ln340_44_fu_12378_p2[0:0] === 1'b1) ? select_ln340_14_fu_12383_p3 : select_ln388_14_fu_12390_p3);

assign select_ln340_78_fu_10970_p3 = ((or_ln340_45_fu_10948_p2[0:0] === 1'b1) ? select_ln340_61_fu_10954_p3 : sub0_val_output_15_1_fu_10962_p3);

assign select_ln340_79_fu_12431_p3 = ((or_ln340_47_fu_12413_p2[0:0] === 1'b1) ? select_ln340_15_fu_12418_p3 : select_ln388_15_fu_12425_p3);

assign select_ln340_7_fu_10271_p3 = ((or_ln340_22_fu_10257_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_21_reg_19628);

assign select_ln340_8_fu_8713_p3 = ((or_ln340_25_fu_8695_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_24_fu_8624_p2);

assign select_ln340_9_fu_11331_p3 = ((or_ln340_28_fu_11317_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_27_reg_19738);

assign select_ln340_fu_6469_p3 = ((xor_ln340_16_fu_6451_p2[0:0] === 1'b1) ? 16'd32767 : sub0_val_output_0_V_fu_6425_p2);

assign select_ln388_10_fu_11394_p3 = ((and_ln786_37_reg_19769[0:0] === 1'b1) ? 16'd32768 : add_ln703_30_reg_19757);

assign select_ln388_11_fu_12299_p3 = ((and_ln786_39_reg_19885[0:0] === 1'b1) ? 16'd32768 : add_ln703_33_reg_19873);

assign select_ln388_12_fu_9847_p3 = ((and_ln786_41_fu_9815_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_36_fu_9750_p2);

assign select_ln388_13_fu_12355_p3 = ((and_ln786_43_reg_19904[0:0] === 1'b1) ? 16'd32768 : add_ln703_39_reg_19892);

assign select_ln388_14_fu_12390_p3 = ((and_ln786_45_reg_19923[0:0] === 1'b1) ? 16'd32768 : add_ln703_42_reg_19911);

assign select_ln388_15_fu_12425_p3 = ((and_ln786_47_reg_19942[0:0] === 1'b1) ? 16'd32768 : add_ln703_45_reg_19930);

assign select_ln388_17_fu_7208_p3 = ((and_ln786_19_reg_19246[0:0] === 1'b1) ? 16'd32768 : add_ln703_3_reg_19234);

assign select_ln388_2_fu_8175_p3 = ((and_ln786_21_reg_19344[0:0] === 1'b1) ? 16'd32768 : add_ln703_6_reg_19332);

assign select_ln388_3_fu_8231_p3 = ((and_ln786_23_reg_19368[0:0] === 1'b1) ? 16'd32768 : add_ln703_9_reg_19356);

assign select_ln388_4_fu_7618_p3 = ((and_ln786_25_fu_7586_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_12_fu_7521_p2);

assign select_ln388_5_fu_9237_p3 = ((and_ln786_27_reg_19495[0:0] === 1'b1) ? 16'd32768 : add_ln703_15_reg_19483);

assign select_ln388_6_fu_10212_p3 = ((and_ln786_29_reg_19616[0:0] === 1'b1) ? 16'd32768 : add_ln703_18_reg_19604);

assign select_ln388_7_fu_10278_p3 = ((and_ln786_31_reg_19640[0:0] === 1'b1) ? 16'd32768 : add_ln703_21_reg_19628);

assign select_ln388_8_fu_8721_p3 = ((and_ln786_33_fu_8689_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_24_fu_8624_p2);

assign select_ln388_9_fu_11338_p3 = ((and_ln786_35_reg_19750[0:0] === 1'b1) ? 16'd32768 : add_ln703_27_reg_19738);

assign select_ln388_fu_6726_p3 = ((and_ln786_16_fu_6694_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_fu_6629_p2);

assign select_ln68_fu_5905_p3 = ((icmp_ln71_reg_14466[0:0] === 1'b1) ? row_idx_reg_14461 : row_idx_0_reg_3764);

assign select_ln71_1_fu_5418_p3 = ((and_ln80_3_fu_5370_p2[0:0] === 1'b1) ? and_ln80_4_fu_5412_p2 : and_ln80_1_fu_5358_p2);

assign select_ln71_2_fu_5434_p3 = ((and_ln80_3_fu_5370_p2[0:0] === 1'b1) ? col_idx_fu_5376_p2 : select_ln80_2_fu_5278_p3);

assign select_ln71_3_fu_5587_p3 = ((and_ln80_3_reg_14494[0:0] === 1'b1) ? select_ln80_10_fu_5553_p3 : select_ln80_7_fu_5526_p3);

assign select_ln71_4_fu_5600_p3 = ((and_ln80_3_reg_14494[0:0] === 1'b1) ? add_ln216_2_fu_5594_p2 : select_ln80_8_fu_5532_p3);

assign select_ln71_5_fu_5613_p3 = ((and_ln80_3_reg_14494[0:0] === 1'b1) ? add_ln216_3_fu_5607_p2 : select_ln80_9_fu_5538_p3);

assign select_ln71_6_fu_5626_p3 = ((and_ln80_3_reg_14494[0:0] === 1'b1) ? or_ln183_1_fu_5620_p2 : and_ln80_2_fu_5544_p2);

assign select_ln71_7_fu_6259_p3 = ((icmp_ln71_reg_14466[0:0] === 1'b1) ? 11'd1 : add_ln71_1_reg_14735);

assign select_ln71_fu_5388_p3 = ((or_ln71_fu_5382_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_input_ch_idx_0_phi_fu_3802_p4);

assign select_ln80_10_fu_5553_p3 = ((and_ln80_4_reg_14512[0:0] === 1'b1) ? add_ln82_1_fu_5548_p2 : 9'd0);

assign select_ln80_11_fu_5426_p3 = ((and_ln80_4_fu_5412_p2[0:0] === 1'b1) ? select_ln80_4_fu_5316_p3 : 3'd0);

assign select_ln80_1_fu_5204_p3 = ((and_ln80_fu_5184_p2[0:0] === 1'b1) ? row_idx_os_fu_5150_p2 : 3'd0);

assign select_ln80_2_fu_5278_p3 = ((icmp_ln71_fu_5272_p2[0:0] === 1'b1) ? 9'd0 : ap_phi_mux_col_idx_assign_phi_fu_3791_p4);

assign select_ln80_3_fu_5302_p3 = ((icmp_ln71_fu_5272_p2[0:0] === 1'b1) ? icmp_ln80_2_fu_5296_p2 : icmp_ln80_fu_5144_p2);

assign select_ln80_4_fu_5316_p3 = ((icmp_ln71_fu_5272_p2[0:0] === 1'b1) ? add_ln83_fu_5310_p2 : row_idx_os_fu_5150_p2);

assign select_ln80_5_fu_5330_p3 = ((icmp_ln71_fu_5272_p2[0:0] === 1'b1) ? icmp_ln93_1_fu_5324_p2 : icmp_ln93_fu_5156_p2);

assign select_ln80_6_fu_5344_p3 = ((icmp_ln71_fu_5272_p2[0:0] === 1'b1) ? icmp_ln95_1_fu_5338_p2 : icmp_ln95_fu_5162_p2);

assign select_ln80_7_fu_5526_p3 = ((icmp_ln71_reg_14466[0:0] === 1'b1) ? 9'd0 : select_ln80_reg_14432);

assign select_ln80_8_fu_5532_p3 = ((icmp_ln71_reg_14466[0:0] === 1'b1) ? 9'd1 : add_ln216_reg_14437);

assign select_ln80_9_fu_5538_p3 = ((icmp_ln71_reg_14466[0:0] === 1'b1) ? 9'd2 : add_ln216_1_reg_14442);

assign select_ln80_fu_5196_p3 = ((and_ln80_fu_5184_p2[0:0] === 1'b1) ? add_ln82_fu_5190_p2 : 9'd0);

assign sext_ln203_1_fu_5735_p1 = $signed(add_ln203_1_fu_5730_p2);

assign sext_ln203_fu_4866_p1 = $signed(add_ln203_fu_4861_p2);

assign sext_ln216_1_fu_5838_p1 = $signed(add_ln216_5_fu_5833_p2);

assign sext_ln216_fu_5825_p1 = $signed(add_ln216_4_fu_5820_p2);

assign sext_ln415_10_fu_12500_p1 = add_ln415_10_fu_12494_p2;

assign sext_ln415_11_fu_12659_p1 = add_ln415_11_fu_12653_p2;

assign sext_ln415_12_fu_12858_p1 = add_ln415_12_fu_12852_p2;

assign sext_ln415_13_fu_13017_p1 = add_ln415_13_fu_13011_p2;

assign sext_ln415_14_fu_13216_p1 = add_ln415_14_fu_13210_p2;

assign sext_ln415_15_fu_13375_p1 = add_ln415_15_fu_13369_p2;

assign sext_ln415_1_fu_8056_p1 = add_ln415_1_fu_8050_p2;

assign sext_ln415_2_fu_8919_p1 = add_ln415_2_fu_8913_p2;

assign sext_ln415_3_fu_9088_p1 = add_ln415_3_fu_9082_p2;

assign sext_ln415_4_fu_9924_p1 = add_ln415_4_fu_9918_p2;

assign sext_ln415_5_fu_10083_p1 = add_ln415_5_fu_10077_p2;

assign sext_ln415_6_fu_11040_p1 = add_ln415_6_fu_11034_p2;

assign sext_ln415_7_fu_11199_p1 = add_ln415_7_fu_11193_p2;

assign sext_ln415_8_fu_12001_p1 = add_ln415_8_fu_11995_p2;

assign sext_ln415_9_fu_12160_p1 = add_ln415_9_fu_12154_p2;

assign sext_ln415_fu_7897_p1 = add_ln415_fu_7891_p2;

assign sext_ln703_10_fu_6752_p1 = select_ln340_23_reg_19216;

assign sext_ln703_11_fu_6755_p1 = select_ln130_2_fu_6745_p3;

assign sext_ln703_12_fu_6765_p1 = $signed(add_ln1192_5_fu_6759_p2);

assign sext_ln703_13_fu_5017_p1 = $signed(kernel_bias_fp_15_V_1_fu_688);

assign sext_ln703_14_fu_5021_p1 = $signed(kernel_bias_fp_14_V_2_fu_692);

assign sext_ln703_15_fu_5025_p1 = $signed(kernel_bias_fp_15_V_2_fu_696);

assign sext_ln703_16_fu_6874_p1 = select_ln130_5_fu_6867_p3;

assign sext_ln703_17_fu_6878_p1 = reg_4760;

assign sext_ln703_18_fu_7253_p1 = select_ln340_29_reg_19253;

assign sext_ln703_19_fu_7256_p1 = select_ln130_4_fu_7246_p3;

assign sext_ln703_1_fu_6407_p0 = grp_window_macc_fu_3839_ap_return;

assign sext_ln703_1_fu_6407_p1 = sext_ln703_1_fu_6407_p0;

assign sext_ln703_20_fu_7266_p1 = $signed(add_ln1192_9_fu_7260_p2);

assign sext_ln703_21_fu_5029_p1 = $signed(kernel_bias_fp_14_V_3_fu_700);

assign sext_ln703_22_fu_5033_p1 = $signed(kernel_bias_fp_15_V_3_fu_704);

assign sext_ln703_23_fu_5037_p1 = $signed(kernel_bias_fp_14_V_4_fu_708);

assign sext_ln703_24_fu_6975_p1 = select_ln130_7_fu_6968_p3;

assign sext_ln703_25_fu_6979_p1 = reg_4764;

assign sext_ln703_26_fu_7375_p1 = select_ln340_35_reg_19259;

assign sext_ln703_27_fu_7378_p1 = select_ln130_6_fu_7368_p3;

assign sext_ln703_28_fu_7388_p1 = $signed(add_ln1192_13_fu_7382_p2);

assign sext_ln703_29_fu_5041_p1 = $signed(kernel_bias_fp_15_V_4_fu_712);

assign sext_ln703_2_fu_6595_p1 = select_ln340_16_reg_19210;

assign sext_ln703_30_fu_5045_p1 = $signed(kernel_bias_fp_14_V_5_fu_716);

assign sext_ln703_31_fu_5049_p1 = $signed(kernel_bias_fp_15_V_5_fu_720);

assign sext_ln703_32_fu_7076_p1 = select_ln130_9_fu_7069_p3;

assign sext_ln703_33_fu_7080_p0 = grp_window_macc_fu_3839_ap_return;

assign sext_ln703_33_fu_7080_p1 = sext_ln703_33_fu_7080_p0;

assign sext_ln703_34_fu_7487_p1 = select_ln340_41_reg_19265;

assign sext_ln703_35_fu_7490_p1 = select_ln130_8_reg_19192;

assign sext_ln703_36_fu_7499_p1 = $signed(add_ln1192_17_fu_7493_p2);

assign sext_ln703_37_fu_5053_p1 = $signed(kernel_bias_fp_14_V_6_fu_724);

assign sext_ln703_38_fu_5057_p1 = $signed(kernel_bias_fp_15_V_6_fu_728);

assign sext_ln703_39_fu_5061_p1 = $signed(kernel_bias_fp_14_V_7_fu_732);

assign sext_ln703_3_fu_6598_p1 = select_ln130_reg_19186;

assign sext_ln703_40_fu_7644_p1 = select_ln130_11_fu_7637_p3;

assign sext_ln703_41_fu_7648_p1 = reg_4768;

assign sext_ln703_42_fu_8276_p1 = select_ln340_47_reg_19382;

assign sext_ln703_43_fu_8279_p1 = select_ln130_10_fu_8269_p3;

assign sext_ln703_44_fu_8289_p1 = $signed(add_ln1192_21_fu_8283_p2);

assign sext_ln703_45_fu_5065_p1 = $signed(kernel_bias_fp_15_V_7_fu_736);

assign sext_ln703_46_fu_8398_p1 = select_ln130_13_fu_8391_p3;

assign sext_ln703_47_fu_8402_p1 = reg_4760;

assign sext_ln703_48_fu_9282_p1 = select_ln340_53_reg_19502;

assign sext_ln703_49_fu_9285_p1 = select_ln130_12_fu_9275_p3;

assign sext_ln703_4_fu_6607_p1 = $signed(add_ln1192_1_fu_6601_p2);

assign sext_ln703_50_fu_9295_p1 = $signed(add_ln1192_25_fu_9289_p2);

assign sext_ln703_51_fu_8499_p1 = select_ln130_15_fu_8492_p3;

assign sext_ln703_52_fu_8503_p1 = reg_4764;

assign sext_ln703_53_fu_9404_p1 = select_ln340_59_reg_19508;

assign sext_ln703_54_fu_9407_p1 = select_ln130_14_fu_9397_p3;

assign sext_ln703_55_fu_9417_p1 = $signed(add_ln1192_29_fu_9411_p2);

assign sext_ln703_56_fu_7745_p1 = select_ln130_17_fu_7738_p3;

assign sext_ln703_57_fu_7749_p0 = grp_window_macc_fu_3839_ap_return;

assign sext_ln703_57_fu_7749_p1 = sext_ln703_57_fu_7749_p0;

assign sext_ln703_58_fu_8590_p1 = select_ln340_64_reg_19388;

assign sext_ln703_59_fu_8593_p1 = select_ln130_16_reg_19198;

assign sext_ln703_5_fu_5005_p1 = $signed(kernel_bias_fp_14_V_fu_676);

assign sext_ln703_60_fu_8602_p1 = $signed(add_ln1192_33_fu_8596_p2);

assign sext_ln703_61_fu_9526_p1 = select_ln130_19_fu_9519_p3;

assign sext_ln703_62_fu_9530_p1 = reg_4768;

assign sext_ln703_63_fu_10334_p1 = select_ln340_66_reg_19647;

assign sext_ln703_64_fu_10337_p1 = select_ln130_18_fu_10316_p3;

assign sext_ln703_65_fu_10347_p1 = $signed(add_ln1192_37_fu_10341_p2);

assign sext_ln703_66_fu_9627_p1 = select_ln130_21_fu_9620_p3;

assign sext_ln703_67_fu_9631_p1 = tmp_35_reg_19394;

assign sext_ln703_68_fu_10467_p1 = select_ln340_68_reg_19653;

assign sext_ln703_69_fu_10470_p1 = select_ln130_20_fu_10449_p3;

assign sext_ln703_6_fu_5009_p1 = $signed(kernel_bias_fp_15_V_fu_680);

assign sext_ln703_70_fu_10480_p1 = $signed(add_ln1192_41_fu_10474_p2);

assign sext_ln703_71_fu_10589_p1 = select_ln130_23_fu_10582_p3;

assign sext_ln703_72_fu_10593_p1 = tmp_37_reg_19400;

assign sext_ln703_73_fu_11429_p1 = select_ln340_70_reg_19776;

assign sext_ln703_74_fu_11432_p1 = select_ln130_22_fu_11411_p3;

assign sext_ln703_75_fu_11442_p1 = $signed(add_ln1192_45_fu_11436_p2);

assign sext_ln703_76_fu_8747_p1 = select_ln130_25_fu_8740_p3;

assign sext_ln703_77_fu_8751_p0 = grp_window_macc_fu_3839_ap_return;

assign sext_ln703_77_fu_8751_p1 = sext_ln703_77_fu_8751_p0;

assign sext_ln703_78_fu_9716_p1 = select_ln340_72_reg_19521;

assign sext_ln703_79_fu_9719_p1 = select_ln130_24_reg_19204;

assign sext_ln703_7_fu_5013_p1 = $signed(kernel_bias_fp_14_V_1_fu_684);

assign sext_ln703_80_fu_9728_p1 = $signed(add_ln1192_49_fu_9722_p2);

assign sext_ln703_81_fu_10688_p1 = select_ln130_27_fu_10681_p3;

assign sext_ln703_82_fu_10692_p1 = tmp_41_reg_19527;

assign sext_ln703_83_fu_11562_p1 = select_ln340_74_reg_19782;

assign sext_ln703_84_fu_11565_p1 = select_ln130_26_fu_11544_p3;

assign sext_ln703_85_fu_11575_p1 = $signed(add_ln1192_53_fu_11569_p2);

assign sext_ln703_86_fu_10787_p1 = select_ln130_29_fu_10780_p3;

assign sext_ln703_87_fu_10791_p1 = reg_4760;

assign sext_ln703_88_fu_11695_p1 = select_ln340_76_reg_19788;

assign sext_ln703_89_fu_11698_p1 = select_ln130_28_fu_11677_p3;

assign sext_ln703_8_fu_6504_p1 = select_ln130_3_fu_6497_p3;

assign sext_ln703_90_fu_11708_p1 = $signed(add_ln1192_57_fu_11702_p2);

assign sext_ln703_91_fu_10888_p1 = select_ln130_31_fu_10881_p3;

assign sext_ln703_92_fu_10892_p1 = reg_4764;

assign sext_ln703_93_fu_11828_p1 = select_ln340_78_reg_19794;

assign sext_ln703_94_fu_11831_p1 = select_ln130_30_fu_11810_p3;

assign sext_ln703_95_fu_11841_p1 = $signed(add_ln1192_61_fu_11835_p2);

assign sext_ln703_9_fu_6508_p0 = grp_window_macc_fu_3861_ap_return;

assign sext_ln703_9_fu_6508_p1 = sext_ln703_9_fu_6508_p0;

assign sext_ln703_fu_6403_p1 = select_ln130_1_fu_6396_p3;

assign sext_ln718_10_fu_12455_p1 = $signed(trunc_ln708_9_fu_12446_p4);

assign sext_ln718_11_fu_12614_p1 = $signed(trunc_ln708_10_fu_12605_p4);

assign sext_ln718_12_fu_12813_p1 = $signed(trunc_ln708_11_fu_12804_p4);

assign sext_ln718_13_fu_12972_p1 = $signed(trunc_ln708_12_fu_12963_p4);

assign sext_ln718_14_fu_13171_p1 = $signed(trunc_ln708_13_fu_13162_p4);

assign sext_ln718_15_fu_13330_p1 = $signed(trunc_ln708_14_fu_13321_p4);

assign sext_ln718_1_fu_8011_p1 = $signed(trunc_ln3_fu_8002_p4);

assign sext_ln718_2_fu_8874_p1 = $signed(trunc_ln708_1_fu_8865_p4);

assign sext_ln718_3_fu_9043_p1 = $signed(trunc_ln708_2_fu_9034_p4);

assign sext_ln718_4_fu_9879_p1 = $signed(trunc_ln708_3_fu_9870_p4);

assign sext_ln718_5_fu_10038_p1 = $signed(trunc_ln708_4_fu_10029_p4);

assign sext_ln718_6_fu_10995_p1 = $signed(trunc_ln708_5_fu_10986_p4);

assign sext_ln718_7_fu_11154_p1 = $signed(trunc_ln708_6_fu_11145_p4);

assign sext_ln718_8_fu_11956_p1 = $signed(trunc_ln708_7_fu_11947_p4);

assign sext_ln718_9_fu_12115_p1 = $signed(trunc_ln708_8_fu_12106_p4);

assign sext_ln718_fu_7852_p1 = $signed(trunc_ln708_s_fu_7843_p4);

assign shl_ln139_fu_5460_p2 = select_ln71_fu_5388_p3 << 2'd1;

assign shl_ln203_fu_4813_p2 = k_0_reg_3664 << 5'd2;

assign sub0_val_output_0_V_1_fu_6477_p3 = ((and_ln786_fu_6445_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_0_V_fu_6425_p2);

assign sub0_val_output_0_V_fu_6425_p0 = grp_window_macc_fu_3839_ap_return;

assign sub0_val_output_0_V_fu_6425_p2 = ($signed(sub0_val_output_0_V_fu_6425_p0) + $signed(select_ln130_1_fu_6396_p3));

assign sub0_val_output_10_1_fu_9699_p3 = ((and_ln786_36_fu_9667_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_10_s_fu_9648_p2);

assign sub0_val_output_10_s_fu_9648_p2 = ($signed(select_ln130_21_fu_9620_p3) + $signed(tmp_35_reg_19394));

assign sub0_val_output_11_1_fu_10661_p3 = ((and_ln786_38_fu_10629_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_11_s_fu_10610_p2);

assign sub0_val_output_11_s_fu_10610_p2 = ($signed(select_ln130_23_fu_10582_p3) + $signed(tmp_37_reg_19400));

assign sub0_val_output_12_1_fu_8821_p3 = ((and_ln786_40_fu_8789_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_12_s_fu_8769_p2);

assign sub0_val_output_12_s_fu_8769_p1 = grp_window_macc_fu_3839_ap_return;

assign sub0_val_output_12_s_fu_8769_p2 = ($signed(select_ln130_25_fu_8740_p3) + $signed(sub0_val_output_12_s_fu_8769_p1));

assign sub0_val_output_13_1_fu_10760_p3 = ((and_ln786_42_fu_10728_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_13_s_fu_10709_p2);

assign sub0_val_output_13_s_fu_10709_p2 = ($signed(select_ln130_27_fu_10681_p3) + $signed(tmp_41_reg_19527));

assign sub0_val_output_14_1_fu_10861_p3 = ((and_ln786_44_fu_10829_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_14_s_fu_10809_p2);

assign sub0_val_output_14_s_fu_10809_p2 = ($signed(select_ln130_29_fu_10780_p3) + $signed(reg_4760));

assign sub0_val_output_15_1_fu_10962_p3 = ((and_ln786_46_fu_10930_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_15_s_fu_10910_p2);

assign sub0_val_output_15_s_fu_10910_p2 = ($signed(select_ln130_31_fu_10881_p3) + $signed(reg_4764));

assign sub0_val_output_1_V_1_fu_6578_p3 = ((and_ln786_18_fu_6546_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_1_V_fu_6526_p2);

assign sub0_val_output_1_V_fu_6526_p1 = grp_window_macc_fu_3861_ap_return;

assign sub0_val_output_1_V_fu_6526_p2 = ($signed(select_ln130_3_fu_6497_p3) + $signed(sub0_val_output_1_V_fu_6526_p1));

assign sub0_val_output_2_V_1_fu_6948_p3 = ((and_ln786_20_fu_6916_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_2_V_fu_6896_p2);

assign sub0_val_output_2_V_fu_6896_p2 = ($signed(select_ln130_5_fu_6867_p3) + $signed(reg_4760));

assign sub0_val_output_3_V_1_fu_7049_p3 = ((and_ln786_22_fu_7017_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_3_V_fu_6997_p2);

assign sub0_val_output_3_V_fu_6997_p2 = ($signed(select_ln130_7_fu_6968_p3) + $signed(reg_4764));

assign sub0_val_output_4_V_1_fu_7150_p3 = ((and_ln786_24_fu_7118_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_4_V_fu_7098_p2);

assign sub0_val_output_4_V_fu_7098_p1 = grp_window_macc_fu_3839_ap_return;

assign sub0_val_output_4_V_fu_7098_p2 = ($signed(select_ln130_9_fu_7069_p3) + $signed(sub0_val_output_4_V_fu_7098_p1));

assign sub0_val_output_5_V_1_fu_7718_p3 = ((and_ln786_26_fu_7686_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_5_V_fu_7666_p2);

assign sub0_val_output_5_V_fu_7666_p2 = ($signed(select_ln130_11_fu_7637_p3) + $signed(reg_4768));

assign sub0_val_output_6_V_1_fu_8472_p3 = ((and_ln786_28_fu_8440_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_6_V_fu_8420_p2);

assign sub0_val_output_6_V_fu_8420_p2 = ($signed(select_ln130_13_fu_8391_p3) + $signed(reg_4760));

assign sub0_val_output_7_V_1_fu_8573_p3 = ((and_ln786_30_fu_8541_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_7_V_fu_8521_p2);

assign sub0_val_output_7_V_fu_8521_p2 = ($signed(select_ln130_15_fu_8492_p3) + $signed(reg_4764));

assign sub0_val_output_8_V_1_fu_7819_p3 = ((and_ln786_32_fu_7787_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_8_V_fu_7767_p2);

assign sub0_val_output_8_V_fu_7767_p1 = grp_window_macc_fu_3839_ap_return;

assign sub0_val_output_8_V_fu_7767_p2 = ($signed(select_ln130_17_fu_7738_p3) + $signed(sub0_val_output_8_V_fu_7767_p1));

assign sub0_val_output_9_V_1_fu_9600_p3 = ((and_ln786_34_fu_9568_p2[0:0] === 1'b1) ? 16'd32768 : sub0_val_output_9_V_fu_9548_p2);

assign sub0_val_output_9_V_fu_9548_p2 = ($signed(select_ln130_19_fu_9519_p3) + $signed(reg_4768));

assign sub1_val_output_0_V_fu_6296_p2 = ($signed(select_ln130_fu_6288_p3) + $signed(grp_window_macc_fu_3839_ap_return));

assign sub1_val_output_10_1_fu_10456_p2 = ($signed(select_ln130_20_fu_10449_p3) + $signed(grp_window_macc_fu_3905_ap_return));

assign sub1_val_output_11_1_fu_11418_p2 = ($signed(select_ln130_22_fu_11411_p3) + $signed(grp_window_macc_fu_3839_ap_return));

assign sub1_val_output_12_1_fu_6377_p2 = ($signed(select_ln130_24_fu_6369_p3) + $signed(grp_window_macc_fu_3905_ap_return));

assign sub1_val_output_13_1_fu_11551_p2 = ($signed(select_ln130_26_fu_11544_p3) + $signed(grp_window_macc_fu_3861_ap_return));

assign sub1_val_output_14_1_fu_11684_p2 = ($signed(select_ln130_28_fu_11677_p3) + $signed(grp_window_macc_fu_3883_ap_return));

assign sub1_val_output_15_1_fu_11817_p2 = ($signed(select_ln130_30_fu_11810_p3) + $signed(grp_window_macc_fu_3905_ap_return));

assign sub1_val_output_1_V_fu_8838_p2 = ($signed(select_ln130_2_reg_19229) + $signed(grp_window_macc_fu_3839_ap_return));

assign sub1_val_output_2_V_fu_8848_p2 = ($signed(select_ln130_4_reg_19327) + $signed(grp_window_macc_fu_3861_ap_return));

assign sub1_val_output_3_V_fu_9017_p2 = ($signed(select_ln130_6_reg_19351) + $signed(grp_window_macc_fu_3883_ap_return));

assign sub1_val_output_4_V_fu_6323_p2 = ($signed(select_ln130_8_fu_6315_p3) + $signed(grp_window_macc_fu_3861_ap_return));

assign sub1_val_output_5_V_fu_9206_p2 = ($signed(select_ln130_10_reg_19478) + $signed(grp_window_macc_fu_3905_ap_return));

assign sub1_val_output_6_V_fu_10181_p2 = ($signed(select_ln130_12_reg_19599) + $signed(grp_window_macc_fu_3839_ap_return));

assign sub1_val_output_7_V_fu_10247_p2 = ($signed(select_ln130_14_reg_19623) + $signed(grp_window_macc_fu_3861_ap_return));

assign sub1_val_output_8_V_fu_6350_p2 = ($signed(select_ln130_16_fu_6342_p3) + $signed(grp_window_macc_fu_3883_ap_return));

assign sub1_val_output_9_V_fu_10323_p2 = ($signed(select_ln130_18_fu_10316_p3) + $signed(grp_window_macc_fu_3883_ap_return));

assign sub_ln203_fu_4823_p2 = (zext_ln203_1_fu_4819_p1 - zext_ln203_fu_4809_p1);

assign tmp_100_fu_9092_p3 = add_ln415_3_fu_9082_p2[32'd14];

assign tmp_101_fu_9111_p3 = add_ln415_3_fu_9082_p2[32'd14];

assign tmp_103_fu_9119_p3 = mul_ln1118_3_reg_19453[32'd20];

assign tmp_104_fu_7090_p3 = add_ln1192_16_fu_7084_p2[32'd16];

assign tmp_105_fu_7104_p3 = sub0_val_output_4_V_fu_7098_p2[32'd15];

assign tmp_106_fu_7508_p3 = add_ln1192_18_fu_7503_p2[32'd17];

assign tmp_107_fu_7526_p3 = add_ln703_12_fu_7521_p2[32'd15];

assign tmp_108_fu_9863_p3 = select_ln340_44_reg_19375[32'd15];

assign tmp_109_fu_9883_p3 = mul_ln1118_4_reg_19543[32'd8];

assign tmp_111_fu_9901_p3 = mul_ln1118_4_reg_19543[32'd7];

assign tmp_112_fu_9928_p3 = add_ln415_4_fu_9918_p2[32'd14];

assign tmp_113_fu_9947_p3 = add_ln415_4_fu_9918_p2[32'd14];

assign tmp_115_fu_9955_p3 = mul_ln1118_4_reg_19543[32'd20];

assign tmp_116_fu_7658_p3 = add_ln1192_20_fu_7652_p2[32'd16];

assign tmp_117_fu_7672_p3 = sub0_val_output_5_V_fu_7666_p2[32'd15];

assign tmp_118_fu_8298_p3 = add_ln1192_22_fu_8293_p2[32'd17];

assign tmp_119_fu_8317_p3 = add_ln703_15_fu_8312_p2[32'd15];

assign tmp_120_fu_10022_p3 = select_ln340_50_reg_19568[32'd15];

assign tmp_121_fu_10042_p3 = mul_ln1118_5_reg_19574[32'd8];

assign tmp_123_fu_10060_p3 = mul_ln1118_5_reg_19574[32'd7];

assign tmp_124_fu_10087_p3 = add_ln415_5_fu_10077_p2[32'd14];

assign tmp_125_fu_10106_p3 = add_ln415_5_fu_10077_p2[32'd14];

assign tmp_127_fu_10114_p3 = mul_ln1118_5_reg_19574[32'd20];

assign tmp_128_fu_8412_p3 = add_ln1192_24_fu_8406_p2[32'd16];

assign tmp_129_fu_8426_p3 = sub0_val_output_6_V_fu_8420_p2[32'd15];

assign tmp_130_fu_9304_p3 = add_ln1192_26_fu_9299_p2[32'd17];

assign tmp_131_fu_9323_p3 = add_ln703_18_fu_9318_p2[32'd15];

assign tmp_132_fu_10979_p3 = select_ln340_56_reg_19676[32'd15];

assign tmp_133_fu_10999_p3 = mul_ln1118_6_reg_19682[32'd8];

assign tmp_135_fu_11017_p3 = mul_ln1118_6_reg_19682[32'd7];

assign tmp_136_fu_11044_p3 = add_ln415_6_fu_11034_p2[32'd14];

assign tmp_137_fu_11063_p3 = add_ln415_6_fu_11034_p2[32'd14];

assign tmp_139_fu_11071_p3 = mul_ln1118_6_reg_19682[32'd20];

assign tmp_140_fu_8513_p3 = add_ln1192_28_fu_8507_p2[32'd16];

assign tmp_141_fu_8527_p3 = sub0_val_output_7_V_fu_8521_p2[32'd15];

assign tmp_142_fu_9426_p3 = add_ln1192_30_fu_9421_p2[32'd17];

assign tmp_143_fu_9445_p3 = add_ln703_21_fu_9440_p2[32'd15];

assign tmp_144_fu_11138_p3 = select_ln340_62_reg_19707[32'd15];

assign tmp_145_fu_11158_p3 = mul_ln1118_7_reg_19713[32'd8];

assign tmp_147_fu_11176_p3 = mul_ln1118_7_reg_19713[32'd7];

assign tmp_148_fu_11203_p3 = add_ln415_7_fu_11193_p2[32'd14];

assign tmp_149_fu_11222_p3 = add_ln415_7_fu_11193_p2[32'd14];

assign tmp_151_fu_11230_p3 = mul_ln1118_7_reg_19713[32'd20];

assign tmp_152_fu_7759_p3 = add_ln1192_32_fu_7753_p2[32'd16];

assign tmp_153_fu_7773_p3 = sub0_val_output_8_V_fu_7767_p2[32'd15];

assign tmp_154_fu_8611_p3 = add_ln1192_34_fu_8606_p2[32'd17];

assign tmp_155_fu_8629_p3 = add_ln703_24_fu_8624_p2[32'd15];

assign tmp_156_fu_11940_p3 = select_ln340_65_reg_19514[32'd15];

assign tmp_157_fu_11960_p3 = mul_ln1118_8_reg_19810[32'd8];

assign tmp_159_fu_11978_p3 = mul_ln1118_8_reg_19810[32'd7];

assign tmp_160_fu_12005_p3 = add_ln415_8_fu_11995_p2[32'd14];

assign tmp_161_fu_12024_p3 = add_ln415_8_fu_11995_p2[32'd14];

assign tmp_163_fu_12032_p3 = mul_ln1118_8_reg_19810[32'd20];

assign tmp_164_fu_9540_p3 = add_ln1192_36_fu_9534_p2[32'd16];

assign tmp_165_fu_9554_p3 = sub0_val_output_9_V_fu_9548_p2[32'd15];

assign tmp_166_fu_10356_p3 = add_ln1192_38_fu_10351_p2[32'd17];

assign tmp_167_fu_10375_p3 = add_ln703_27_fu_10370_p2[32'd15];

assign tmp_168_fu_12099_p3 = select_ln340_67_reg_19835[32'd15];

assign tmp_169_fu_12119_p3 = mul_ln1118_9_reg_19841[32'd8];

assign tmp_171_fu_12137_p3 = mul_ln1118_9_reg_19841[32'd7];

assign tmp_172_fu_12164_p3 = add_ln415_9_fu_12154_p2[32'd14];

assign tmp_173_fu_12183_p3 = add_ln415_9_fu_12154_p2[32'd14];

assign tmp_175_fu_12191_p3 = mul_ln1118_9_reg_19841[32'd20];

assign tmp_176_fu_9640_p3 = add_ln1192_40_fu_9634_p2[32'd16];

assign tmp_177_fu_9653_p3 = sub0_val_output_10_s_fu_9648_p2[32'd15];

assign tmp_178_fu_10489_p3 = add_ln1192_42_fu_10484_p2[32'd17];

assign tmp_179_fu_10508_p3 = add_ln703_30_fu_10503_p2[32'd15];

assign tmp_180_fu_12439_p3 = select_ln340_69_reg_19866[32'd15];

assign tmp_181_fu_12459_p3 = mul_ln1118_10_reg_19959[32'd8];

assign tmp_183_fu_12477_p3 = mul_ln1118_10_reg_19959[32'd7];

assign tmp_184_fu_12504_p3 = add_ln415_10_fu_12494_p2[32'd14];

assign tmp_185_fu_12523_p3 = add_ln415_10_fu_12494_p2[32'd14];

assign tmp_187_fu_12531_p3 = mul_ln1118_10_reg_19959[32'd20];

assign tmp_188_fu_10602_p3 = add_ln1192_44_fu_10596_p2[32'd16];

assign tmp_189_fu_10615_p3 = sub0_val_output_11_s_fu_10610_p2[32'd15];

assign tmp_190_fu_11451_p3 = add_ln1192_46_fu_11446_p2[32'd17];

assign tmp_191_fu_11470_p3 = add_ln703_33_fu_11465_p2[32'd15];

assign tmp_192_fu_12598_p3 = select_ln340_71_reg_19984[32'd15];

assign tmp_193_fu_12618_p3 = mul_ln1118_11_reg_19990[32'd8];

assign tmp_195_fu_12636_p3 = mul_ln1118_11_reg_19990[32'd7];

assign tmp_196_fu_12663_p3 = add_ln415_11_fu_12653_p2[32'd14];

assign tmp_197_fu_12682_p3 = add_ln415_11_fu_12653_p2[32'd14];

assign tmp_199_fu_12690_p3 = mul_ln1118_11_reg_19990[32'd20];

assign tmp_200_fu_8761_p3 = add_ln1192_48_fu_8755_p2[32'd16];

assign tmp_201_fu_8775_p3 = sub0_val_output_12_s_fu_8769_p2[32'd15];

assign tmp_202_fu_9737_p3 = add_ln1192_50_fu_9732_p2[32'd17];

assign tmp_203_fu_9755_p3 = add_ln703_36_fu_9750_p2[32'd15];

assign tmp_204_fu_12797_p3 = select_ln340_73_reg_19659[32'd15];

assign tmp_205_fu_12817_p3 = mul_ln1118_12_reg_20046[32'd8];

assign tmp_207_fu_12835_p3 = mul_ln1118_12_reg_20046[32'd7];

assign tmp_208_fu_12862_p3 = add_ln415_12_fu_12852_p2[32'd14];

assign tmp_209_fu_12881_p3 = add_ln415_12_fu_12852_p2[32'd14];

assign tmp_211_fu_12889_p3 = mul_ln1118_12_reg_20046[32'd20];

assign tmp_212_fu_10701_p3 = add_ln1192_52_fu_10695_p2[32'd16];

assign tmp_213_fu_10714_p3 = sub0_val_output_13_s_fu_10709_p2[32'd15];

assign tmp_214_fu_11584_p3 = add_ln1192_54_fu_11579_p2[32'd17];

assign tmp_215_fu_11603_p3 = add_ln703_39_fu_11598_p2[32'd15];

assign tmp_216_fu_12956_p3 = select_ln340_75_reg_20015[32'd15];

assign tmp_217_fu_12976_p3 = mul_ln1118_13_reg_20071[32'd8];

assign tmp_219_fu_12994_p3 = mul_ln1118_13_reg_20071[32'd7];

assign tmp_220_fu_13021_p3 = add_ln415_13_fu_13011_p2[32'd14];

assign tmp_221_fu_13040_p3 = add_ln415_13_fu_13011_p2[32'd14];

assign tmp_223_fu_13048_p3 = mul_ln1118_13_reg_20071[32'd20];

assign tmp_224_fu_10801_p3 = add_ln1192_56_fu_10795_p2[32'd16];

assign tmp_225_fu_10815_p3 = sub0_val_output_14_s_fu_10809_p2[32'd15];

assign tmp_226_fu_11717_p3 = add_ln1192_58_fu_11712_p2[32'd17];

assign tmp_227_fu_11736_p3 = add_ln703_42_fu_11731_p2[32'd15];

assign tmp_228_fu_13155_p3 = select_ln340_77_reg_20022[32'd15];

assign tmp_229_fu_13175_p3 = mul_ln1118_14_reg_20162[32'd8];

assign tmp_231_fu_13193_p3 = mul_ln1118_14_reg_20162[32'd7];

assign tmp_232_fu_13220_p3 = add_ln415_14_fu_13210_p2[32'd14];

assign tmp_233_fu_13239_p3 = add_ln415_14_fu_13210_p2[32'd14];

assign tmp_235_fu_13247_p3 = mul_ln1118_14_reg_20162[32'd20];

assign tmp_236_fu_10902_p3 = add_ln1192_60_fu_10896_p2[32'd16];

assign tmp_237_fu_10916_p3 = sub0_val_output_15_s_fu_10910_p2[32'd15];

assign tmp_238_fu_11850_p3 = add_ln1192_62_fu_11845_p2[32'd17];

assign tmp_239_fu_11869_p3 = add_ln703_45_fu_11864_p2[32'd15];

assign tmp_240_fu_13314_p3 = select_ln340_79_reg_20029[32'd15];

assign tmp_241_fu_13334_p3 = mul_ln1118_15_reg_20191[32'd8];

assign tmp_243_fu_13352_p3 = mul_ln1118_15_reg_20191[32'd7];

assign tmp_244_fu_13379_p3 = add_ln415_15_fu_13369_p2[32'd14];

assign tmp_245_fu_13398_p3 = add_ln415_15_fu_13369_p2[32'd14];

assign tmp_247_fu_13406_p3 = mul_ln1118_15_reg_20191[32'd20];

assign tmp_47_fu_4829_p4 = {{k_0_reg_3664[4:3]}};

assign tmp_48_fu_5134_p4 = {{ap_phi_mux_row_idx_0_phi_fu_3768_p4[2:1]}};

assign tmp_49_fu_5168_p4 = {{ap_phi_mux_col_idx_assign_phi_fu_3791_p4[8:1]}};

assign tmp_50_fu_5286_p4 = {{row_idx_fu_5266_p2[2:1]}};

assign tmp_51_fu_5396_p4 = {{col_idx_fu_5376_p2[8:1]}};

assign tmp_52_fu_5494_p3 = {{62'd2}, {or_ln139_fu_5488_p2}};

assign tmp_53_fu_5674_p4 = {{{{62'd3}, {trunc_ln139_fu_5671_p1}}}, {1'd0}};

assign tmp_54_fu_5702_p3 = {{62'd5}, {or_ln139_reg_14550}};

assign tmp_55_fu_5953_p3 = {{62'd3}, {or_ln139_reg_14550}};

assign tmp_56_fu_6417_p3 = add_ln1192_fu_6411_p2[32'd16];

assign tmp_57_fu_6431_p3 = sub0_val_output_0_V_fu_6425_p2[32'd15];

assign tmp_58_fu_6616_p3 = add_ln1192_2_fu_6611_p2[32'd17];

assign tmp_59_fu_6634_p3 = add_ln703_fu_6629_p2[32'd15];

assign tmp_60_fu_7836_p3 = select_ln340_20_reg_19222[32'd15];

assign tmp_61_fu_7856_p3 = mul_ln1118_reg_19271[32'd8];

assign tmp_63_fu_7874_p3 = mul_ln1118_reg_19271[32'd7];

assign tmp_64_fu_7901_p3 = add_ln415_fu_7891_p2[32'd14];

assign tmp_65_fu_7920_p3 = add_ln415_fu_7891_p2[32'd14];

assign tmp_67_fu_7928_p3 = mul_ln1118_reg_19271[32'd20];

assign tmp_68_fu_6518_p3 = add_ln1192_4_fu_6512_p2[32'd16];

assign tmp_69_fu_6532_p3 = sub0_val_output_1_V_fu_6526_p2[32'd15];

assign tmp_70_fu_6774_p3 = add_ln1192_6_fu_6769_p2[32'd17];

assign tmp_71_fu_6793_p3 = add_ln703_3_fu_6788_p2[32'd15];

assign tmp_72_fu_7995_p3 = select_ln340_26_reg_19296[32'd15];

assign tmp_73_fu_8015_p3 = mul_ln1118_1_reg_19302[32'd8];

assign tmp_75_fu_8033_p3 = mul_ln1118_1_reg_19302[32'd7];

assign tmp_76_fu_8060_p3 = add_ln415_1_fu_8050_p2[32'd14];

assign tmp_77_fu_8079_p3 = add_ln415_1_fu_8050_p2[32'd14];

assign tmp_79_fu_8087_p3 = mul_ln1118_1_reg_19302[32'd20];

assign tmp_80_fu_6888_p3 = add_ln1192_8_fu_6882_p2[32'd16];

assign tmp_81_fu_6902_p3 = sub0_val_output_2_V_fu_6896_p2[32'd15];

assign tmp_82_fu_7275_p3 = add_ln1192_10_fu_7270_p2[32'd17];

assign tmp_83_fu_7294_p3 = add_ln703_6_fu_7289_p2[32'd15];

assign tmp_84_fu_8858_p3 = select_ln340_32_reg_19416[32'd15];

assign tmp_85_fu_8878_p3 = mul_ln1118_2_reg_19422[32'd8];

assign tmp_87_fu_8896_p3 = mul_ln1118_2_reg_19422[32'd7];

assign tmp_88_fu_8923_p3 = add_ln415_2_fu_8913_p2[32'd14];

assign tmp_89_fu_8942_p3 = add_ln415_2_fu_8913_p2[32'd14];

assign tmp_91_fu_8950_p3 = mul_ln1118_2_reg_19422[32'd20];

assign tmp_92_fu_6989_p3 = add_ln1192_12_fu_6983_p2[32'd16];

assign tmp_93_fu_7003_p3 = sub0_val_output_3_V_fu_6997_p2[32'd15];

assign tmp_94_fu_7397_p3 = add_ln1192_14_fu_7392_p2[32'd17];

assign tmp_95_fu_7416_p3 = add_ln703_9_fu_7411_p2[32'd15];

assign tmp_96_fu_9027_p3 = select_ln340_38_reg_19447[32'd15];

assign tmp_97_fu_9047_p3 = mul_ln1118_3_reg_19453[32'd8];

assign tmp_99_fu_9065_p3 = mul_ln1118_3_reg_19453[32'd7];

assign trunc_ln139_fu_5671_p1 = select_ln71_reg_14502[0:0];

assign trunc_ln203_2_fu_4961_p1 = i14_0_reg_3742[2:0];

assign trunc_ln203_fu_4805_p1 = k_0_reg_3664[2:0];

assign trunc_ln3_fu_8002_p4 = {{mul_ln1118_1_reg_19302[21:8]}};

assign trunc_ln708_10_fu_12605_p4 = {{mul_ln1118_11_reg_19990[21:8]}};

assign trunc_ln708_11_fu_12804_p4 = {{mul_ln1118_12_reg_20046[21:8]}};

assign trunc_ln708_12_fu_12963_p4 = {{mul_ln1118_13_reg_20071[21:8]}};

assign trunc_ln708_13_fu_13162_p4 = {{mul_ln1118_14_reg_20162[21:8]}};

assign trunc_ln708_14_fu_13321_p4 = {{mul_ln1118_15_reg_20191[21:8]}};

assign trunc_ln708_1_fu_8865_p4 = {{mul_ln1118_2_reg_19422[21:8]}};

assign trunc_ln708_2_fu_9034_p4 = {{mul_ln1118_3_reg_19453[21:8]}};

assign trunc_ln708_3_fu_9870_p4 = {{mul_ln1118_4_reg_19543[21:8]}};

assign trunc_ln708_4_fu_10029_p4 = {{mul_ln1118_5_reg_19574[21:8]}};

assign trunc_ln708_5_fu_10986_p4 = {{mul_ln1118_6_reg_19682[21:8]}};

assign trunc_ln708_6_fu_11145_p4 = {{mul_ln1118_7_reg_19713[21:8]}};

assign trunc_ln708_7_fu_11947_p4 = {{mul_ln1118_8_reg_19810[21:8]}};

assign trunc_ln708_8_fu_12106_p4 = {{mul_ln1118_9_reg_19841[21:8]}};

assign trunc_ln708_9_fu_12446_p4 = {{mul_ln1118_10_reg_19959[21:8]}};

assign trunc_ln708_s_fu_7843_p4 = {{mul_ln1118_reg_19271[21:8]}};

assign trunc_ln718_10_fu_12261_p1 = mul_ln1118_10_fu_13569_p2[6:0];

assign trunc_ln718_11_fu_12317_p1 = mul_ln1118_11_fu_13578_p2[6:0];

assign trunc_ln718_12_fu_12760_p1 = mul_ln1118_12_fu_13587_p2[6:0];

assign trunc_ln718_13_fu_12780_p1 = mul_ln1118_13_fu_13596_p2[6:0];

assign trunc_ln718_14_fu_13118_p1 = mul_ln1118_14_fu_13605_p2[6:0];

assign trunc_ln718_15_fu_13138_p1 = mul_ln1118_15_fu_13614_p2[6:0];

assign trunc_ln718_1_fu_7226_p1 = mul_ln1118_1_fu_13488_p2[6:0];

assign trunc_ln718_2_fu_8193_p1 = mul_ln1118_2_fu_13497_p2[6:0];

assign trunc_ln718_3_fu_8249_p1 = mul_ln1118_3_fu_13506_p2[6:0];

assign trunc_ln718_4_fu_9189_p1 = mul_ln1118_4_fu_13515_p2[6:0];

assign trunc_ln718_5_fu_9255_p1 = mul_ln1118_5_fu_13524_p2[6:0];

assign trunc_ln718_6_fu_10230_p1 = mul_ln1118_6_fu_13533_p2[6:0];

assign trunc_ln718_7_fu_10296_p1 = mul_ln1118_7_fu_13542_p2[6:0];

assign trunc_ln718_8_fu_11300_p1 = mul_ln1118_8_fu_13551_p2[6:0];

assign trunc_ln718_9_fu_11356_p1 = mul_ln1118_9_fu_13560_p2[6:0];

assign trunc_ln718_fu_7170_p1 = mul_ln1118_fu_13479_p2[6:0];

assign xor_ln12_fu_4772_p2 = (phi_ln12_reg_3653 ^ 1'd1);

assign xor_ln340_10_fu_11377_p2 = (1'd1 ^ and_ln786_37_reg_19769);

assign xor_ln340_11_fu_12282_p2 = (1'd1 ^ and_ln786_39_reg_19885);

assign xor_ln340_12_fu_9827_p2 = (1'd1 ^ and_ln786_41_fu_9815_p2);

assign xor_ln340_13_fu_12338_p2 = (1'd1 ^ and_ln786_43_reg_19904);

assign xor_ln340_14_fu_12373_p2 = (1'd1 ^ and_ln786_45_reg_19923);

assign xor_ln340_15_fu_12408_p2 = (1'd1 ^ and_ln786_47_reg_19942);

assign xor_ln340_16_fu_6451_p2 = (tmp_57_fu_6431_p3 ^ tmp_56_fu_6417_p3);

assign xor_ln340_17_fu_6558_p2 = (tmp_68_fu_6518_p3 ^ 1'd1);

assign xor_ln340_18_fu_7191_p2 = (1'd1 ^ and_ln786_19_reg_19246);

assign xor_ln340_19_fu_6552_p2 = (tmp_69_fu_6532_p3 ^ tmp_68_fu_6518_p3);

assign xor_ln340_1_fu_6706_p2 = (1'd1 ^ and_ln786_16_fu_6694_p2);

assign xor_ln340_20_fu_6928_p2 = (tmp_80_fu_6888_p3 ^ 1'd1);

assign xor_ln340_21_fu_6922_p2 = (tmp_81_fu_6902_p3 ^ tmp_80_fu_6888_p3);

assign xor_ln340_22_fu_7029_p2 = (tmp_92_fu_6989_p3 ^ 1'd1);

assign xor_ln340_23_fu_7023_p2 = (tmp_93_fu_7003_p3 ^ tmp_92_fu_6989_p3);

assign xor_ln340_24_fu_7130_p2 = (tmp_104_fu_7090_p3 ^ 1'd1);

assign xor_ln340_25_fu_7124_p2 = (tmp_105_fu_7104_p3 ^ tmp_104_fu_7090_p3);

assign xor_ln340_26_fu_7698_p2 = (tmp_116_fu_7658_p3 ^ 1'd1);

assign xor_ln340_27_fu_7692_p2 = (tmp_117_fu_7672_p3 ^ tmp_116_fu_7658_p3);

assign xor_ln340_28_fu_8452_p2 = (tmp_128_fu_8412_p3 ^ 1'd1);

assign xor_ln340_29_fu_8446_p2 = (tmp_129_fu_8426_p3 ^ tmp_128_fu_8412_p3);

assign xor_ln340_2_fu_8158_p2 = (1'd1 ^ and_ln786_21_reg_19344);

assign xor_ln340_30_fu_8553_p2 = (tmp_140_fu_8513_p3 ^ 1'd1);

assign xor_ln340_31_fu_8547_p2 = (tmp_141_fu_8527_p3 ^ tmp_140_fu_8513_p3);

assign xor_ln340_32_fu_7799_p2 = (tmp_152_fu_7759_p3 ^ 1'd1);

assign xor_ln340_33_fu_7793_p2 = (tmp_153_fu_7773_p3 ^ tmp_152_fu_7759_p3);

assign xor_ln340_34_fu_9580_p2 = (tmp_164_fu_9540_p3 ^ 1'd1);

assign xor_ln340_35_fu_9574_p2 = (tmp_165_fu_9554_p3 ^ tmp_164_fu_9540_p3);

assign xor_ln340_36_fu_9679_p2 = (tmp_176_fu_9640_p3 ^ 1'd1);

assign xor_ln340_37_fu_9673_p2 = (tmp_177_fu_9653_p3 ^ tmp_176_fu_9640_p3);

assign xor_ln340_38_fu_10641_p2 = (tmp_188_fu_10602_p3 ^ 1'd1);

assign xor_ln340_39_fu_10635_p2 = (tmp_189_fu_10615_p3 ^ tmp_188_fu_10602_p3);

assign xor_ln340_3_fu_8214_p2 = (1'd1 ^ and_ln786_23_reg_19368);

assign xor_ln340_40_fu_8801_p2 = (tmp_200_fu_8761_p3 ^ 1'd1);

assign xor_ln340_41_fu_8795_p2 = (tmp_201_fu_8775_p3 ^ tmp_200_fu_8761_p3);

assign xor_ln340_42_fu_10740_p2 = (tmp_212_fu_10701_p3 ^ 1'd1);

assign xor_ln340_43_fu_10734_p2 = (tmp_213_fu_10714_p3 ^ tmp_212_fu_10701_p3);

assign xor_ln340_44_fu_10841_p2 = (tmp_224_fu_10801_p3 ^ 1'd1);

assign xor_ln340_45_fu_10835_p2 = (tmp_225_fu_10815_p3 ^ tmp_224_fu_10801_p3);

assign xor_ln340_46_fu_10942_p2 = (tmp_236_fu_10902_p3 ^ 1'd1);

assign xor_ln340_47_fu_10936_p2 = (tmp_237_fu_10916_p3 ^ tmp_236_fu_10902_p3);

assign xor_ln340_4_fu_7598_p2 = (1'd1 ^ and_ln786_25_fu_7586_p2);

assign xor_ln340_5_fu_9220_p2 = (1'd1 ^ and_ln786_27_reg_19495);

assign xor_ln340_6_fu_10195_p2 = (1'd1 ^ and_ln786_29_reg_19616);

assign xor_ln340_7_fu_10261_p2 = (1'd1 ^ and_ln786_31_reg_19640);

assign xor_ln340_8_fu_8701_p2 = (1'd1 ^ and_ln786_33_fu_8689_p2);

assign xor_ln340_9_fu_11321_p2 = (1'd1 ^ and_ln786_35_reg_19750);

assign xor_ln340_fu_6457_p2 = (tmp_56_fu_6417_p3 ^ 1'd1);

assign xor_ln416_16_fu_7909_p2 = (tmp_64_fu_7901_p3 ^ 1'd1);

assign xor_ln416_17_fu_7941_p2 = (tmp_62_reg_19284 ^ 1'd1);

assign xor_ln416_18_fu_8100_p2 = (tmp_74_reg_19315 ^ 1'd1);

assign xor_ln416_19_fu_8931_p2 = (tmp_88_fu_8923_p3 ^ 1'd1);

assign xor_ln416_20_fu_8963_p2 = (tmp_86_reg_19435 ^ 1'd1);

assign xor_ln416_21_fu_9100_p2 = (tmp_100_fu_9092_p3 ^ 1'd1);

assign xor_ln416_22_fu_9132_p2 = (tmp_98_reg_19466 ^ 1'd1);

assign xor_ln416_23_fu_9936_p2 = (tmp_112_fu_9928_p3 ^ 1'd1);

assign xor_ln416_24_fu_9968_p2 = (tmp_110_reg_19556 ^ 1'd1);

assign xor_ln416_25_fu_10095_p2 = (tmp_124_fu_10087_p3 ^ 1'd1);

assign xor_ln416_26_fu_10127_p2 = (tmp_122_reg_19587 ^ 1'd1);

assign xor_ln416_27_fu_11052_p2 = (tmp_136_fu_11044_p3 ^ 1'd1);

assign xor_ln416_28_fu_11084_p2 = (tmp_134_reg_19695 ^ 1'd1);

assign xor_ln416_29_fu_11211_p2 = (tmp_148_fu_11203_p3 ^ 1'd1);

assign xor_ln416_30_fu_11243_p2 = (tmp_146_reg_19726 ^ 1'd1);

assign xor_ln416_31_fu_12013_p2 = (tmp_160_fu_12005_p3 ^ 1'd1);

assign xor_ln416_32_fu_12045_p2 = (tmp_158_reg_19823 ^ 1'd1);

assign xor_ln416_33_fu_12172_p2 = (tmp_172_fu_12164_p3 ^ 1'd1);

assign xor_ln416_34_fu_12204_p2 = (tmp_170_reg_19854 ^ 1'd1);

assign xor_ln416_35_fu_12512_p2 = (tmp_184_fu_12504_p3 ^ 1'd1);

assign xor_ln416_36_fu_12544_p2 = (tmp_182_reg_19972 ^ 1'd1);

assign xor_ln416_37_fu_12671_p2 = (tmp_196_fu_12663_p3 ^ 1'd1);

assign xor_ln416_38_fu_12703_p2 = (tmp_194_reg_20003 ^ 1'd1);

assign xor_ln416_39_fu_12870_p2 = (tmp_208_fu_12862_p3 ^ 1'd1);

assign xor_ln416_40_fu_12902_p2 = (tmp_206_reg_20059 ^ 1'd1);

assign xor_ln416_41_fu_13029_p2 = (tmp_220_fu_13021_p3 ^ 1'd1);

assign xor_ln416_42_fu_13061_p2 = (tmp_218_reg_20084 ^ 1'd1);

assign xor_ln416_43_fu_13228_p2 = (tmp_232_fu_13220_p3 ^ 1'd1);

assign xor_ln416_44_fu_13260_p2 = (tmp_230_reg_20175 ^ 1'd1);

assign xor_ln416_45_fu_13387_p2 = (tmp_244_fu_13379_p3 ^ 1'd1);

assign xor_ln416_46_fu_13419_p2 = (tmp_242_reg_20204 ^ 1'd1);

assign xor_ln416_fu_8068_p2 = (tmp_76_fu_8060_p3 ^ 1'd1);

assign xor_ln779_10_fu_12538_p2 = (tmp_187_fu_12531_p3 ^ 1'd1);

assign xor_ln779_11_fu_12697_p2 = (tmp_199_fu_12690_p3 ^ 1'd1);

assign xor_ln779_12_fu_12896_p2 = (tmp_211_fu_12889_p3 ^ 1'd1);

assign xor_ln779_13_fu_13055_p2 = (tmp_223_fu_13048_p3 ^ 1'd1);

assign xor_ln779_14_fu_13254_p2 = (tmp_235_fu_13247_p3 ^ 1'd1);

assign xor_ln779_15_fu_13413_p2 = (tmp_247_fu_13406_p3 ^ 1'd1);

assign xor_ln779_1_fu_8094_p2 = (tmp_79_fu_8087_p3 ^ 1'd1);

assign xor_ln779_2_fu_8957_p2 = (tmp_91_fu_8950_p3 ^ 1'd1);

assign xor_ln779_3_fu_9126_p2 = (tmp_103_fu_9119_p3 ^ 1'd1);

assign xor_ln779_4_fu_9962_p2 = (tmp_115_fu_9955_p3 ^ 1'd1);

assign xor_ln779_5_fu_10121_p2 = (tmp_127_fu_10114_p3 ^ 1'd1);

assign xor_ln779_6_fu_11078_p2 = (tmp_139_fu_11071_p3 ^ 1'd1);

assign xor_ln779_7_fu_11237_p2 = (tmp_151_fu_11230_p3 ^ 1'd1);

assign xor_ln779_8_fu_12039_p2 = (tmp_163_fu_12032_p3 ^ 1'd1);

assign xor_ln779_9_fu_12198_p2 = (tmp_175_fu_12191_p3 ^ 1'd1);

assign xor_ln779_fu_7935_p2 = (tmp_67_fu_7928_p3 ^ 1'd1);

assign xor_ln785_10_fu_10538_p2 = (tmp_178_fu_10489_p3 ^ 1'd1);

assign xor_ln785_11_fu_11500_p2 = (tmp_190_fu_11451_p3 ^ 1'd1);

assign xor_ln785_12_fu_9785_p2 = (tmp_202_fu_9737_p3 ^ 1'd1);

assign xor_ln785_13_fu_11633_p2 = (tmp_214_fu_11584_p3 ^ 1'd1);

assign xor_ln785_14_fu_11766_p2 = (tmp_226_fu_11717_p3 ^ 1'd1);

assign xor_ln785_15_fu_11899_p2 = (tmp_238_fu_11850_p3 ^ 1'd1);

assign xor_ln785_1_fu_6823_p2 = (tmp_70_fu_6774_p3 ^ 1'd1);

assign xor_ln785_2_fu_7324_p2 = (tmp_82_fu_7275_p3 ^ 1'd1);

assign xor_ln785_3_fu_7446_p2 = (tmp_94_fu_7397_p3 ^ 1'd1);

assign xor_ln785_4_fu_7556_p2 = (tmp_106_fu_7508_p3 ^ 1'd1);

assign xor_ln785_5_fu_8347_p2 = (tmp_118_fu_8298_p3 ^ 1'd1);

assign xor_ln785_6_fu_9353_p2 = (tmp_130_fu_9304_p3 ^ 1'd1);

assign xor_ln785_7_fu_9475_p2 = (tmp_142_fu_9426_p3 ^ 1'd1);

assign xor_ln785_8_fu_8659_p2 = (tmp_154_fu_8611_p3 ^ 1'd1);

assign xor_ln785_9_fu_10405_p2 = (tmp_166_fu_10356_p3 ^ 1'd1);

assign xor_ln785_fu_6664_p2 = (tmp_58_fu_6616_p3 ^ 1'd1);

assign xor_ln786_10_fu_9661_p2 = (tmp_177_fu_9653_p3 ^ 1'd1);

assign xor_ln786_11_fu_10623_p2 = (tmp_189_fu_10615_p3 ^ 1'd1);

assign xor_ln786_12_fu_8783_p2 = (tmp_201_fu_8775_p3 ^ 1'd1);

assign xor_ln786_13_fu_10722_p2 = (tmp_213_fu_10714_p3 ^ 1'd1);

assign xor_ln786_14_fu_10823_p2 = (tmp_225_fu_10815_p3 ^ 1'd1);

assign xor_ln786_15_fu_10924_p2 = (tmp_237_fu_10916_p3 ^ 1'd1);

assign xor_ln786_16_fu_6910_p2 = (tmp_81_fu_6902_p3 ^ 1'd1);

assign xor_ln786_17_fu_7336_p2 = (tmp_83_fu_7294_p3 ^ 1'd1);

assign xor_ln786_18_fu_7011_p2 = (tmp_93_fu_7003_p3 ^ 1'd1);

assign xor_ln786_19_fu_7458_p2 = (tmp_95_fu_7416_p3 ^ 1'd1);

assign xor_ln786_1_fu_6676_p2 = (tmp_59_fu_6634_p3 ^ 1'd1);

assign xor_ln786_20_fu_7568_p2 = (tmp_107_fu_7526_p3 ^ 1'd1);

assign xor_ln786_21_fu_8359_p2 = (tmp_119_fu_8317_p3 ^ 1'd1);

assign xor_ln786_22_fu_9365_p2 = (tmp_131_fu_9323_p3 ^ 1'd1);

assign xor_ln786_23_fu_9487_p2 = (tmp_143_fu_9445_p3 ^ 1'd1);

assign xor_ln786_24_fu_8671_p2 = (tmp_155_fu_8629_p3 ^ 1'd1);

assign xor_ln786_25_fu_10417_p2 = (tmp_167_fu_10375_p3 ^ 1'd1);

assign xor_ln786_26_fu_10550_p2 = (tmp_179_fu_10508_p3 ^ 1'd1);

assign xor_ln786_27_fu_11512_p2 = (tmp_191_fu_11470_p3 ^ 1'd1);

assign xor_ln786_28_fu_9797_p2 = (tmp_203_fu_9755_p3 ^ 1'd1);

assign xor_ln786_29_fu_11645_p2 = (tmp_215_fu_11603_p3 ^ 1'd1);

assign xor_ln786_2_fu_6540_p2 = (tmp_69_fu_6532_p3 ^ 1'd1);

assign xor_ln786_30_fu_11778_p2 = (tmp_227_fu_11736_p3 ^ 1'd1);

assign xor_ln786_31_fu_11911_p2 = (tmp_239_fu_11869_p3 ^ 1'd1);

assign xor_ln786_3_fu_6835_p2 = (tmp_71_fu_6793_p3 ^ 1'd1);

assign xor_ln786_4_fu_7112_p2 = (tmp_105_fu_7104_p3 ^ 1'd1);

assign xor_ln786_5_fu_7680_p2 = (tmp_117_fu_7672_p3 ^ 1'd1);

assign xor_ln786_6_fu_8434_p2 = (tmp_129_fu_8426_p3 ^ 1'd1);

assign xor_ln786_7_fu_8535_p2 = (tmp_141_fu_8527_p3 ^ 1'd1);

assign xor_ln786_8_fu_7781_p2 = (tmp_153_fu_7773_p3 ^ 1'd1);

assign xor_ln786_9_fu_9562_p2 = (tmp_165_fu_9554_p3 ^ 1'd1);

assign xor_ln786_fu_6439_p2 = (tmp_57_fu_6431_p3 ^ 1'd1);

assign xor_ln80_fu_5352_p2 = (icmp_ln71_fu_5272_p2 ^ 1'd1);

assign zext_ln139_1_fu_5846_p1 = shl_ln139_reg_14538;

assign zext_ln139_2_fu_5742_p1 = shl_ln139_reg_14538;

assign zext_ln139_3_fu_5745_p1 = shl_ln139_reg_14538;

assign zext_ln139_4_fu_5754_p1 = add_ln139_fu_5748_p2;

assign zext_ln139_5_fu_5782_p1 = add_ln139_1_fu_5776_p2;

assign zext_ln139_6_fu_5855_p1 = add_ln139_2_fu_5849_p2;

assign zext_ln139_7_fu_5883_p1 = add_ln139_3_fu_5877_p2;

assign zext_ln139_fu_5466_p1 = shl_ln139_fu_5460_p2;

assign zext_ln142_1_fu_6142_p1 = or_ln139_reg_14550;

assign zext_ln142_2_fu_6080_p1 = or_ln139_reg_14550;

assign zext_ln142_3_fu_6083_p1 = or_ln139_reg_14550;

assign zext_ln142_4_fu_6092_p1 = add_ln142_fu_6086_p2;

assign zext_ln142_5_fu_6120_p1 = add_ln142_1_fu_6114_p2;

assign zext_ln142_6_fu_6150_p1 = add_ln142_2_fu_6145_p2;

assign zext_ln142_7_fu_6178_p1 = add_ln142_3_fu_6172_p2;

assign zext_ln142_8_fu_6205_p1 = add_ln142_4_fu_6200_p2;

assign zext_ln142_9_fu_6232_p1 = add_ln142_5_fu_6227_p2;

assign zext_ln142_fu_5932_p1 = or_ln139_reg_14550;

assign zext_ln203_1_fu_4819_p1 = shl_ln203_fu_4813_p2;

assign zext_ln203_2_fu_4857_p1 = i_0_reg_3675;

assign zext_ln203_fu_4809_p1 = trunc_ln203_fu_4805_p1;

assign zext_ln216_fu_5924_p1 = add_ln216_6_fu_5919_p2;

assign zext_ln415_10_fu_12490_p1 = and_ln415_10_fu_12484_p2;

assign zext_ln415_11_fu_12649_p1 = and_ln415_11_fu_12643_p2;

assign zext_ln415_12_fu_12848_p1 = and_ln415_12_fu_12842_p2;

assign zext_ln415_13_fu_13007_p1 = and_ln415_13_fu_13001_p2;

assign zext_ln415_14_fu_13206_p1 = and_ln415_14_fu_13200_p2;

assign zext_ln415_15_fu_13365_p1 = and_ln415_15_fu_13359_p2;

assign zext_ln415_1_fu_8046_p1 = and_ln415_1_fu_8040_p2;

assign zext_ln415_2_fu_8909_p1 = and_ln415_2_fu_8903_p2;

assign zext_ln415_3_fu_9078_p1 = and_ln415_3_fu_9072_p2;

assign zext_ln415_4_fu_9914_p1 = and_ln415_4_fu_9908_p2;

assign zext_ln415_5_fu_10073_p1 = and_ln415_5_fu_10067_p2;

assign zext_ln415_6_fu_11030_p1 = and_ln415_6_fu_11024_p2;

assign zext_ln415_7_fu_11189_p1 = and_ln415_7_fu_11183_p2;

assign zext_ln415_8_fu_11991_p1 = and_ln415_8_fu_11985_p2;

assign zext_ln415_9_fu_12150_p1 = and_ln415_9_fu_12144_p2;

assign zext_ln415_fu_7887_p1 = and_ln415_fu_7881_p2;

assign zext_ln71_1_fu_5582_p1 = select_ln71_2_reg_14527;

assign zext_ln71_2_fu_5804_p1 = select_ln71_3_reg_14740;

assign zext_ln71_3_fu_5807_p1 = select_ln71_3_reg_14740;

assign zext_ln71_4_fu_5812_p1 = select_ln71_4_reg_14746;

assign zext_ln71_5_fu_5815_p1 = select_ln71_4_reg_14746;

assign zext_ln71_6_fu_5911_p1 = select_ln71_5_reg_14752;

assign zext_ln71_7_fu_5914_p1 = select_ln71_5_reg_14752;

assign zext_ln71_fu_5727_p1 = select_ln71_2_reg_14527;

always @ (posedge ap_clk) begin
    shl_ln139_reg_14538[0] <= 1'b0;
    or_ln139_reg_14550[0] <= 1'b1;
    mul_ln203_reg_14767[0] <= 1'b0;
    zext_ln142_2_reg_17128[0] <= 1'b1;
    zext_ln142_2_reg_17128[3:2] <= 2'b00;
    zext_ln142_1_reg_18213[0] <= 1'b1;
    zext_ln142_1_reg_18213[4:2] <= 3'b000;
end

endmodule //yolo_conv_top
