TOOL:	xrun	19.09-s003: Started on Oct 18, 2020 at 01:16:27 CEST
xrun
	-elaborate
	-l xrun_elaborate.log
	-f dut.f
		tinyalu_dut/single_cycle_add_and_xor.vhd
		tinyalu_dut/three_cycle_mult.vhd
		tinyalu_dut/tinyalu.vhd
	-f tb.f
		tinyalu_tb.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	-xmlibdirname INCA_libs_gui
	+access+r
	+gui
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		top

	Extracting FSMs for coverage:
		WORKLIB.single_cycle:add_and_xor
		WORKLIB.three_cycle:mult
		WORKLIB.tinyalu:rtl
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
		worklib.top:sv <0x2f3eff29>
			streams:  13, words: 21830
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                Instances  Unique
	VHDL Design hierarchy:
		Components:             3       3
		Processes:              9       9
		Signals:               16      16
	Verilog Design hierarchy:
		Modules:                1       1
		Registers:             11      11
		Scalar wires:           3       -
		Expanded wires:        19       3
		Always blocks:          1       1
		Initial blocks:         3       3
		Cont. assignments:      0       1
		Pseudo assignments:     3       3
		Covergroup Instances:   0       2
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	19.09-s003: Exiting on Oct 18, 2020 at 01:16:27 CEST  (total: 00:00:00)
