[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 158 products, 38 sources, 3 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(${BASE}/4-soc/src/main/scala/riscv/core/Control.scala, ${BASE}/4-soc/src/main/scala/riscv/core/Execute.scala, ${BASE}/4-soc/src/main/scala/board/verilator/Top.scala, ${BASE}/4-soc/src/main/scala/riscv/core/CPUBundle.scala, ${BASE}/4-soc/src/main/scala/riscv/core/EX2MEM.scala, ${BASE}/4-soc/src/main/scala/riscv/Parameters.scala, ${BASE}/4-soc/src/main/scala/riscv/core/RegisterFile.scala, ${BASE}/4-soc/src/main/scala/riscv/core/ID2EX.scala, ${BASE}/4-soc/src/main/scala/peripheral/Timer.scala, ${BASE}/4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala, ${BASE}/4-soc/src/main/scala/riscv/core/ALU.scala, ${BASE}/4-soc/src/main/scala/riscv/core/InstructionFetch.scala, ${BASE}/4-soc/src/main/scala/riscv/core/CSR.scala, ${BASE}/4-soc/src/main/scala/peripheral/TrueDualPortRAM32.scala, ${BASE}/4-soc/src/main/scala/riscv/core/MEM2WB.scala, ${BASE}/4-soc/src/main/scala/peripheral/Memory.scala, ${BASE}/4-soc/src/main/scala/riscv/core/BusBundle.scala, ${BASE}/4-soc/src/main/scala/riscv/core/CLINT.scala, ${BASE}/4-soc/src/main/scala/riscv/core/InstructionDecode.scala, ${BASE}/4-soc/src/main/scala/riscv/core/MemoryAccess.scala, ${BASE}/4-soc/src/main/scala/peripheral/ROMLoader.scala, ${BASE}/4-soc/src/main/scala/riscv/core/Instructions.scala, ${BASE}/4-soc/src/main/scala/bus/BusArbiter.scala, ${BASE}/4-soc/src/main/scala/riscv/core/Forwarding.scala, ${BASE}/4-soc/src/main/scala/riscv/core/IF2ID.scala, ${BASE}/4-soc/src/main/scala/riscv/core/PipelineRegister.scala, ${BASE}/4-soc/src/main/scala/bus/AXI4Lite.scala, ${BASE}/4-soc/src/main/scala/riscv/core/PipelinedCPU.scala, ${BASE}/4-soc/src/main/scala/peripheral/VGA.scala, ${BASE}/4-soc/src/main/scala/bus/BusSwitch.scala, ${BASE}/4-soc/src/main/scala/peripheral/InstructionROM.scala, ${BASE}/4-soc/src/main/scala/riscv/core/IndirectBTB.scala, ${BASE}/4-soc/src/main/scala/riscv/core/WriteBack.scala, ${BASE}/4-soc/src/main/scala/peripheral/UART.scala, ${BASE}/4-soc/src/main/scala/riscv/core/ALUControl.scala, ${BASE}/4-soc/src/main/scala/peripheral/DummySlave.scala, ${BASE}/4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala, ${BASE}/4-soc/src/main/scala/riscv/core/CPU.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(), unmodified = ...),Set(),Set(),API Changes: Set())[0m
[0m[[0m[0mdebug[0m] [0m[0mNo changes[0m
