// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _owcpa_enc_HH_
#define _owcpa_enc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "poly_S3_frombytes.h"
#include "poly_Rq_mul.h"
#include "poly_Rq_sum_zero_fro.h"
#include "owcpa_enc_x1_coeffs.h"
#include "owcpa_enc_x2_coeffs.h"
#include "owcpa_enc_x3_coeffs.h"

namespace ap_rtl {

struct owcpa_enc : public sc_module {
    // Port declarations 23
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > c_address0;
    sc_out< sc_logic > c_ce0;
    sc_out< sc_logic > c_we0;
    sc_out< sc_lv<8> > c_d0;
    sc_out< sc_lv<11> > c_address1;
    sc_out< sc_logic > c_ce1;
    sc_out< sc_logic > c_we1;
    sc_out< sc_lv<8> > c_d1;
    sc_out< sc_lv<9> > rm_address0;
    sc_out< sc_logic > rm_ce0;
    sc_in< sc_lv<8> > rm_q0;
    sc_out< sc_lv<11> > pk_address0;
    sc_out< sc_logic > pk_ce0;
    sc_in< sc_lv<8> > pk_q0;
    sc_out< sc_lv<11> > pk_address1;
    sc_out< sc_logic > pk_ce1;
    sc_in< sc_lv<8> > pk_q1;


    // Module declarations
    owcpa_enc(sc_module_name name);
    SC_HAS_PROCESS(owcpa_enc);

    ~owcpa_enc();

    sc_trace_file* mVcdFile;

    owcpa_enc_x1_coeffs* x1_coeffs_U;
    owcpa_enc_x2_coeffs* x2_coeffs_U;
    owcpa_enc_x3_coeffs* x3_coeffs_U;
    poly_S3_frombytes* grp_poly_S3_frombytes_fu_250;
    poly_Rq_mul* grp_poly_Rq_mul_fu_261;
    poly_Rq_sum_zero_fro* grp_poly_Rq_sum_zero_fro_fu_268;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > i_15_fu_282_p2;
    sc_signal< sc_lv<10> > i_15_reg_595;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<10> > m_coeffs_addr_reg_600;
    sc_signal< sc_lv<1> > exitcond_i_fu_276_p2;
    sc_signal< sc_lv<10> > i_16_fu_344_p2;
    sc_signal< sc_lv<10> > i_16_reg_608;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > tmp_i6_fu_350_p1;
    sc_signal< sc_lv<64> > tmp_i6_reg_613;
    sc_signal< sc_lv<1> > exitcond_i5_fu_338_p2;
    sc_signal< sc_lv<10> > i_17_fu_361_p2;
    sc_signal< sc_lv<10> > i_17_reg_626;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<10> > liftm_coeffs_addr_1_reg_631;
    sc_signal< sc_lv<1> > exitcond_i_i_fu_355_p2;
    sc_signal< sc_lv<10> > i_18_fu_423_p2;
    sc_signal< sc_lv<10> > i_18_reg_639;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<10> > ct_coeffs_addr_reg_644;
    sc_signal< sc_lv<1> > exitcond_fu_417_p2;
    sc_signal< sc_lv<9> > i_19_fu_464_p2;
    sc_signal< sc_lv<9> > i_19_reg_657;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > exitcond_i_i9_fu_458_p2;
    sc_signal< sc_lv<12> > tmp_109_i_i_fu_495_p2;
    sc_signal< sc_lv<12> > tmp_109_i_i_reg_667;
    sc_signal< sc_lv<8> > tmp_120_i_i_reg_679;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<10> > x1_coeffs_address0;
    sc_signal< sc_logic > x1_coeffs_ce0;
    sc_signal< sc_logic > x1_coeffs_we0;
    sc_signal< sc_lv<16> > x1_coeffs_d0;
    sc_signal< sc_lv<16> > x1_coeffs_q0;
    sc_signal< sc_logic > x1_coeffs_ce1;
    sc_signal< sc_logic > x1_coeffs_we1;
    sc_signal< sc_lv<16> > x1_coeffs_q1;
    sc_signal< sc_lv<10> > x2_coeffs_address0;
    sc_signal< sc_logic > x2_coeffs_ce0;
    sc_signal< sc_logic > x2_coeffs_we0;
    sc_signal< sc_lv<16> > x2_coeffs_d0;
    sc_signal< sc_lv<16> > x2_coeffs_q0;
    sc_signal< sc_logic > x2_coeffs_ce1;
    sc_signal< sc_logic > x2_coeffs_we1;
    sc_signal< sc_lv<10> > x3_coeffs_address0;
    sc_signal< sc_logic > x3_coeffs_ce0;
    sc_signal< sc_logic > x3_coeffs_we0;
    sc_signal< sc_lv<16> > x3_coeffs_d0;
    sc_signal< sc_lv<16> > x3_coeffs_q0;
    sc_signal< sc_lv<10> > x3_coeffs_address1;
    sc_signal< sc_logic > x3_coeffs_ce1;
    sc_signal< sc_lv<16> > x3_coeffs_q1;
    sc_signal< sc_logic > grp_poly_S3_frombytes_fu_250_ap_start;
    sc_signal< sc_logic > grp_poly_S3_frombytes_fu_250_ap_done;
    sc_signal< sc_logic > grp_poly_S3_frombytes_fu_250_ap_idle;
    sc_signal< sc_logic > grp_poly_S3_frombytes_fu_250_ap_ready;
    sc_signal< sc_lv<10> > grp_poly_S3_frombytes_fu_250_r_coeffs_address0;
    sc_signal< sc_logic > grp_poly_S3_frombytes_fu_250_r_coeffs_ce0;
    sc_signal< sc_logic > grp_poly_S3_frombytes_fu_250_r_coeffs_we0;
    sc_signal< sc_lv<16> > grp_poly_S3_frombytes_fu_250_r_coeffs_d0;
    sc_signal< sc_lv<10> > grp_poly_S3_frombytes_fu_250_r_coeffs_address1;
    sc_signal< sc_logic > grp_poly_S3_frombytes_fu_250_r_coeffs_ce1;
    sc_signal< sc_logic > grp_poly_S3_frombytes_fu_250_r_coeffs_we1;
    sc_signal< sc_lv<16> > grp_poly_S3_frombytes_fu_250_r_coeffs_d1;
    sc_signal< sc_lv<9> > grp_poly_S3_frombytes_fu_250_msg_address0;
    sc_signal< sc_logic > grp_poly_S3_frombytes_fu_250_msg_ce0;
    sc_signal< sc_lv<10> > grp_poly_S3_frombytes_fu_250_msg_offset;
    sc_signal< sc_logic > grp_poly_Rq_mul_fu_261_ap_start;
    sc_signal< sc_logic > grp_poly_Rq_mul_fu_261_ap_done;
    sc_signal< sc_logic > grp_poly_Rq_mul_fu_261_ap_idle;
    sc_signal< sc_logic > grp_poly_Rq_mul_fu_261_ap_ready;
    sc_signal< sc_lv<10> > grp_poly_Rq_mul_fu_261_r_coeffs_address0;
    sc_signal< sc_logic > grp_poly_Rq_mul_fu_261_r_coeffs_ce0;
    sc_signal< sc_logic > grp_poly_Rq_mul_fu_261_r_coeffs_we0;
    sc_signal< sc_lv<16> > grp_poly_Rq_mul_fu_261_r_coeffs_d0;
    sc_signal< sc_lv<10> > grp_poly_Rq_mul_fu_261_a_coeffs_address0;
    sc_signal< sc_logic > grp_poly_Rq_mul_fu_261_a_coeffs_ce0;
    sc_signal< sc_lv<10> > grp_poly_Rq_mul_fu_261_b_coeffs_address0;
    sc_signal< sc_logic > grp_poly_Rq_mul_fu_261_b_coeffs_ce0;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_ap_start;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_ap_done;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_ap_idle;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_ap_ready;
    sc_signal< sc_lv<10> > grp_poly_Rq_sum_zero_fro_fu_268_r_coeffs_address0;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_r_coeffs_ce0;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_r_coeffs_we0;
    sc_signal< sc_lv<16> > grp_poly_Rq_sum_zero_fro_fu_268_r_coeffs_d0;
    sc_signal< sc_lv<10> > grp_poly_Rq_sum_zero_fro_fu_268_r_coeffs_address1;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_r_coeffs_ce1;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_r_coeffs_we1;
    sc_signal< sc_lv<16> > grp_poly_Rq_sum_zero_fro_fu_268_r_coeffs_d1;
    sc_signal< sc_lv<11> > grp_poly_Rq_sum_zero_fro_fu_268_a_address0;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_a_ce0;
    sc_signal< sc_lv<11> > grp_poly_Rq_sum_zero_fro_fu_268_a_address1;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_a_ce1;
    sc_signal< sc_lv<10> > i_i_reg_195;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<10> > i_i4_reg_206;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<10> > i_i_i_reg_217;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<10> > i_reg_228;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<9> > i_i_i8_reg_239;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_poly_S3_frombytes_fu_250_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_poly_Rq_mul_fu_261_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_poly_Rq_sum_zero_fro_fu_268_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_i_fu_288_p1;
    sc_signal< sc_lv<64> > tmp_i_i_fu_367_p1;
    sc_signal< sc_lv<64> > tmp_fu_429_p1;
    sc_signal< sc_lv<64> > tmp_i_i1_39_fu_478_p1;
    sc_signal< sc_lv<64> > tmp_113_i_i_fu_507_p1;
    sc_signal< sc_lv<64> > tmp_110_i_i_fu_520_p1;
    sc_signal< sc_lv<64> > tmp_118_i_i_fu_563_p1;
    sc_signal< sc_lv<64> > tmp_122_i_i_fu_587_p1;
    sc_signal< sc_lv<16> > tmp_107_i_fu_329_p3;
    sc_signal< sc_lv<16> > tmp_107_i_i_fu_408_p3;
    sc_signal< sc_lv<16> > tmp_161_cast_fu_449_p1;
    sc_signal< sc_lv<8> > tmp_80_fu_512_p1;
    sc_signal< sc_lv<12> > tmp_28_fu_293_p4;
    sc_signal< sc_lv<12> > tmp_76_fu_309_p1;
    sc_signal< sc_lv<12> > tmp_105_i_cast_fu_303_p2;
    sc_signal< sc_lv<4> > tmp_31_fu_319_p4;
    sc_signal< sc_lv<12> > tmp_30_fu_313_p2;
    sc_signal< sc_lv<12> > tmp_32_fu_372_p4;
    sc_signal< sc_lv<12> > tmp_77_fu_388_p1;
    sc_signal< sc_lv<12> > tmp_105_i_i_cast_fu_382_p2;
    sc_signal< sc_lv<4> > tmp_35_fu_398_p4;
    sc_signal< sc_lv<12> > tmp_34_fu_392_p2;
    sc_signal< sc_lv<12> > tmp_79_fu_439_p1;
    sc_signal< sc_lv<12> > tmp_78_fu_435_p1;
    sc_signal< sc_lv<12> > tmp_cast_fu_443_p2;
    sc_signal< sc_lv<10> > tmp_i_i1_fu_470_p3;
    sc_signal< sc_lv<11> > p_shl_i_i_fu_483_p3;
    sc_signal< sc_lv<12> > p_shl_i_i_cast_fu_491_p1;
    sc_signal< sc_lv<12> > i_i_i8_cast2_fu_454_p1;
    sc_signal< sc_lv<10> > tmp_111_i_i_fu_501_p2;
    sc_signal< sc_lv<32> > tmp_109_i_i_cast_fu_517_p1;
    sc_signal< sc_lv<4> > tmp_81_fu_525_p1;
    sc_signal< sc_lv<8> > tmp_115_i_i_fu_529_p3;
    sc_signal< sc_lv<8> > tmp_5_i_i_fu_537_p4;
    sc_signal< sc_lv<12> > tmp_117_i_i_fu_554_p2;
    sc_signal< sc_lv<32> > tmp_117_i_i_cast_fu_559_p1;
    sc_signal< sc_lv<12> > tmp_121_i_i_fu_578_p2;
    sc_signal< sc_lv<32> > tmp_121_i_i_cast_fu_583_p1;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_state12;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<10> ap_const_lv10_A4;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<10> ap_const_lv10_335;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<9> ap_const_lv9_19A;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<12> ap_const_lv12_2;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_c_address0();
    void thread_c_address1();
    void thread_c_ce0();
    void thread_c_ce1();
    void thread_c_d0();
    void thread_c_d1();
    void thread_c_we0();
    void thread_c_we1();
    void thread_exitcond_fu_417_p2();
    void thread_exitcond_i5_fu_338_p2();
    void thread_exitcond_i_fu_276_p2();
    void thread_exitcond_i_i9_fu_458_p2();
    void thread_exitcond_i_i_fu_355_p2();
    void thread_grp_poly_Rq_mul_fu_261_ap_start();
    void thread_grp_poly_Rq_sum_zero_fro_fu_268_ap_start();
    void thread_grp_poly_S3_frombytes_fu_250_ap_start();
    void thread_grp_poly_S3_frombytes_fu_250_msg_offset();
    void thread_i_15_fu_282_p2();
    void thread_i_16_fu_344_p2();
    void thread_i_17_fu_361_p2();
    void thread_i_18_fu_423_p2();
    void thread_i_19_fu_464_p2();
    void thread_i_i_i8_cast2_fu_454_p1();
    void thread_p_shl_i_i_cast_fu_491_p1();
    void thread_p_shl_i_i_fu_483_p3();
    void thread_pk_address0();
    void thread_pk_address1();
    void thread_pk_ce0();
    void thread_pk_ce1();
    void thread_rm_address0();
    void thread_rm_ce0();
    void thread_tmp_105_i_cast_fu_303_p2();
    void thread_tmp_105_i_i_cast_fu_382_p2();
    void thread_tmp_107_i_fu_329_p3();
    void thread_tmp_107_i_i_fu_408_p3();
    void thread_tmp_109_i_i_cast_fu_517_p1();
    void thread_tmp_109_i_i_fu_495_p2();
    void thread_tmp_110_i_i_fu_520_p1();
    void thread_tmp_111_i_i_fu_501_p2();
    void thread_tmp_113_i_i_fu_507_p1();
    void thread_tmp_115_i_i_fu_529_p3();
    void thread_tmp_117_i_i_cast_fu_559_p1();
    void thread_tmp_117_i_i_fu_554_p2();
    void thread_tmp_118_i_i_fu_563_p1();
    void thread_tmp_121_i_i_cast_fu_583_p1();
    void thread_tmp_121_i_i_fu_578_p2();
    void thread_tmp_122_i_i_fu_587_p1();
    void thread_tmp_161_cast_fu_449_p1();
    void thread_tmp_28_fu_293_p4();
    void thread_tmp_30_fu_313_p2();
    void thread_tmp_31_fu_319_p4();
    void thread_tmp_32_fu_372_p4();
    void thread_tmp_34_fu_392_p2();
    void thread_tmp_35_fu_398_p4();
    void thread_tmp_5_i_i_fu_537_p4();
    void thread_tmp_76_fu_309_p1();
    void thread_tmp_77_fu_388_p1();
    void thread_tmp_78_fu_435_p1();
    void thread_tmp_79_fu_439_p1();
    void thread_tmp_80_fu_512_p1();
    void thread_tmp_81_fu_525_p1();
    void thread_tmp_cast_fu_443_p2();
    void thread_tmp_fu_429_p1();
    void thread_tmp_i6_fu_350_p1();
    void thread_tmp_i_fu_288_p1();
    void thread_tmp_i_i1_39_fu_478_p1();
    void thread_tmp_i_i1_fu_470_p3();
    void thread_tmp_i_i_fu_367_p1();
    void thread_x1_coeffs_address0();
    void thread_x1_coeffs_ce0();
    void thread_x1_coeffs_ce1();
    void thread_x1_coeffs_d0();
    void thread_x1_coeffs_we0();
    void thread_x1_coeffs_we1();
    void thread_x2_coeffs_address0();
    void thread_x2_coeffs_ce0();
    void thread_x2_coeffs_ce1();
    void thread_x2_coeffs_d0();
    void thread_x2_coeffs_we0();
    void thread_x2_coeffs_we1();
    void thread_x3_coeffs_address0();
    void thread_x3_coeffs_address1();
    void thread_x3_coeffs_ce0();
    void thread_x3_coeffs_ce1();
    void thread_x3_coeffs_d0();
    void thread_x3_coeffs_we0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
