<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2024.1.2 (64-bit)                                   -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/UART_Transfer_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/UART_Transfer_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/UART_Transfer_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="UART_Transfer_i/clock_out_top_0/U0/ila_inst" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="UART_Transfer_i/clock_out_top_0/U0/glitching_done" gui_info="Trigger Setup=0"/>
    <Object name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[7:0]" gui_info=""/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[6]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/&lt;const0>"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/&lt;const0>_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[1]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/&lt;const0>_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[2]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/&lt;const0>_3"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[3]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/&lt;const0>_4"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[4]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/&lt;const0>_5"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[5]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/&lt;const0>_6"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/display_ptr_slv[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/display_ptr_slv[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/display_ptr_slv[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/fifo_count_slv[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq7&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq7&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[6:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq7&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_counter[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_counter[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_counter[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_counter[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_counter[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_counter[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[15]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[14]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[13]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[12]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[11]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[10]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[9]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[8]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[15]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[14]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[13]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[12]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[11]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[10]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[9]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[8]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[15]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[14]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[13]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[12]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[11]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[10]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[9]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[8]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitch_fifo_debug_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b0"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b0"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/glitching_done"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[15]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[14]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[13]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[12]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[11]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[10]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[9]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[8]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_latched[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[15:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[15]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[14]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[13]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[12]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[11]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[10]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[9]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[8]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/gpio_out_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched_0[7]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched_0[6]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched_0[5]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched_0[4]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched_0[3]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched_0[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched_0[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/tdc_code_latched_0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="UART_Transfer_i/clock_out_top_0/U0/ila_inst"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="UART_Transfer_i/clock_out_top_0/U0/write_ptr_slv[2]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/write_ptr_slv[1]"/>
        <net name="UART_Transfer_i/clock_out_top_0/U0/write_ptr_slv[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
