5 18 1fd81 5 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt1.6.vcd) 2 -o (null_stmt1.6.cdd) 2 -v (null_stmt1.6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 null_stmt1.6.v 10 33 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 70007 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 null_stmt1.6.v 14 19 1 
2 2 15 15 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 15 15 10001 0 1 1410 0 0 1 1 a
2 4 15 15 15 10008 1 37 16 2 3
2 5 16 16 16 b000b 2 1 100c 0 0 1 1 b
2 6 16 16 16 3000b 3 27 100a 5 0 1 18 0 1 0 0 0 0
2 7 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 8 17 17 17 10002 2 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 18 18 18 50008 1 0 21008 0 0 1 16 1 0
2 10 18 18 18 10001 0 1 1410 0 0 1 1 a
2 11 18 18 18 10008 1 37 1a 9 10
4 4 11 6 6 4
4 6 0 8 0 4
4 8 0 11 0 4
4 11 0 0 0 4
3 1 main.u$1 "main.u$1" 0 null_stmt1.6.v 21 31 1 
