Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Dec 11 00:43:49 2018
| Host         : Mullikan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    60 |
| Unused register locations in slices containing registers |   294 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           40 |
|      8 |            6 |
|     10 |            2 |
|     12 |            5 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             304 |          127 |
| No           | No                    | Yes                    |             182 |           35 |
| No           | Yes                   | No                     |              42 |           15 |
| Yes          | No                    | No                     |              36 |            7 |
| Yes          | No                    | Yes                    |             246 |           51 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------+-------------------------+------------------+----------------+
|         Clock Signal        |          Enable Signal          |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------------+---------------------------------+-------------------------+------------------+----------------+
|  t/tc/m_reg[2]_P            |                                 | t/tc/m_reg[2]_C_0       |                1 |              2 |
|  t/tc/m_reg[1]_P_0          |                                 | t/tc/m_reg[1]_C         |                1 |              2 |
|  t/tc/m_reg[0]_P            |                                 | t/tc/m_reg[0]_C_0       |                1 |              2 |
|  t/tc/m_reg[3]_P_0          |                                 | t/tc/m_reg[3]_C         |                1 |              2 |
|  t/tc/m_reg[4]_P            |                                 | t/tc/m_reg[4]_C_0       |                1 |              2 |
|  t/tc/m_reg[1]_P            |                                 | t/tc/m_reg[1]_C_0       |                1 |              2 |
|  t/tc/m_reg[3]_P            |                                 | t/tc/m_reg[3]_C_0       |                1 |              2 |
|  t/tc/m_reg[4]_P_0          |                                 | t/tc/m_reg[4]_C         |                1 |              2 |
|  t/tc/m_reg[0]_P_0          |                                 | t/tc/m_reg[0]_C         |                1 |              2 |
|  t/tc/m_reg[2]_P_0          |                                 | t/tc/m_reg[2]_C         |                1 |              2 |
|  t/tc/m_reg[5]_P            |                                 | t/tc/m_reg[5]_C_0       |                1 |              2 |
|  t/tc/m_reg[5]_P_0          |                                 | t/tc/m_reg[5]_C         |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[1]     | t/tc/m_reg[3]_P_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[1]     | t/tc/m_reg[4]_P_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[1]     | t/tc/m_reg[0]_P_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[1]     | t/tc/m_reg[2]_P_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[1]     | t/tc/m_reg[5]_P_0       |                1 |              2 |
|  debounce_dn/cap_samp/q_reg |                                 |                         |                1 |              2 |
|  debounce_dn/cap_samp/q_reg | debounce_dn/q_i_1__0_n_0        |                         |                1 |              2 |
|  debounce_up/cap_samp/q_reg |                                 |                         |                1 |              2 |
|  debounce_up/cap_samp/q_reg | debounce_up/q_i_1_n_0           |                         |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[3]_C         |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[3]_C_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[4]_C         |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[1]_C_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[0]_C_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[4]_C_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[5]_C_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[2]_C         |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[1]_C         |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[5]_C         |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[2]_C_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      |                                 | t/tc/m_reg[0]_C         |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[0]     | t/tc/m_reg[2]_P         |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[0]     | t/tc/m_reg[0]_P         |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[0]     | t/tc/m_reg[4]_P         |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[0]     | t/tc/m_reg[1]_P         |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[0]     | t/tc/m_reg[3]_P         |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[0]     | t/tc/m_reg[5]_P         |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_2/reg_dec_cnt[1]     | t/tc/m_reg[1]_P_0       |                1 |              2 |
|  clk_wiz/inst/clk_out1      | t/tc/reg_dec_cnt[0]             | t/dec_msec_0/m_reg[3]_2 |                2 |              8 |
|  clk_wiz/inst/clk_out1      | btnl_IBUF                       | rst_IBUF                |                2 |              8 |
|  clk_wiz/inst/clk_out1      | btnr_IBUF                       | rst_IBUF                |                2 |              8 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_1/reg_dec_cnt[1]     | t/dec_msec_0/m_reg[3]_2 |                1 |              8 |
|  clk_wiz/inst/clk_out1      | t/dec_msec_1/m_reg[3]_0[0]      | t/dec_msec_0/m_reg[3]_2 |                2 |              8 |
|  clk_wiz/inst/clk_out1      | t/tc/E[0]                       | rst_IBUF                |                2 |              8 |
|  clk_wiz/inst/clk_out1      | alarm_reg/increment_hour/E[0]   | rst_IBUF                |                2 |             10 |
|  clk_wiz/inst/clk_out1      | rt_clock/increment_hour/E[0]    | rst_IBUF                |                2 |             10 |
|  clk_wiz/inst/clk_out1      | t/tc/reg_ini_en[1]              | rst_IBUF                |                2 |             12 |
|  clk_wiz/inst/clk_out1      | t/tc/reg_ini_en[0]              | rst_IBUF                |                2 |             12 |
|  clk_wiz/inst/clk_out1      | alarm_reg/increment_minute/E[0] | rst_IBUF                |                3 |             12 |
|  clk_wiz/inst/clk_out1      | rt_clock/increment_minute/E[0]  | rst_IBUF                |                2 |             12 |
|  clk_wiz/inst/clk_out1      | en_1Hz_count/en_1Hz             | count_seconds/rst0      |                2 |             12 |
|  clk_100MHz_IBUF_BUFG       |                                 | rst_IBUF                |                3 |             18 |
|  clk_wiz/inst/clk_out1      | timer_en_IBUF                   | rst_IBUF                |                4 |             26 |
|  clk_100MHz_IBUF_BUFG       | t/tc/en0                        | rst_IBUF                |                4 |             28 |
|  clk_100MHz_IBUF_BUFG       | t/tc/en0                        |                         |                5 |             32 |
|  clk_100MHz_IBUF_BUFG       | from_file.ra/dctr/m_reg[0]_0    | rst_IBUF                |                5 |             40 |
|  clk_wiz/inst/clk_out1      |                                 | rst_IBUF                |               23 |            158 |
|  clk_100MHz_IBUF_BUFG       |                                 |                         |              125 |            300 |
+-----------------------------+---------------------------------+-------------------------+------------------+----------------+


