#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon May 30 14:13:39 2016
# Process ID: 2628
# Log file: D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.runs/impl_1/basic_dmt_bd_wrapper.vdi
# Journal file: D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source basic_dmt_bd_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-491] No black box instances found for design checkpoint 'D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.runs/basic_dmt_0_synth_1/basic_dmt_0.dcp'.
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fifo1/comp0.core_instance0/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/fifo1/comp0.core_instance0/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fifo2/comp1.core_instance1/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fifo2/comp1.core_instance1/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/fifo2/comp1.core_instance1/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/fifo2/comp1.core_instance1/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_2/basic_dmt_fifo_generator_v12_0_2/basic_dmt_fifo_generator_v12_0_2.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fifo/comp2.core_instance2/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_2/basic_dmt_fifo_generator_v12_0_2/basic_dmt_fifo_generator_v12_0_2.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fifo/comp2.core_instance2/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fifo1/comp3.core_instance3/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fifo1/comp3.core_instance3/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fifo/comp3.core_instance3/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fifo/comp3.core_instance3/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fifo1/comp3.core_instance3/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fifo1/comp3.core_instance3/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sip/fifo1/comp4.core_instance4/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sip/fifo1/comp4.core_instance4/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_pis/fifo2/comp4.core_instance4/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/ip/basic_dmt_bd_basic_dmt_1_0/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_pis/fifo2/comp4.core_instance4/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt_clock.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt_clock.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:2]
all_fanout: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 964.473 ; gain = 463.594
WARNING: [Vivado 12-508] No pins matched 'basic_dmt_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:8]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for all_fanout constraint with option '-from [get_pins {basic_dmt_default_clock_driver/clockdriver_x1/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:12]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:19]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:20]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-to [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:23]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-to [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:31]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:32]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-to [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-to [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:43]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:44]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-to [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-to [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:49]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:50]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:51]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:52]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:53]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:54]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:55]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:56]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:57]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:58]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:59]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:60]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:67]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:68]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-to [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:71]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-to [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:72]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-from [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:73]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-from [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:74]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-from [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-from [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:76]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-from [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:77]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-from [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:78]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:79]
can't read "rateCellsbasic_dmt16": no such variable
CRITICAL WARNING: [Designutils 20-964] Command failed: can't read "rateCellsbasic_dmt16": no such variable. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:80]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-from [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:81]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-from [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:82]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-from [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:83]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_multicycle_path constraint with option '-from [get_cells -of [filter [all_fanout -flat -endpoints [get_pins {basic_dmt_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]]'. [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc:84]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ipshared/User_Company/basic_dmt_v8_41210/e13c4507/constrs/basic_dmt.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fifo1/comp0.core_instance0/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0/basic_dmt_fifo_generator_v12_0_0.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/fifo1/comp0.core_instance0/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fifo2/comp1.core_instance1/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fifo2/comp1.core_instance1/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/fifo2/comp1.core_instance1/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1/basic_dmt_fifo_generator_v12_0_1.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/fifo2/comp1.core_instance1/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_2/basic_dmt_fifo_generator_v12_0_2/basic_dmt_fifo_generator_v12_0_2.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fifo/comp2.core_instance2/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_2/basic_dmt_fifo_generator_v12_0_2/basic_dmt_fifo_generator_v12_0_2.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fifo/comp2.core_instance2/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fifo1/comp3.core_instance3/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fifo1/comp3.core_instance3/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fifo/comp3.core_instance3/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fifo/comp3.core_instance3/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fifo1/comp3.core_instance3/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3/basic_dmt_fifo_generator_v12_0_3.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fifo1/comp3.core_instance3/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sip/fifo1/comp4.core_instance4/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sip/fifo1/comp4.core_instance4/U0'
Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_pis/fifo2/comp4.core_instance4/U0'
Finished Parsing XDC File [d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4/basic_dmt_fifo_generator_v12_0_4.xdc] for cell 'basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_pis/fifo2/comp4.core_instance4/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'basic_dmt_0'. The XDC file d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/constrs/basic_dmt_clock.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'basic_dmt_0'. The XDC file d:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/constrs/basic_dmt.xdc will not be read for any cell of this module.
Parsing XDC File [D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/constrs_1/new/own.xdc]
Finished Parsing XDC File [D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/constrs_1/new/own.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 971.328 ; gain = 779.699
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -516 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 976.445 ; gain = 1.426

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 180ae6fc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.782 . Memory (MB): peak = 976.445 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 64 cells.
Phase 2 Constant Propagation | Checksum: 27f215e28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 976.445 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1785 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 435 unconnected cells.
Phase 3 Sweep | Checksum: 244440305

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 976.445 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 244440305

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 976.445 ; gain = 0.000
Implement Debug Cores | Checksum: 1fbde2329
Logic Optimization | Checksum: 1fbde2329

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 202d30b1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 986.672 ; gain = 0.000
Ending Power Optimization Task | Checksum: 202d30b1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 986.672 ; gain = 10.227
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 43 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 986.672 ; gain = 15.344
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 986.672 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.runs/impl_1/basic_dmt_bd_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -516 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_ifftapis/ofdmordmt_x3/ifft_ofdm/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - basic_dmt_bd_i/basic_dmt_1/U0/basic_dmt_struct/sysgen_sipafft/fft_x0/fft_ofdm_x0/fast_fourier_transform_9_0/basic_dmt_xfft_v9_0_0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1b2a90301

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 986.672 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 986.672 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 986.672 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: e8aa4a64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.660 . Memory (MB): peak = 986.672 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: e8aa4a64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: e8aa4a64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 6f601224

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1003.930 ; gain = 17.258
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1362e864b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 218cf805f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1003.930 ; gain = 17.258
Phase 2.1.2.1 Place Init Design | Checksum: 222b8fb81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.930 ; gain = 17.258
Phase 2.1.2 Build Placer Netlist Model | Checksum: 222b8fb81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 222b8fb81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.930 ; gain = 17.258
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 222b8fb81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.930 ; gain = 17.258
Phase 2.1 Placer Initialization Core | Checksum: 222b8fb81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.930 ; gain = 17.258
Phase 2 Placer Initialization | Checksum: 222b8fb81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 19e9cf8be

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 19e9cf8be

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1b08e41a4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 160232e44

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 205b56f05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 205b56f05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 205b56f05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 205b56f05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258
Phase 4.4 Small Shape Detail Placement | Checksum: 205b56f05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 205b56f05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258
Phase 4 Detail Placement | Checksum: 205b56f05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2049d37a5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 2049d37a5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 2049d37a5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 2049d37a5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 2049d37a5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 20b7a47eb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 20b7a47eb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258
Ending Placer Task | Checksum: 176f8db8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.930 ; gain = 17.258
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 10 Warnings, 43 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.930 ; gain = 17.258
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.943 . Memory (MB): peak = 1003.930 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1003.930 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1003.930 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1003.930 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -516 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 896cb45c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1123.297 ; gain = 119.367

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 896cb45c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1125.020 ; gain = 121.090

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 896cb45c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1132.426 ; gain = 128.496
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: f615bfcd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1154.066 ; gain = 150.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=1e+39  | TNS=0      | WHS=1e+39  | THS=0      |

Phase 2 Router Initialization | Checksum: f615bfcd

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1154.066 ; gain = 150.137

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11894c633

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1154.066 ; gain = 150.137

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11894c633

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1154.066 ; gain = 150.137
Phase 4.1 Global Iteration 0 | Checksum: 11894c633

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1154.066 ; gain = 150.137

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 15fd34edc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.066 ; gain = 150.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=1e+39  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15fd34edc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.066 ; gain = 150.137
Phase 4 Rip-up And Reroute | Checksum: 15fd34edc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.066 ; gain = 150.137

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 15fd34edc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.066 ; gain = 150.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=1e+39  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 15fd34edc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.066 ; gain = 150.137

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 15fd34edc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.066 ; gain = 150.137

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 15fd34edc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.066 ; gain = 150.137
INFO: [Route 35-57] Estimated Timing Summary | WNS=1e+39  | TNS=0      | WHS=1e+39  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 15fd34edc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.066 ; gain = 150.137

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.701046 %
  Global Horizontal Routing Utilization  = 0.787356 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 15fd34edc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.066 ; gain = 150.137

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15fd34edc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.066 ; gain = 150.137

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: fe1842a5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1154.066 ; gain = 150.137

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1e+39  | TNS=0      | WHS=1e+39  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: fe1842a5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1154.066 ; gain = 150.137
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:36 . Memory (MB): peak = 1154.066 ; gain = 150.137
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 10 Warnings, 43 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1154.066 ; gain = 150.137
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1154.066 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.runs/impl_1/basic_dmt_bd_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon May 30 14:15:09 2016...
