#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000024533c2b5b0 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale -9 -10;
v0000024533d8dd60_0 .net "BUSYWAIT", 0 0, v0000024533d8da40_0;  1 drivers
v0000024533d8dc20_0 .var "CLK", 0 0;
v0000024533d8e4e0_0 .net "DMEM_ADDR", 31 0, L_0000024533d14080;  1 drivers
v0000024533d8dcc0_0 .net "DMEM_DATA_READ", 31 0, v0000024533d8d720_0;  1 drivers
v0000024533d8de00_0 .net "DMEM_DATA_WRITE", 31 0, L_0000024533d141d0;  1 drivers
v0000024533d8e580_0 .net "DMEM_READ", 3 0, L_0000024533d142b0;  1 drivers
v0000024533d8e760_0 .net "DMEM_WRITE", 2 0, L_0000024533d14320;  1 drivers
v0000024533d8d2c0_0 .net "INST", 31 0, v0000024533d8d9a0_0;  1 drivers
v0000024533d8d180_0 .net "PC", 31 0, v0000024533d84790_0;  1 drivers
v0000024533d8d360_0 .var "RST", 0 0;
S_0000024533c2b740 .scope module, "cpu_inst" "cpu" 2 20, 3 17 0, S_0000024533c2b5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INST_IF";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /INPUT 32 "DMEM_DATA_READ_MA";
    .port_info 4 /INPUT 1 "BUSYWAIT_IN";
    .port_info 5 /OUTPUT 32 "PC_IF";
    .port_info 6 /OUTPUT 32 "DMEM_ADDR_MA";
    .port_info 7 /OUTPUT 32 "DMEM_DATA_WRITE_MA";
    .port_info 8 /OUTPUT 4 "DMEM_READ_MA";
    .port_info 9 /OUTPUT 3 "DMEM_WRITE_MA";
    .port_info 10 /OUTPUT 1 "BUSYWAIT_OUT";
L_0000024533d15430 .functor BUFZ 1, v0000024533d8da40_0, C4<0>, C4<0>, C4<0>;
L_0000024533d14080 .functor BUFZ 32, v0000024533d82710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024533d141d0 .functor BUFZ 32, v0000024533d828f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024533d142b0 .functor BUFZ 4, v0000024533d839d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000024533d14320 .functor BUFZ 3, v0000024533d83f70_0, C4<000>, C4<000>, C4<000>;
v0000024533d86c20_0 .net "ALU_DATA1_EX", 31 0, L_0000024533ded820;  1 drivers
v0000024533d862c0_0 .net "ALU_DATA2_EX", 31 0, L_0000024533dee2c0;  1 drivers
v0000024533d85be0_0 .net "ALU_OP_EX", 4 0, v0000024533d81d10_0;  1 drivers
v0000024533d86cc0_0 .net "ALU_OP_ID", 4 0, L_0000024533d8b560;  1 drivers
v0000024533d87ee0_0 .net "ALU_OUT_EX", 31 0, v0000024533d25e60_0;  1 drivers
v0000024533d86e00_0 .net "ALU_OUT_MA", 31 0, v0000024533d82710_0;  1 drivers
v0000024533d87800_0 .net "ALU_OUT_WB", 31 0, v0000024533d84970_0;  1 drivers
v0000024533d86220_0 .net "BRANCH_JUMP_EX", 3 0, v0000024533d83a70_0;  1 drivers
v0000024533d87580_0 .net "BRANCH_JUMP_ID", 3 0, L_0000024533d8bce0;  1 drivers
v0000024533d86ea0_0 .net "BUSYWAIT", 0 0, L_0000024533d15430;  1 drivers
v0000024533d874e0_0 .net "BUSYWAIT_IN", 0 0, v0000024533d8da40_0;  alias, 1 drivers
o0000024533d2cd18 .functor BUFZ 1, C4<z>; HiZ drive
v0000024533d86f40_0 .net "BUSYWAIT_OUT", 0 0, o0000024533d2cd18;  0 drivers
v0000024533d87620_0 .net "CLK", 0 0, v0000024533d8dc20_0;  1 drivers
v0000024533d86fe0_0 .net "DATA1_ALU_SEL_EX", 0 0, v0000024533d81950_0;  1 drivers
v0000024533d85960_0 .net "DATA1_ALU_SEL_ID", 0 0, L_0000024533d13fa0;  1 drivers
v0000024533d87080_0 .net "DATA1_EX", 31 0, v0000024533d83610_0;  1 drivers
v0000024533d87120_0 .net "DATA1_ID", 31 0, L_0000024533d14550;  1 drivers
v0000024533d87260_0 .net "DATA2_ALU_SEL_EX", 0 0, v0000024533d82850_0;  1 drivers
v0000024533d87760_0 .net "DATA2_ALU_SEL_ID", 0 0, L_0000024533d15350;  1 drivers
v0000024533d87e40_0 .net "DATA2_EX", 31 0, v0000024533d819f0_0;  1 drivers
v0000024533d879e0_0 .net "DATA2_ID", 31 0, L_0000024533d145c0;  1 drivers
v0000024533d87a80_0 .net "DATA2_MA", 31 0, v0000024533d828f0_0;  1 drivers
v0000024533d85a00_0 .net "DMEM_ADDR_MA", 31 0, L_0000024533d14080;  alias, 1 drivers
v0000024533d87c60_0 .net "DMEM_DATA_READ_MA", 31 0, v0000024533d8d720_0;  alias, 1 drivers
v0000024533d87d00_0 .net "DMEM_DATA_READ_WB", 31 0, v0000024533d84650_0;  1 drivers
v0000024533d85aa0_0 .net "DMEM_DATA_WRITE_MA", 31 0, L_0000024533d141d0;  alias, 1 drivers
v0000024533d88f20_0 .net "DMEM_READ_MA", 3 0, L_0000024533d142b0;  alias, 1 drivers
v0000024533d896a0_0 .net "DMEM_WRITE_MA", 2 0, L_0000024533d14320;  alias, 1 drivers
v0000024533d89100_0 .net "IMM_EX", 31 0, v0000024533d82c10_0;  1 drivers
v0000024533d891a0_0 .net "IMM_ID", 31 0, v0000024533d86400_0;  1 drivers
v0000024533d885c0_0 .net "IMM_MA", 31 0, v0000024533d823f0_0;  1 drivers
v0000024533d888e0_0 .net "IMM_SEL_ID", 3 0, L_0000024533d8b2e0;  1 drivers
v0000024533d88a20_0 .net "IMM_WB", 31 0, v0000024533d84470_0;  1 drivers
v0000024533d88660_0 .net "INST_ID", 31 0, v0000024533d81b30_0;  1 drivers
v0000024533d89600_0 .net "INST_IF", 31 0, v0000024533d8d9a0_0;  alias, 1 drivers
v0000024533d89240_0 .net "MEM_READ_EX", 3 0, v0000024533d82df0_0;  1 drivers
v0000024533d892e0_0 .net "MEM_READ_ID", 3 0, L_0000024533d8aac0;  1 drivers
v0000024533d88700_0 .net "MEM_READ_MA", 3 0, v0000024533d839d0_0;  1 drivers
v0000024533d88ca0_0 .net "MEM_WRITE_EX", 2 0, v0000024533d820d0_0;  1 drivers
v0000024533d88340_0 .net "MEM_WRITE_ID", 2 0, L_0000024533d8bba0;  1 drivers
v0000024533d887a0_0 .net "MEM_WRITE_MA", 2 0, v0000024533d83f70_0;  1 drivers
o0000024533d2c298 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024533d88ac0_0 .net "NEXT_PC_EX", 31 0, o0000024533d2c298;  0 drivers
v0000024533d88b60_0 .net "PC_EX", 31 0, v0000024533d83ed0_0;  1 drivers
v0000024533d89380_0 .net "PC_ID", 31 0, v0000024533d81db0_0;  1 drivers
v0000024533d88980_0 .net "PC_IF", 31 0, v0000024533d84790_0;  alias, 1 drivers
v0000024533d88840_0 .net "PC_INT_IF", 31 0, L_0000024533d8d0e0;  1 drivers
v0000024533d88480_0 .net "PC_MA", 31 0, v0000024533d83cf0_0;  1 drivers
v0000024533d88c00_0 .net "PC_MUX_SEL_EX", 0 0, v0000024533d7ab20_0;  1 drivers
v0000024533d89740_0 .net "PC_PLUS_4_IF", 31 0, L_0000024533d8d400;  1 drivers
v0000024533d88d40_0 .net "PC_PLUS_4_MA", 31 0, L_0000024533df0020;  1 drivers
v0000024533d88de0_0 .net "PC_WB", 31 0, v0000024533d84830_0;  1 drivers
v0000024533d88e80_0 .net "RST", 0 0, v0000024533d8d360_0;  1 drivers
v0000024533d880c0_0 .net "WADDR_EX", 4 0, v0000024533d82ad0_0;  1 drivers
v0000024533d882a0_0 .net "WADDR_MA", 4 0, v0000024533d827b0_0;  1 drivers
v0000024533d88fc0_0 .net "WADDR_WB", 4 0, v0000024533d84510_0;  1 drivers
v0000024533d89420_0 .net "WB_SEL_EX", 1 0, v0000024533d825d0_0;  1 drivers
v0000024533d89060_0 .net "WB_SEL_ID", 1 0, L_0000024533def8a0;  1 drivers
v0000024533d894c0_0 .net "WB_SEL_MA", 1 0, v0000024533d83930_0;  1 drivers
v0000024533d883e0_0 .net "WB_SEL_WB", 1 0, v0000024533d84c90_0;  1 drivers
v0000024533d88520_0 .net "WRITE_DATA_WB", 31 0, L_0000024533df0340;  1 drivers
v0000024533d88160_0 .net "WRITE_EN_EX", 0 0, v0000024533d83250_0;  1 drivers
v0000024533d89560_0 .net "WRITE_EN_ID", 0 0, L_0000024533d153c0;  1 drivers
v0000024533d88200_0 .net "WRITE_EN_MA", 0 0, v0000024533d84010_0;  1 drivers
v0000024533d8d860_0 .net "WRITE_EN_WB", 0 0, v0000024533d846f0_0;  1 drivers
L_0000024533d8b7e0 .part v0000024533d81b30_0, 15, 5;
L_0000024533d8ca00 .part v0000024533d81b30_0, 20, 5;
L_0000024533ded780 .part v0000024533d81b30_0, 0, 7;
L_0000024533deefe0 .part v0000024533d81b30_0, 12, 3;
L_0000024533ded140 .part v0000024533d81b30_0, 25, 7;
L_0000024533dee360 .part v0000024533d81b30_0, 7, 5;
S_0000024533c28730 .scope module, "alu_inst" "alu" 3 214, 4 9 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_0000024533d15510/d .functor BUFZ 32, L_0000024533ded820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024533d15510 .delay 32 (10,10,10) L_0000024533d15510/d;
L_0000024533d15580/d .functor XOR 32, L_0000024533ded820, L_0000024533dee2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024533d15580 .delay 32 (10,10,10) L_0000024533d15580/d;
L_0000024533d148d0/d .functor OR 32, L_0000024533ded820, L_0000024533dee2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024533d148d0 .delay 32 (10,10,10) L_0000024533d148d0/d;
L_0000024533d14400/d .functor AND 32, L_0000024533ded820, L_0000024533dee2c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024533d14400 .delay 32 (10,10,10) L_0000024533d14400/d;
v0000024533d24e20_0 .net "DATA1", 31 0, L_0000024533ded820;  alias, 1 drivers
v0000024533d24420_0 .net "DATA2", 31 0, L_0000024533dee2c0;  alias, 1 drivers
v0000024533d25e60_0 .var "RESULT", 31 0;
v0000024533d251e0_0 .net "SELECT", 4 0, v0000024533d81d10_0;  alias, 1 drivers
L_0000024533d94588 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024533d25dc0_0 .net/2u *"_ivl_10", 31 0, L_0000024533d94588;  1 drivers
v0000024533d244c0_0 .net *"_ivl_14", 0 0, L_0000024533ded960;  1 drivers
L_0000024533d945d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024533d24f60_0 .net/2u *"_ivl_16", 31 0, L_0000024533d945d0;  1 drivers
L_0000024533d94618 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024533d25320_0 .net/2u *"_ivl_18", 31 0, L_0000024533d94618;  1 drivers
v0000024533d247e0_0 .net/s *"_ivl_36", 63 0, L_0000024533def620;  1 drivers
v0000024533d25f00_0 .net/s *"_ivl_38", 63 0, L_0000024533dee900;  1 drivers
v0000024533d24ce0_0 .net *"_ivl_42", 63 0, L_0000024533dedd20;  1 drivers
L_0000024533d94660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024533d24920_0 .net *"_ivl_45", 31 0, L_0000024533d94660;  1 drivers
v0000024533d25960_0 .net *"_ivl_46", 63 0, L_0000024533dee680;  1 drivers
L_0000024533d946a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024533d24d80_0 .net *"_ivl_49", 31 0, L_0000024533d946a8;  1 drivers
v0000024533d241a0_0 .net *"_ivl_52", 63 0, L_0000024533dede60;  1 drivers
L_0000024533d946f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024533d24b00_0 .net *"_ivl_55", 31 0, L_0000024533d946f0;  1 drivers
v0000024533d24380_0 .net *"_ivl_56", 63 0, L_0000024533dedf00;  1 drivers
L_0000024533d94738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024533d249c0_0 .net *"_ivl_59", 31 0, L_0000024533d94738;  1 drivers
v0000024533d25640_0 .net *"_ivl_6", 0 0, L_0000024533ded1e0;  1 drivers
L_0000024533d94540 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024533d24560_0 .net/2u *"_ivl_8", 31 0, L_0000024533d94540;  1 drivers
v0000024533d258c0_0 .net "addData", 31 0, L_0000024533def080;  1 drivers
v0000024533d24880_0 .net "andData", 31 0, L_0000024533d14400;  1 drivers
v0000024533d24600_0 .net "divData", 31 0, L_0000024533dedfa0;  1 drivers
v0000024533d25c80_0 .net "divuData", 31 0, L_0000024533deeae0;  1 drivers
v0000024533d24060_0 .net "forwardData", 31 0, L_0000024533d15510;  1 drivers
v0000024533d25000_0 .net "mulData", 31 0, L_0000024533ded320;  1 drivers
v0000024533d24ba0_0 .net "mulhData", 31 0, L_0000024533dee720;  1 drivers
v0000024533d246a0_0 .net "mulh_temp", 63 0, L_0000024533dedbe0;  1 drivers
v0000024533d25b40_0 .net "mulhsuData", 31 0, L_0000024533def1c0;  1 drivers
v0000024533d250a0_0 .net "mulhsu_temp", 63 0, L_0000024533ded280;  1 drivers
v0000024533d25140_0 .net "mulhuData", 31 0, L_0000024533deea40;  1 drivers
v0000024533d25280_0 .net "mulhu_temp", 63 0, L_0000024533dee9a0;  1 drivers
v0000024533d242e0_0 .net "orData", 31 0, L_0000024533d148d0;  1 drivers
v0000024533d253c0_0 .net "remData", 31 0, L_0000024533deecc0;  1 drivers
v0000024533d24100_0 .net "remuData", 31 0, L_0000024533def300;  1 drivers
v0000024533d24240_0 .net "sllData", 31 0, L_0000024533dedb40;  1 drivers
v0000024533d24740_0 .net "sltData", 31 0, L_0000024533deeb80;  1 drivers
v0000024533d24a60_0 .net "sltuData", 31 0, L_0000024533deda00;  1 drivers
v0000024533d25460_0 .net "sraData", 31 0, L_0000024533dee540;  1 drivers
v0000024533d25500_0 .net "srlData", 31 0, L_0000024533dee860;  1 drivers
v0000024533d25780_0 .net "subData", 31 0, L_0000024533def120;  1 drivers
v0000024533d255a0_0 .net "xorData", 31 0, L_0000024533d15580;  1 drivers
E_0000024533d0b1a0/0 .event anyedge, v0000024533d251e0_0, v0000024533d258c0_0, v0000024533d25780_0, v0000024533d24240_0;
E_0000024533d0b1a0/1 .event anyedge, v0000024533d24740_0, v0000024533d24a60_0, v0000024533d255a0_0, v0000024533d25500_0;
E_0000024533d0b1a0/2 .event anyedge, v0000024533d25460_0, v0000024533d242e0_0, v0000024533d24880_0, v0000024533d25000_0;
E_0000024533d0b1a0/3 .event anyedge, v0000024533d24ba0_0, v0000024533d25b40_0, v0000024533d25140_0, v0000024533d24600_0;
E_0000024533d0b1a0/4 .event anyedge, v0000024533d25c80_0, v0000024533d253c0_0, v0000024533d24100_0, v0000024533d24060_0;
E_0000024533d0b1a0 .event/or E_0000024533d0b1a0/0, E_0000024533d0b1a0/1, E_0000024533d0b1a0/2, E_0000024533d0b1a0/3, E_0000024533d0b1a0/4;
L_0000024533def080 .delay 32 (20,20,20) L_0000024533def080/d;
L_0000024533def080/d .arith/sum 32, L_0000024533ded820, L_0000024533dee2c0;
L_0000024533def120 .delay 32 (20,20,20) L_0000024533def120/d;
L_0000024533def120/d .arith/sub 32, L_0000024533ded820, L_0000024533dee2c0;
L_0000024533ded1e0 .cmp/gt.s 32, L_0000024533dee2c0, L_0000024533ded820;
L_0000024533deeb80 .delay 32 (10,10,10) L_0000024533deeb80/d;
L_0000024533deeb80/d .functor MUXZ 32, L_0000024533d94588, L_0000024533d94540, L_0000024533ded1e0, C4<>;
L_0000024533ded960 .cmp/gt 32, L_0000024533dee2c0, L_0000024533ded820;
L_0000024533deda00 .delay 32 (10,10,10) L_0000024533deda00/d;
L_0000024533deda00/d .functor MUXZ 32, L_0000024533d94618, L_0000024533d945d0, L_0000024533ded960, C4<>;
L_0000024533dedb40 .delay 32 (10,10,10) L_0000024533dedb40/d;
L_0000024533dedb40/d .shift/l 32, L_0000024533ded820, L_0000024533dee2c0;
L_0000024533dee860 .delay 32 (10,10,10) L_0000024533dee860/d;
L_0000024533dee860/d .shift/r 32, L_0000024533ded820, L_0000024533dee2c0;
L_0000024533dee540 .delay 32 (10,10,10) L_0000024533dee540/d;
L_0000024533dee540/d .shift/rs 32, L_0000024533ded820, L_0000024533dee2c0;
L_0000024533ded320 .delay 32 (30,30,30) L_0000024533ded320/d;
L_0000024533ded320/d .arith/mult 32, L_0000024533ded820, L_0000024533dee2c0;
L_0000024533def620 .extend/s 64, L_0000024533ded820;
L_0000024533dee900 .extend/s 64, L_0000024533dee2c0;
L_0000024533dedbe0 .arith/mult 64, L_0000024533def620, L_0000024533dee900;
L_0000024533dedd20 .concat [ 32 32 0 0], L_0000024533ded820, L_0000024533d94660;
L_0000024533dee680 .concat [ 32 32 0 0], L_0000024533dee2c0, L_0000024533d946a8;
L_0000024533ded280 .arith/mult 64, L_0000024533dedd20, L_0000024533dee680;
L_0000024533dede60 .concat [ 32 32 0 0], L_0000024533ded820, L_0000024533d946f0;
L_0000024533dedf00 .concat [ 32 32 0 0], L_0000024533dee2c0, L_0000024533d94738;
L_0000024533dee9a0 .arith/mult 64, L_0000024533dede60, L_0000024533dedf00;
L_0000024533dee720 .delay 32 (30,30,30) L_0000024533dee720/d;
L_0000024533dee720/d .part L_0000024533dedbe0, 32, 32;
L_0000024533def1c0 .delay 32 (30,30,30) L_0000024533def1c0/d;
L_0000024533def1c0/d .part L_0000024533ded280, 32, 32;
L_0000024533deea40 .delay 32 (30,30,30) L_0000024533deea40/d;
L_0000024533deea40/d .part L_0000024533dee9a0, 32, 32;
L_0000024533dedfa0 .delay 32 (30,30,30) L_0000024533dedfa0/d;
L_0000024533dedfa0/d .arith/div 32, L_0000024533ded820, L_0000024533dee2c0;
L_0000024533deeae0 .delay 32 (30,30,30) L_0000024533deeae0/d;
L_0000024533deeae0/d .arith/div 32, L_0000024533ded820, L_0000024533dee2c0;
L_0000024533deecc0 .delay 32 (30,30,30) L_0000024533deecc0/d;
L_0000024533deecc0/d .arith/mod 32, L_0000024533ded820, L_0000024533dee2c0;
L_0000024533def300 .delay 32 (30,30,30) L_0000024533def300/d;
L_0000024533def300/d .arith/mod 32, L_0000024533ded820, L_0000024533dee2c0;
S_0000024533c346c0 .scope module, "alu_mux_1" "mux_32b_2to1" 3 198, 5 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0000024533d944b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000024533d15740 .functor XNOR 1, v0000024533d81950_0, L_0000024533d944b0, C4<0>, C4<0>;
v0000024533d256e0_0 .net/2u *"_ivl_0", 0 0, L_0000024533d944b0;  1 drivers
v0000024533d25820_0 .net *"_ivl_2", 0 0, L_0000024533d15740;  1 drivers
v0000024533d25a00_0 .net "data1", 31 0, v0000024533d83610_0;  alias, 1 drivers
v0000024533d25aa0_0 .net "data2", 31 0, v0000024533d83ed0_0;  alias, 1 drivers
v0000024533d25be0_0 .net "out", 31 0, L_0000024533ded820;  alias, 1 drivers
v0000024533d03340_0 .net "sel", 0 0, v0000024533d81950_0;  alias, 1 drivers
L_0000024533ded820 .delay 32 (10,10,10) L_0000024533ded820/d;
L_0000024533ded820/d .functor MUXZ 32, v0000024533d83610_0, v0000024533d83ed0_0, L_0000024533d15740, C4<>;
S_0000024533c34850 .scope module, "alu_mux_2" "mux_32b_2to1" 3 206, 5 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0000024533d944f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000024533d13de0 .functor XNOR 1, v0000024533d82850_0, L_0000024533d944f8, C4<0>, C4<0>;
v0000024533d02760_0 .net/2u *"_ivl_0", 0 0, L_0000024533d944f8;  1 drivers
v0000024533d01860_0 .net *"_ivl_2", 0 0, L_0000024533d13de0;  1 drivers
v0000024533d02940_0 .net "data1", 31 0, v0000024533d819f0_0;  alias, 1 drivers
v0000024533cec600_0 .net "data2", 31 0, v0000024533d82c10_0;  alias, 1 drivers
v0000024533d7a1c0_0 .net "out", 31 0, L_0000024533dee2c0;  alias, 1 drivers
v0000024533d7b480_0 .net "sel", 0 0, v0000024533d82850_0;  alias, 1 drivers
L_0000024533dee2c0 .delay 32 (10,10,10) L_0000024533dee2c0/d;
L_0000024533dee2c0/d .functor MUXZ 32, v0000024533d819f0_0, v0000024533d82c10_0, L_0000024533d13de0, C4<>;
S_0000024533c21650 .scope module, "branch_logic_inst" "branch_logic" 3 222, 6 9 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 1 "out";
v0000024533d7aa80_0 .net "BEQ", 0 0, L_0000024533def4e0;  1 drivers
v0000024533d79a40_0 .net "BGE", 0 0, L_0000024533df0c00;  1 drivers
v0000024533d7ad00_0 .net "BGEU", 0 0, L_0000024533df0b60;  1 drivers
v0000024533d79900_0 .net "BLT", 0 0, L_0000024533df0ac0;  1 drivers
v0000024533d79b80_0 .net "BLTU", 0 0, L_0000024533df0200;  1 drivers
v0000024533d7ac60_0 .net "BNE", 0 0, L_0000024533def580;  1 drivers
v0000024533d7a120_0 .net "data1", 31 0, v0000024533d83610_0;  alias, 1 drivers
v0000024533d7af80_0 .net "data2", 31 0, v0000024533d819f0_0;  alias, 1 drivers
v0000024533d79ea0_0 .net "op", 3 0, v0000024533d83a70_0;  alias, 1 drivers
v0000024533d7ab20_0 .var "out", 0 0;
E_0000024533d0ace0/0 .event anyedge, v0000024533d79ea0_0, v0000024533d7aa80_0, v0000024533d7ac60_0, v0000024533d79900_0;
E_0000024533d0ace0/1 .event anyedge, v0000024533d79a40_0, v0000024533d79b80_0, v0000024533d7ad00_0;
E_0000024533d0ace0 .event/or E_0000024533d0ace0/0, E_0000024533d0ace0/1;
L_0000024533def4e0 .cmp/eq 32, v0000024533d83610_0, v0000024533d819f0_0;
L_0000024533def580 .cmp/ne 32, v0000024533d83610_0, v0000024533d819f0_0;
L_0000024533df0ac0 .cmp/gt.s 32, v0000024533d819f0_0, v0000024533d83610_0;
L_0000024533df0c00 .cmp/ge.s 32, v0000024533d83610_0, v0000024533d819f0_0;
L_0000024533df0200 .cmp/gt 32, v0000024533d819f0_0, v0000024533d83610_0;
L_0000024533df0b60 .cmp/ge 32, v0000024533d83610_0, v0000024533d819f0_0;
S_0000024533c217e0 .scope module, "control_unit_inst" "control_unit" 3 140, 7 11 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 5 "alu_op";
    .port_info 4 /OUTPUT 1 "reg_write_en";
    .port_info 5 /OUTPUT 3 "mem_write";
    .port_info 6 /OUTPUT 4 "mem_read";
    .port_info 7 /OUTPUT 4 "branch_jump";
    .port_info 8 /OUTPUT 4 "imm_sel";
    .port_info 9 /OUTPUT 1 "data1_alu_sel";
    .port_info 10 /OUTPUT 1 "data2_alu_sel";
    .port_info 11 /OUTPUT 2 "wb_sel";
    .port_info 12 /INPUT 1 "reset";
L_0000024533d14710 .functor OR 1, L_0000024533d8ac00, L_0000024533d8a980, C4<0>, C4<0>;
L_0000024533d15820 .functor OR 1, L_0000024533d14710, L_0000024533d8b4c0, C4<0>, C4<0>;
L_0000024533d14a90 .functor OR 1, L_0000024533d15820, L_0000024533d8ab60, C4<0>, C4<0>;
L_0000024533d15900/d .functor OR 1, L_0000024533d14a90, L_0000024533d8ae80, C4<0>, C4<0>;
L_0000024533d15900 .delay 1 (30,30,30) L_0000024533d15900/d;
L_0000024533d13ec0 .functor OR 1, L_0000024533d8ba60, L_0000024533d8c8c0, C4<0>, C4<0>;
L_0000024533d14da0 .functor OR 1, L_0000024533d13ec0, L_0000024533d8cf00, C4<0>, C4<0>;
L_0000024533d15040/d .functor OR 1, L_0000024533d14da0, L_0000024533d8bb00, C4<0>, C4<0>;
L_0000024533d15040 .delay 1 (30,30,30) L_0000024533d15040/d;
L_0000024533d14d30/d .functor OR 1, L_0000024533d8b380, L_0000024533d8aca0, C4<0>, C4<0>;
L_0000024533d14d30 .delay 1 (30,30,30) L_0000024533d14d30/d;
L_0000024533d15270 .functor OR 1, L_0000024533d8caa0, L_0000024533d8c000, C4<0>, C4<0>;
L_0000024533d15970 .functor OR 1, L_0000024533d15270, L_0000024533d8b6a0, C4<0>, C4<0>;
L_0000024533d152e0 .functor OR 1, L_0000024533d15970, v0000024533d8d360_0, C4<0>, C4<0>;
L_0000024533d153c0/d .functor NOT 1, L_0000024533d152e0, C4<0>, C4<0>, C4<0>;
L_0000024533d153c0 .delay 1 (30,30,30) L_0000024533d153c0/d;
L_0000024533d13e50/d .functor BUFZ 3, L_0000024533deefe0, C4<000>, C4<000>, C4<000>;
L_0000024533d13e50 .delay 3 (30,30,30) L_0000024533d13e50/d;
L_0000024533d14f60 .functor OR 1, L_0000024533d8b740, L_0000024533d8cfa0, C4<0>, C4<0>;
L_0000024533d14630/d .functor OR 1, L_0000024533d14f60, L_0000024533d8bc40, C4<0>, C4<0>;
L_0000024533d14630 .delay 1 (30,30,30) L_0000024533d14630/d;
L_0000024533d149b0 .functor OR 1, L_0000024533d8c500, L_0000024533d8bd80, C4<0>, C4<0>;
L_0000024533d14160 .functor OR 1, L_0000024533d8cb40, L_0000024533d8cbe0, C4<0>, C4<0>;
L_0000024533d15120 .functor OR 1, L_0000024533d14160, L_0000024533d8afc0, C4<0>, C4<0>;
L_0000024533d14b00 .functor OR 1, L_0000024533d15120, L_0000024533d8bf60, C4<0>, C4<0>;
L_0000024533d157b0 .functor OR 1, L_0000024533d14b00, L_0000024533d8c140, C4<0>, C4<0>;
L_0000024533d14780 .functor OR 1, L_0000024533d157b0, L_0000024533d8d040, C4<0>, C4<0>;
L_0000024533d14470/d .functor OR 1, L_0000024533d14780, L_0000024533d8bec0, C4<0>, C4<0>;
L_0000024533d14470 .delay 1 (30,30,30) L_0000024533d14470/d;
L_0000024533d154a0 .functor OR 1, L_0000024533deec20, L_0000024533dee220, C4<0>, C4<0>;
L_0000024533d14ef0 .functor OR 1, L_0000024533d154a0, L_0000024533deee00, C4<0>, C4<0>;
L_0000024533d13fa0/d .functor OR 1, L_0000024533d14ef0, L_0000024533deeea0, C4<0>, C4<0>;
L_0000024533d13fa0 .delay 1 (30,30,30) L_0000024533d13fa0/d;
L_0000024533d14fd0 .functor OR 1, L_0000024533dedc80, L_0000024533def6c0, C4<0>, C4<0>;
L_0000024533d14b70 .functor OR 1, L_0000024533d14fd0, L_0000024533def760, C4<0>, C4<0>;
L_0000024533d150b0 .functor OR 1, L_0000024533d14b70, L_0000024533dedaa0, C4<0>, C4<0>;
L_0000024533d14be0 .functor OR 1, L_0000024533d150b0, L_0000024533ded640, C4<0>, C4<0>;
L_0000024533d14c50 .functor OR 1, L_0000024533d14be0, L_0000024533dee400, C4<0>, C4<0>;
L_0000024533d15190 .functor OR 1, L_0000024533d14c50, L_0000024533deef40, C4<0>, C4<0>;
L_0000024533d15350/d .functor OR 1, L_0000024533d15190, L_0000024533ded8c0, C4<0>, C4<0>;
L_0000024533d15350 .delay 1 (30,30,30) L_0000024533d15350/d;
L_0000024533d14010 .functor OR 1, L_0000024533ded6e0, L_0000024533dee5e0, C4<0>, C4<0>;
L_0000024533d155f0/d .functor NOT 1, L_0000024533d14010, C4<0>, C4<0>, C4<0>;
L_0000024533d155f0 .delay 1 (30,30,30) L_0000024533d155f0/d;
L_0000024533d14cc0 .functor OR 1, L_0000024533dee7c0, L_0000024533dee4a0, C4<0>, C4<0>;
L_0000024533d156d0/d .functor OR 1, L_0000024533d14cc0, L_0000024533ded5a0, C4<0>, C4<0>;
L_0000024533d156d0 .delay 1 (30,30,30) L_0000024533d156d0/d;
L_0000024533d931d8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000024533d79f40_0 .net/2u *"_ivl_0", 6 0, L_0000024533d931d8;  1 drivers
L_0000024533d93268 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000024533d79e00_0 .net/2u *"_ivl_10", 6 0, L_0000024533d93268;  1 drivers
v0000024533d7b3e0_0 .net *"_ivl_101", 0 0, L_0000024533d8b600;  1 drivers
v0000024533d79fe0_0 .net *"_ivl_107", 1 0, L_0000024533d8c320;  1 drivers
L_0000024533d936a0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000024533d7b200_0 .net/2u *"_ivl_110", 6 0, L_0000024533d936a0;  1 drivers
v0000024533d7a080_0 .net *"_ivl_112", 0 0, L_0000024533d8ad40;  1 drivers
v0000024533d7b020_0 .net *"_ivl_118", 2 0, L_0000024533d13e50;  1 drivers
v0000024533d7a3a0_0 .net *"_ivl_12", 0 0, L_0000024533d8b4c0;  1 drivers
L_0000024533d936e8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000024533d79c20_0 .net/2u *"_ivl_121", 6 0, L_0000024533d936e8;  1 drivers
v0000024533d7a8a0_0 .net *"_ivl_123", 0 0, L_0000024533d8b740;  1 drivers
L_0000024533d93730 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000024533d7a260_0 .net/2u *"_ivl_125", 6 0, L_0000024533d93730;  1 drivers
v0000024533d7b0c0_0 .net *"_ivl_127", 0 0, L_0000024533d8cfa0;  1 drivers
v0000024533d7b160_0 .net *"_ivl_129", 0 0, L_0000024533d14f60;  1 drivers
L_0000024533d93778 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000024533d7ada0_0 .net/2u *"_ivl_131", 6 0, L_0000024533d93778;  1 drivers
v0000024533d7b2a0_0 .net *"_ivl_133", 0 0, L_0000024533d8bc40;  1 drivers
v0000024533d7a580_0 .net *"_ivl_135", 0 0, L_0000024533d14630;  1 drivers
v0000024533d7b340_0 .net *"_ivl_14", 0 0, L_0000024533d15820;  1 drivers
L_0000024533d937c0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000024533d7a300_0 .net/2u *"_ivl_140", 6 0, L_0000024533d937c0;  1 drivers
v0000024533d7b5c0_0 .net *"_ivl_142", 0 0, L_0000024533d8c500;  1 drivers
L_0000024533d93808 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000024533d7a620_0 .net/2u *"_ivl_144", 6 0, L_0000024533d93808;  1 drivers
v0000024533d7b660_0 .net *"_ivl_146", 0 0, L_0000024533d8bd80;  1 drivers
v0000024533d7b700_0 .net *"_ivl_149", 0 0, L_0000024533d149b0;  1 drivers
L_0000024533d93850 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024533d79860_0 .net/2u *"_ivl_150", 2 0, L_0000024533d93850;  1 drivers
v0000024533d7a440_0 .net *"_ivl_152", 2 0, L_0000024533d8b240;  1 drivers
v0000024533d7a6c0_0 .net *"_ivl_156", 9 0, L_0000024533d8ade0;  1 drivers
L_0000024533d93898 .functor BUFT 1, C4<0000011100>, C4<0>, C4<0>, C4<0>;
v0000024533d7a760_0 .net/2u *"_ivl_158", 9 0, L_0000024533d93898;  1 drivers
L_0000024533d932b0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000024533d799a0_0 .net/2u *"_ivl_16", 6 0, L_0000024533d932b0;  1 drivers
v0000024533d7a800_0 .net *"_ivl_160", 0 0, L_0000024533d8cb40;  1 drivers
v0000024533d79ae0_0 .net *"_ivl_162", 9 0, L_0000024533d8c3c0;  1 drivers
L_0000024533d938e0 .functor BUFT 1, C4<0000011101>, C4<0>, C4<0>, C4<0>;
v0000024533d7a940_0 .net/2u *"_ivl_164", 9 0, L_0000024533d938e0;  1 drivers
v0000024533d7a9e0_0 .net *"_ivl_166", 0 0, L_0000024533d8cbe0;  1 drivers
v0000024533d7abc0_0 .net *"_ivl_168", 0 0, L_0000024533d14160;  1 drivers
v0000024533d7c950_0 .net *"_ivl_170", 9 0, L_0000024533d8af20;  1 drivers
L_0000024533d93928 .functor BUFT 1, C4<0010011011>, C4<0>, C4<0>, C4<0>;
v0000024533d7d670_0 .net/2u *"_ivl_172", 9 0, L_0000024533d93928;  1 drivers
v0000024533d7d710_0 .net *"_ivl_174", 0 0, L_0000024533d8afc0;  1 drivers
v0000024533d7d530_0 .net *"_ivl_176", 0 0, L_0000024533d15120;  1 drivers
v0000024533d7c450_0 .net *"_ivl_178", 16 0, L_0000024533d8c460;  1 drivers
v0000024533d7c130_0 .net *"_ivl_18", 0 0, L_0000024533d8ab60;  1 drivers
L_0000024533d93970 .functor BUFT 1, C4<01100110110000000>, C4<0>, C4<0>, C4<0>;
v0000024533d7d030_0 .net/2u *"_ivl_180", 16 0, L_0000024533d93970;  1 drivers
v0000024533d7cef0_0 .net *"_ivl_182", 0 0, L_0000024533d8bf60;  1 drivers
v0000024533d7c310_0 .net *"_ivl_184", 0 0, L_0000024533d14b00;  1 drivers
v0000024533d7d350_0 .net *"_ivl_186", 16 0, L_0000024533d8c5a0;  1 drivers
L_0000024533d939b8 .functor BUFT 1, C4<01100110100000001>, C4<0>, C4<0>, C4<0>;
v0000024533d7cf90_0 .net/2u *"_ivl_188", 16 0, L_0000024533d939b8;  1 drivers
v0000024533d7b870_0 .net *"_ivl_190", 0 0, L_0000024533d8c140;  1 drivers
v0000024533d7c3b0_0 .net *"_ivl_192", 0 0, L_0000024533d157b0;  1 drivers
v0000024533d7d170_0 .net *"_ivl_194", 16 0, L_0000024533d8b1a0;  1 drivers
L_0000024533d93a00 .functor BUFT 1, C4<01100110110000001>, C4<0>, C4<0>, C4<0>;
v0000024533d7bd70_0 .net/2u *"_ivl_196", 16 0, L_0000024533d93a00;  1 drivers
v0000024533d7d210_0 .net *"_ivl_198", 0 0, L_0000024533d8d040;  1 drivers
v0000024533d7d2b0_0 .net *"_ivl_2", 0 0, L_0000024533d8ac00;  1 drivers
v0000024533d7d3f0_0 .net *"_ivl_20", 0 0, L_0000024533d14a90;  1 drivers
v0000024533d7d490_0 .net *"_ivl_200", 0 0, L_0000024533d14780;  1 drivers
v0000024533d7b910_0 .net *"_ivl_202", 16 0, L_0000024533d8a8e0;  1 drivers
L_0000024533d93a48 .functor BUFT 1, C4<01100111110000001>, C4<0>, C4<0>, C4<0>;
v0000024533d7c9f0_0 .net/2u *"_ivl_204", 16 0, L_0000024533d93a48;  1 drivers
v0000024533d7c090_0 .net *"_ivl_206", 0 0, L_0000024533d8bec0;  1 drivers
v0000024533d7c4f0_0 .net *"_ivl_208", 0 0, L_0000024533d14470;  1 drivers
L_0000024533d93a90 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000024533d7bcd0_0 .net/2u *"_ivl_213", 6 0, L_0000024533d93a90;  1 drivers
v0000024533d7d5d0_0 .net *"_ivl_215", 0 0, L_0000024533d8cc80;  1 drivers
L_0000024533d93ad8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024533d7c590_0 .net/2u *"_ivl_217", 2 0, L_0000024533d93ad8;  1 drivers
L_0000024533d93b20 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000024533d7b9b0_0 .net/2u *"_ivl_219", 6 0, L_0000024533d93b20;  1 drivers
L_0000024533d932f8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000024533d7c630_0 .net/2u *"_ivl_22", 6 0, L_0000024533d932f8;  1 drivers
v0000024533d7c6d0_0 .net *"_ivl_221", 0 0, L_0000024533d8be20;  1 drivers
L_0000024533d93b68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024533d7c810_0 .net/2u *"_ivl_223", 2 0, L_0000024533d93b68;  1 drivers
L_0000024533d93bb0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000024533d7ba50_0 .net/2u *"_ivl_225", 6 0, L_0000024533d93bb0;  1 drivers
v0000024533d7be10_0 .net *"_ivl_227", 0 0, L_0000024533d8cd20;  1 drivers
L_0000024533d93bf8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024533d7baf0_0 .net/2u *"_ivl_229", 2 0, L_0000024533d93bf8;  1 drivers
L_0000024533d93c40 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000024533d7d0d0_0 .net/2u *"_ivl_231", 6 0, L_0000024533d93c40;  1 drivers
v0000024533d7bb90_0 .net *"_ivl_233", 0 0, L_0000024533d8c0a0;  1 drivers
L_0000024533d93c88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024533d7c8b0_0 .net/2u *"_ivl_235", 2 0, L_0000024533d93c88;  1 drivers
L_0000024533d93cd0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000024533d7bc30_0 .net/2u *"_ivl_237", 6 0, L_0000024533d93cd0;  1 drivers
v0000024533d7cbd0_0 .net *"_ivl_239", 0 0, L_0000024533d8c1e0;  1 drivers
v0000024533d7c1d0_0 .net *"_ivl_24", 0 0, L_0000024533d8ae80;  1 drivers
L_0000024533d93d18 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024533d7cd10_0 .net/2u *"_ivl_241", 2 0, L_0000024533d93d18;  1 drivers
L_0000024533d93d60 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000024533d7c770_0 .net/2u *"_ivl_243", 6 0, L_0000024533d93d60;  1 drivers
v0000024533d7ca90_0 .net *"_ivl_245", 0 0, L_0000024533d8c280;  1 drivers
L_0000024533d93da8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024533d7beb0_0 .net/2u *"_ivl_247", 2 0, L_0000024533d93da8;  1 drivers
L_0000024533d93df0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000024533d7bf50_0 .net/2u *"_ivl_249", 6 0, L_0000024533d93df0;  1 drivers
v0000024533d7bff0_0 .net *"_ivl_251", 0 0, L_0000024533d8cdc0;  1 drivers
L_0000024533d93e38 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000024533d7c270_0 .net/2u *"_ivl_253", 2 0, L_0000024533d93e38;  1 drivers
v0000024533d7cb30_0 .net *"_ivl_255", 9 0, L_0000024533def3a0;  1 drivers
L_0000024533d93e80 .functor BUFT 1, C4<0010011x01>, C4<0>, C4<0>, C4<0>;
v0000024533d7cc70_0 .net *"_ivl_257", 9 0, L_0000024533d93e80;  1 drivers
v0000024533d7cdb0_0 .net *"_ivl_259", 0 0, L_0000024533dee180;  1 drivers
L_0000024533d93ec8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000024533d7ce50_0 .net/2u *"_ivl_261", 2 0, L_0000024533d93ec8;  1 drivers
L_0000024533d93f10 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000024533d7eb40_0 .net/2u *"_ivl_263", 6 0, L_0000024533d93f10;  1 drivers
v0000024533d7e8c0_0 .net *"_ivl_265", 0 0, L_0000024533ded500;  1 drivers
L_0000024533d93f58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024533d7dec0_0 .net/2u *"_ivl_267", 2 0, L_0000024533d93f58;  1 drivers
L_0000024533d93fa0 .functor BUFT 1, C4<xxx>, C4<0>, C4<0>, C4<0>;
v0000024533d7f540_0 .net *"_ivl_269", 2 0, L_0000024533d93fa0;  1 drivers
v0000024533d7ebe0_0 .net *"_ivl_271", 2 0, L_0000024533dee040;  1 drivers
v0000024533d7ee60_0 .net *"_ivl_273", 2 0, L_0000024533dee0e0;  1 drivers
v0000024533d7f5e0_0 .net *"_ivl_275", 2 0, L_0000024533ded460;  1 drivers
v0000024533d7e640_0 .net *"_ivl_277", 2 0, L_0000024533deed60;  1 drivers
v0000024533d7edc0_0 .net *"_ivl_279", 2 0, L_0000024533def440;  1 drivers
v0000024533d7df60_0 .net *"_ivl_281", 2 0, L_0000024533def800;  1 drivers
v0000024533d7ec80_0 .net *"_ivl_283", 2 0, L_0000024533ded3c0;  1 drivers
v0000024533d7f680_0 .net *"_ivl_285", 2 0, L_0000024533def260;  1 drivers
v0000024533d7ef00_0 .net *"_ivl_287", 2 0, L_0000024533deddc0;  1 drivers
L_0000024533d93fe8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000024533d7f720_0 .net/2u *"_ivl_289", 6 0, L_0000024533d93fe8;  1 drivers
v0000024533d7e960_0 .net *"_ivl_291", 0 0, L_0000024533deec20;  1 drivers
L_0000024533d94030 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000024533d7e3c0_0 .net/2u *"_ivl_293", 6 0, L_0000024533d94030;  1 drivers
v0000024533d7e500_0 .net *"_ivl_295", 0 0, L_0000024533dee220;  1 drivers
v0000024533d7e5a0_0 .net *"_ivl_297", 0 0, L_0000024533d154a0;  1 drivers
L_0000024533d94078 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000024533d7f220_0 .net/2u *"_ivl_299", 6 0, L_0000024533d94078;  1 drivers
v0000024533d7da60_0 .net *"_ivl_301", 0 0, L_0000024533deee00;  1 drivers
v0000024533d7e1e0_0 .net *"_ivl_303", 0 0, L_0000024533d14ef0;  1 drivers
L_0000024533d940c0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000024533d7e000_0 .net/2u *"_ivl_305", 6 0, L_0000024533d940c0;  1 drivers
v0000024533d7f4a0_0 .net *"_ivl_307", 0 0, L_0000024533deeea0;  1 drivers
L_0000024533d94108 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000024533d7ed20_0 .net/2u *"_ivl_311", 6 0, L_0000024533d94108;  1 drivers
v0000024533d7e0a0_0 .net *"_ivl_313", 0 0, L_0000024533dedc80;  1 drivers
L_0000024533d94150 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000024533d7f040_0 .net/2u *"_ivl_315", 6 0, L_0000024533d94150;  1 drivers
v0000024533d7e460_0 .net *"_ivl_317", 0 0, L_0000024533def6c0;  1 drivers
v0000024533d7dc40_0 .net *"_ivl_319", 0 0, L_0000024533d14fd0;  1 drivers
L_0000024533d94198 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000024533d7dd80_0 .net/2u *"_ivl_321", 6 0, L_0000024533d94198;  1 drivers
v0000024533d7dce0_0 .net *"_ivl_323", 0 0, L_0000024533def760;  1 drivers
v0000024533d7dba0_0 .net *"_ivl_325", 0 0, L_0000024533d14b70;  1 drivers
L_0000024533d941e0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000024533d7f180_0 .net/2u *"_ivl_327", 6 0, L_0000024533d941e0;  1 drivers
v0000024533d7efa0_0 .net *"_ivl_329", 0 0, L_0000024533dedaa0;  1 drivers
v0000024533d7f0e0_0 .net *"_ivl_331", 0 0, L_0000024533d150b0;  1 drivers
L_0000024533d94228 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000024533d7e6e0_0 .net/2u *"_ivl_333", 6 0, L_0000024533d94228;  1 drivers
v0000024533d7f2c0_0 .net *"_ivl_335", 0 0, L_0000024533ded640;  1 drivers
v0000024533d7ea00_0 .net *"_ivl_337", 0 0, L_0000024533d14be0;  1 drivers
L_0000024533d94270 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000024533d7e820_0 .net/2u *"_ivl_339", 6 0, L_0000024533d94270;  1 drivers
v0000024533d7d9c0_0 .net *"_ivl_34", 16 0, L_0000024533d8aa20;  1 drivers
v0000024533d7e320_0 .net *"_ivl_341", 0 0, L_0000024533dee400;  1 drivers
v0000024533d7de20_0 .net *"_ivl_343", 0 0, L_0000024533d14c50;  1 drivers
L_0000024533d942b8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000024533d7f360_0 .net/2u *"_ivl_345", 6 0, L_0000024533d942b8;  1 drivers
v0000024533d7e280_0 .net *"_ivl_347", 0 0, L_0000024533deef40;  1 drivers
v0000024533d7f400_0 .net *"_ivl_349", 0 0, L_0000024533d15190;  1 drivers
L_0000024533d94300 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000024533d7d880_0 .net/2u *"_ivl_351", 6 0, L_0000024533d94300;  1 drivers
v0000024533d7d920_0 .net *"_ivl_353", 0 0, L_0000024533ded8c0;  1 drivers
L_0000024533d94348 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000024533d7e780_0 .net/2u *"_ivl_359", 6 0, L_0000024533d94348;  1 drivers
L_0000024533d933d0 .functor BUFT 1, C4<00100111010100000>, C4<0>, C4<0>, C4<0>;
v0000024533d7eaa0_0 .net/2u *"_ivl_36", 16 0, L_0000024533d933d0;  1 drivers
v0000024533d7db00_0 .net *"_ivl_361", 0 0, L_0000024533ded6e0;  1 drivers
L_0000024533d94390 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000024533d7e140_0 .net/2u *"_ivl_363", 6 0, L_0000024533d94390;  1 drivers
v0000024533d7fa70_0 .net *"_ivl_365", 0 0, L_0000024533dee5e0;  1 drivers
v0000024533d815f0_0 .net *"_ivl_367", 0 0, L_0000024533d14010;  1 drivers
v0000024533d810f0_0 .net *"_ivl_369", 0 0, L_0000024533d155f0;  1 drivers
L_0000024533d943d8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000024533d80010_0 .net/2u *"_ivl_374", 6 0, L_0000024533d943d8;  1 drivers
v0000024533d81410_0 .net *"_ivl_376", 0 0, L_0000024533dee7c0;  1 drivers
L_0000024533d94420 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000024533d7f890_0 .net/2u *"_ivl_378", 6 0, L_0000024533d94420;  1 drivers
v0000024533d7f930_0 .net *"_ivl_38", 0 0, L_0000024533d8ba60;  1 drivers
v0000024533d80290_0 .net *"_ivl_380", 0 0, L_0000024533dee4a0;  1 drivers
v0000024533d81190_0 .net *"_ivl_382", 0 0, L_0000024533d14cc0;  1 drivers
L_0000024533d94468 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000024533d81050_0 .net/2u *"_ivl_384", 6 0, L_0000024533d94468;  1 drivers
v0000024533d800b0_0 .net *"_ivl_386", 0 0, L_0000024533ded5a0;  1 drivers
v0000024533d814b0_0 .net *"_ivl_388", 0 0, L_0000024533d156d0;  1 drivers
L_0000024533d93220 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000024533d81230_0 .net/2u *"_ivl_4", 6 0, L_0000024533d93220;  1 drivers
v0000024533d7f9d0_0 .net *"_ivl_40", 16 0, L_0000024533d8c6e0;  1 drivers
L_0000024533d93418 .functor BUFT 1, C4<01100110000100000>, C4<0>, C4<0>, C4<0>;
v0000024533d803d0_0 .net/2u *"_ivl_42", 16 0, L_0000024533d93418;  1 drivers
v0000024533d812d0_0 .net *"_ivl_44", 0 0, L_0000024533d8c8c0;  1 drivers
v0000024533d7ff70_0 .net *"_ivl_46", 0 0, L_0000024533d13ec0;  1 drivers
v0000024533d81370_0 .net *"_ivl_48", 16 0, L_0000024533d8c780;  1 drivers
L_0000024533d93460 .functor BUFT 1, C4<01100111010100000>, C4<0>, C4<0>, C4<0>;
v0000024533d80330_0 .net/2u *"_ivl_50", 16 0, L_0000024533d93460;  1 drivers
v0000024533d80150_0 .net *"_ivl_52", 0 0, L_0000024533d8cf00;  1 drivers
v0000024533d80470_0 .net *"_ivl_54", 0 0, L_0000024533d14da0;  1 drivers
L_0000024533d934a8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000024533d7fe30_0 .net/2u *"_ivl_56", 6 0, L_0000024533d934a8;  1 drivers
v0000024533d805b0_0 .net *"_ivl_58", 0 0, L_0000024533d8bb00;  1 drivers
v0000024533d801f0_0 .net *"_ivl_6", 0 0, L_0000024533d8a980;  1 drivers
v0000024533d80510_0 .net *"_ivl_60", 0 0, L_0000024533d15040;  1 drivers
v0000024533d80c90_0 .net *"_ivl_65", 13 0, L_0000024533d8c960;  1 drivers
L_0000024533d934f0 .functor BUFT 1, C4<01100110000001>, C4<0>, C4<0>, C4<0>;
v0000024533d80830_0 .net/2u *"_ivl_67", 13 0, L_0000024533d934f0;  1 drivers
v0000024533d81550_0 .net *"_ivl_69", 0 0, L_0000024533d8b380;  1 drivers
L_0000024533d93538 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000024533d80650_0 .net/2u *"_ivl_71", 6 0, L_0000024533d93538;  1 drivers
v0000024533d806f0_0 .net *"_ivl_73", 0 0, L_0000024533d8aca0;  1 drivers
v0000024533d80dd0_0 .net *"_ivl_75", 0 0, L_0000024533d14d30;  1 drivers
L_0000024533d93580 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000024533d80b50_0 .net/2u *"_ivl_77", 6 0, L_0000024533d93580;  1 drivers
v0000024533d81690_0 .net *"_ivl_79", 0 0, L_0000024533d8caa0;  1 drivers
v0000024533d7fb10_0 .net *"_ivl_8", 0 0, L_0000024533d14710;  1 drivers
L_0000024533d935c8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000024533d80f10_0 .net/2u *"_ivl_81", 6 0, L_0000024533d935c8;  1 drivers
v0000024533d81730_0 .net *"_ivl_83", 0 0, L_0000024533d8c000;  1 drivers
v0000024533d7fbb0_0 .net *"_ivl_85", 0 0, L_0000024533d15270;  1 drivers
L_0000024533d93610 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000024533d7fc50_0 .net/2u *"_ivl_87", 6 0, L_0000024533d93610;  1 drivers
v0000024533d80790_0 .net *"_ivl_89", 0 0, L_0000024533d8b6a0;  1 drivers
v0000024533d808d0_0 .net *"_ivl_91", 0 0, L_0000024533d15970;  1 drivers
v0000024533d80970_0 .net *"_ivl_93", 0 0, L_0000024533d152e0;  1 drivers
L_0000024533d93658 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000024533d80a10_0 .net/2u *"_ivl_99", 6 0, L_0000024533d93658;  1 drivers
v0000024533d80ab0_0 .net "alu_op", 4 0, L_0000024533d8b560;  alias, 1 drivers
v0000024533d80bf0_0 .net "branch_jump", 3 0, L_0000024533d8bce0;  alias, 1 drivers
v0000024533d80d30_0 .net "data1_alu_sel", 0 0, L_0000024533d13fa0;  alias, 1 drivers
v0000024533d80e70_0 .net "data2_alu_sel", 0 0, L_0000024533d15350;  alias, 1 drivers
v0000024533d80fb0_0 .net "funct3", 2 0, L_0000024533deefe0;  1 drivers
v0000024533d7fcf0_0 .net "funct3_mux_select", 0 0, L_0000024533d15900;  1 drivers
v0000024533d7fd90_0 .net "funct7", 6 0, L_0000024533ded140;  1 drivers
v0000024533d7fed0_0 .net "imm_sel", 3 0, L_0000024533d8b2e0;  alias, 1 drivers
v0000024533d81ef0_0 .net "mem_read", 3 0, L_0000024533d8aac0;  alias, 1 drivers
v0000024533d83e30_0 .net "mem_write", 2 0, L_0000024533d8bba0;  alias, 1 drivers
v0000024533d81f90_0 .net "opcode", 6 0, L_0000024533ded780;  1 drivers
v0000024533d83390_0 .net "reg_write_en", 0 0, L_0000024533d153c0;  alias, 1 drivers
v0000024533d82670_0 .net "reset", 0 0, v0000024533d8d360_0;  alias, 1 drivers
v0000024533d82a30_0 .net "wb_sel", 1 0, L_0000024533def8a0;  alias, 1 drivers
L_0000024533d8ac00 .cmp/eq 7, L_0000024533ded780, L_0000024533d931d8;
L_0000024533d8a980 .cmp/eq 7, L_0000024533ded780, L_0000024533d93220;
L_0000024533d8b4c0 .cmp/eq 7, L_0000024533ded780, L_0000024533d93268;
L_0000024533d8ab60 .cmp/eq 7, L_0000024533ded780, L_0000024533d932b0;
L_0000024533d8ae80 .cmp/eq 7, L_0000024533ded780, L_0000024533d932f8;
L_0000024533d8aa20 .concat [ 7 3 7 0], L_0000024533ded140, L_0000024533deefe0, L_0000024533ded780;
L_0000024533d8ba60 .cmp/eq 17, L_0000024533d8aa20, L_0000024533d933d0;
L_0000024533d8c6e0 .concat [ 7 3 7 0], L_0000024533ded140, L_0000024533deefe0, L_0000024533ded780;
L_0000024533d8c8c0 .cmp/eq 17, L_0000024533d8c6e0, L_0000024533d93418;
L_0000024533d8c780 .concat [ 7 3 7 0], L_0000024533ded140, L_0000024533deefe0, L_0000024533ded780;
L_0000024533d8cf00 .cmp/eq 17, L_0000024533d8c780, L_0000024533d93460;
L_0000024533d8bb00 .cmp/eq 7, L_0000024533ded780, L_0000024533d934a8;
L_0000024533d8b560 .concat8 [ 3 1 1 0], L_0000024533d8b100, L_0000024533d14d30, L_0000024533d15040;
L_0000024533d8c960 .concat [ 7 7 0 0], L_0000024533ded140, L_0000024533ded780;
L_0000024533d8b380 .cmp/eq 14, L_0000024533d8c960, L_0000024533d934f0;
L_0000024533d8aca0 .cmp/eq 7, L_0000024533ded780, L_0000024533d93538;
L_0000024533d8caa0 .cmp/eq 7, L_0000024533ded780, L_0000024533d93580;
L_0000024533d8c000 .cmp/eq 7, L_0000024533ded780, L_0000024533d935c8;
L_0000024533d8b6a0 .cmp/eq 7, L_0000024533ded780, L_0000024533d93610;
L_0000024533d8b600 .delay 1 (30,30,30) L_0000024533d8b600/d;
L_0000024533d8b600/d .cmp/eq 7, L_0000024533ded780, L_0000024533d93658;
L_0000024533d8bba0 .concat8 [ 2 1 0 0], L_0000024533d8c320, L_0000024533d8b600;
L_0000024533d8c320 .delay 2 (30,30,30) L_0000024533d8c320/d;
L_0000024533d8c320/d .part L_0000024533deefe0, 0, 2;
L_0000024533d8ad40 .delay 1 (30,30,30) L_0000024533d8ad40/d;
L_0000024533d8ad40/d .cmp/eq 7, L_0000024533ded780, L_0000024533d936a0;
L_0000024533d8aac0 .concat8 [ 3 1 0 0], L_0000024533d13e50, L_0000024533d8ad40;
L_0000024533d8b740 .cmp/eq 7, L_0000024533ded780, L_0000024533d936e8;
L_0000024533d8cfa0 .cmp/eq 7, L_0000024533ded780, L_0000024533d93730;
L_0000024533d8bc40 .cmp/eq 7, L_0000024533ded780, L_0000024533d93778;
L_0000024533d8bce0 .concat8 [ 3 1 0 0], L_0000024533d8b240, L_0000024533d14630;
L_0000024533d8c500 .cmp/eq 7, L_0000024533ded780, L_0000024533d937c0;
L_0000024533d8bd80 .cmp/eq 7, L_0000024533ded780, L_0000024533d93808;
L_0000024533d8b240 .delay 3 (30,30,30) L_0000024533d8b240/d;
L_0000024533d8b240/d .functor MUXZ 3, L_0000024533deefe0, L_0000024533d93850, L_0000024533d149b0, C4<>;
L_0000024533d8ade0 .concat [ 3 7 0 0], L_0000024533deefe0, L_0000024533ded780;
L_0000024533d8cb40 .cmp/eq 10, L_0000024533d8ade0, L_0000024533d93898;
L_0000024533d8c3c0 .concat [ 3 7 0 0], L_0000024533deefe0, L_0000024533ded780;
L_0000024533d8cbe0 .cmp/eq 10, L_0000024533d8c3c0, L_0000024533d938e0;
L_0000024533d8af20 .concat [ 3 7 0 0], L_0000024533deefe0, L_0000024533ded780;
L_0000024533d8afc0 .cmp/eq 10, L_0000024533d8af20, L_0000024533d93928;
L_0000024533d8c460 .concat [ 7 3 7 0], L_0000024533ded140, L_0000024533deefe0, L_0000024533ded780;
L_0000024533d8bf60 .cmp/eq 17, L_0000024533d8c460, L_0000024533d93970;
L_0000024533d8c5a0 .concat [ 7 3 7 0], L_0000024533ded140, L_0000024533deefe0, L_0000024533ded780;
L_0000024533d8c140 .cmp/eq 17, L_0000024533d8c5a0, L_0000024533d939b8;
L_0000024533d8b1a0 .concat [ 7 3 7 0], L_0000024533ded140, L_0000024533deefe0, L_0000024533ded780;
L_0000024533d8d040 .cmp/eq 17, L_0000024533d8b1a0, L_0000024533d93a00;
L_0000024533d8a8e0 .concat [ 7 3 7 0], L_0000024533ded140, L_0000024533deefe0, L_0000024533ded780;
L_0000024533d8bec0 .cmp/eq 17, L_0000024533d8a8e0, L_0000024533d93a48;
L_0000024533d8b2e0 .concat8 [ 3 1 0 0], L_0000024533deddc0, L_0000024533d14470;
L_0000024533d8cc80 .cmp/eq 7, L_0000024533ded780, L_0000024533d93a90;
L_0000024533d8be20 .cmp/eq 7, L_0000024533ded780, L_0000024533d93b20;
L_0000024533d8cd20 .cmp/eq 7, L_0000024533ded780, L_0000024533d93bb0;
L_0000024533d8c0a0 .cmp/eq 7, L_0000024533ded780, L_0000024533d93c40;
L_0000024533d8c1e0 .cmp/eq 7, L_0000024533ded780, L_0000024533d93cd0;
L_0000024533d8c280 .cmp/eq 7, L_0000024533ded780, L_0000024533d93d60;
L_0000024533d8cdc0 .cmp/eq 7, L_0000024533ded780, L_0000024533d93df0;
L_0000024533def3a0 .concat [ 3 7 0 0], L_0000024533deefe0, L_0000024533ded780;
L_0000024533dee180 .cmp/eq 10, L_0000024533def3a0, L_0000024533d93e80;
L_0000024533ded500 .cmp/eq 7, L_0000024533ded780, L_0000024533d93f10;
L_0000024533dee040 .functor MUXZ 3, L_0000024533d93fa0, L_0000024533d93f58, L_0000024533ded500, C4<>;
L_0000024533dee0e0 .functor MUXZ 3, L_0000024533dee040, L_0000024533d93ec8, L_0000024533dee180, C4<>;
L_0000024533ded460 .functor MUXZ 3, L_0000024533dee0e0, L_0000024533d93e38, L_0000024533d8cdc0, C4<>;
L_0000024533deed60 .functor MUXZ 3, L_0000024533ded460, L_0000024533d93da8, L_0000024533d8c280, C4<>;
L_0000024533def440 .functor MUXZ 3, L_0000024533deed60, L_0000024533d93d18, L_0000024533d8c1e0, C4<>;
L_0000024533def800 .functor MUXZ 3, L_0000024533def440, L_0000024533d93c88, L_0000024533d8c0a0, C4<>;
L_0000024533ded3c0 .functor MUXZ 3, L_0000024533def800, L_0000024533d93bf8, L_0000024533d8cd20, C4<>;
L_0000024533def260 .functor MUXZ 3, L_0000024533ded3c0, L_0000024533d93b68, L_0000024533d8be20, C4<>;
L_0000024533deddc0 .delay 3 (30,30,30) L_0000024533deddc0/d;
L_0000024533deddc0/d .functor MUXZ 3, L_0000024533def260, L_0000024533d93ad8, L_0000024533d8cc80, C4<>;
L_0000024533deec20 .cmp/eq 7, L_0000024533ded780, L_0000024533d93fe8;
L_0000024533dee220 .cmp/eq 7, L_0000024533ded780, L_0000024533d94030;
L_0000024533deee00 .cmp/eq 7, L_0000024533ded780, L_0000024533d94078;
L_0000024533deeea0 .cmp/eq 7, L_0000024533ded780, L_0000024533d940c0;
L_0000024533dedc80 .cmp/eq 7, L_0000024533ded780, L_0000024533d94108;
L_0000024533def6c0 .cmp/eq 7, L_0000024533ded780, L_0000024533d94150;
L_0000024533def760 .cmp/eq 7, L_0000024533ded780, L_0000024533d94198;
L_0000024533dedaa0 .cmp/eq 7, L_0000024533ded780, L_0000024533d941e0;
L_0000024533ded640 .cmp/eq 7, L_0000024533ded780, L_0000024533d94228;
L_0000024533dee400 .cmp/eq 7, L_0000024533ded780, L_0000024533d94270;
L_0000024533deef40 .cmp/eq 7, L_0000024533ded780, L_0000024533d942b8;
L_0000024533ded8c0 .cmp/eq 7, L_0000024533ded780, L_0000024533d94300;
L_0000024533ded6e0 .cmp/eq 7, L_0000024533ded780, L_0000024533d94348;
L_0000024533dee5e0 .cmp/eq 7, L_0000024533ded780, L_0000024533d94390;
L_0000024533def8a0 .concat8 [ 1 1 0 0], L_0000024533d155f0, L_0000024533d156d0;
L_0000024533dee7c0 .cmp/eq 7, L_0000024533ded780, L_0000024533d943d8;
L_0000024533dee4a0 .cmp/eq 7, L_0000024533ded780, L_0000024533d94420;
L_0000024533ded5a0 .cmp/eq 7, L_0000024533ded780, L_0000024533d94468;
S_0000024533c7ed10 .scope module, "funct3_mux" "mux_3b_2to1" 7 32, 8 3 0, S_0000024533c217e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "data1";
    .port_info 1 /INPUT 3 "data2";
    .port_info 2 /OUTPUT 3 "out";
    .port_info 3 /INPUT 1 "sel";
L_0000024533d93340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000024533d14940 .functor XNOR 1, L_0000024533d15900, L_0000024533d93340, C4<0>, C4<0>;
v0000024533d79d60_0 .net/2u *"_ivl_0", 0 0, L_0000024533d93340;  1 drivers
v0000024533d79cc0_0 .net *"_ivl_2", 0 0, L_0000024533d14940;  1 drivers
v0000024533d7ae40_0 .net "data1", 2 0, L_0000024533deefe0;  alias, 1 drivers
L_0000024533d93388 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024533d7aee0_0 .net "data2", 2 0, L_0000024533d93388;  1 drivers
v0000024533d7b520_0 .net "out", 2 0, L_0000024533d8b100;  1 drivers
v0000024533d7a4e0_0 .net "sel", 0 0, L_0000024533d15900;  alias, 1 drivers
L_0000024533d8b100 .delay 3 (10,10,10) L_0000024533d8b100/d;
L_0000024533d8b100/d .functor MUXZ 3, L_0000024533deefe0, L_0000024533d93388, L_0000024533d14940, C4<>;
S_0000024533c7eea0 .scope module, "ex_mem_pipeline_reg_inst" "ex_mem_pipeline_reg" 3 230, 9 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "read_data2_in";
    .port_info 6 /INPUT 32 "imm_in";
    .port_info 7 /INPUT 5 "dest_addr_in";
    .port_info 8 /INPUT 3 "mem_write_in";
    .port_info 9 /INPUT 4 "mem_read_in";
    .port_info 10 /INPUT 2 "wb_sel_in";
    .port_info 11 /INPUT 1 "busywait";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 32 "pc_out";
    .port_info 14 /OUTPUT 32 "alu_result_out";
    .port_info 15 /OUTPUT 32 "read_data2_out";
    .port_info 16 /OUTPUT 32 "imm_out";
    .port_info 17 /OUTPUT 5 "dest_addr_out";
    .port_info 18 /OUTPUT 3 "mem_write_out";
    .port_info 19 /OUTPUT 4 "mem_read_out";
    .port_info 20 /OUTPUT 2 "wb_sel_out";
v0000024533d831b0_0 .net "alu_result_in", 31 0, v0000024533d25e60_0;  alias, 1 drivers
v0000024533d82710_0 .var "alu_result_out", 31 0;
v0000024533d82f30_0 .net "busywait", 0 0, L_0000024533d15430;  alias, 1 drivers
v0000024533d82cb0_0 .net "clk", 0 0, v0000024533d8dc20_0;  alias, 1 drivers
v0000024533d837f0_0 .net "dest_addr_in", 4 0, v0000024533d82ad0_0;  alias, 1 drivers
v0000024533d827b0_0 .var "dest_addr_out", 4 0;
v0000024533d834d0_0 .net "imm_in", 31 0, v0000024533d82c10_0;  alias, 1 drivers
v0000024533d823f0_0 .var "imm_out", 31 0;
v0000024533d83d90_0 .net "mem_read_in", 3 0, v0000024533d82df0_0;  alias, 1 drivers
v0000024533d839d0_0 .var "mem_read_out", 3 0;
v0000024533d82fd0_0 .net "mem_write_in", 2 0, v0000024533d820d0_0;  alias, 1 drivers
v0000024533d83f70_0 .var "mem_write_out", 2 0;
v0000024533d83890_0 .net "pc_in", 31 0, v0000024533d83ed0_0;  alias, 1 drivers
v0000024533d83cf0_0 .var "pc_out", 31 0;
v0000024533d81e50_0 .net "read_data2_in", 31 0, v0000024533d819f0_0;  alias, 1 drivers
v0000024533d828f0_0 .var "read_data2_out", 31 0;
v0000024533d82e90_0 .net "reg_write_in", 0 0, v0000024533d83250_0;  alias, 1 drivers
v0000024533d84010_0 .var "reg_write_out", 0 0;
v0000024533d832f0_0 .net "rst", 0 0, v0000024533d8d360_0;  alias, 1 drivers
v0000024533d83bb0_0 .net "wb_sel_in", 1 0, v0000024533d825d0_0;  alias, 1 drivers
v0000024533d83930_0 .var "wb_sel_out", 1 0;
E_0000024533d0b0a0 .event posedge, v0000024533d82670_0, v0000024533d82cb0_0;
S_0000024533c077e0 .scope module, "id_ex_pipeline_reg_inst" "id_ex_pipeline_reg" 3 161, 10 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en_in";
    .port_info 3 /INPUT 1 "data1_alu_sel_in";
    .port_info 4 /INPUT 1 "data2_alu_sel_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /INPUT 32 "read_data1_in";
    .port_info 7 /INPUT 32 "read_data2_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 5 "dest_addr_in";
    .port_info 10 /INPUT 5 "aluop_in";
    .port_info 11 /INPUT 4 "branch_jump_in";
    .port_info 12 /INPUT 3 "mem_write_in";
    .port_info 13 /INPUT 4 "mem_read_in";
    .port_info 14 /INPUT 2 "wb_sel_in";
    .port_info 15 /INPUT 1 "busywait";
    .port_info 16 /OUTPUT 1 "reg_write_en_out";
    .port_info 17 /OUTPUT 1 "data1_alu_sel_out";
    .port_info 18 /OUTPUT 1 "data2_alu_sel_out";
    .port_info 19 /OUTPUT 32 "pc_out";
    .port_info 20 /OUTPUT 32 "read_data1_out";
    .port_info 21 /OUTPUT 32 "read_data2_out";
    .port_info 22 /OUTPUT 32 "imm_out";
    .port_info 23 /OUTPUT 5 "dest_addr_out";
    .port_info 24 /OUTPUT 5 "aluop_out";
    .port_info 25 /OUTPUT 4 "branch_jump_out";
    .port_info 26 /OUTPUT 3 "mem_write_out";
    .port_info 27 /OUTPUT 4 "mem_read_out";
    .port_info 28 /OUTPUT 2 "wb_sel_out";
v0000024533d83570_0 .net "aluop_in", 4 0, L_0000024533d8b560;  alias, 1 drivers
v0000024533d81d10_0 .var "aluop_out", 4 0;
v0000024533d82350_0 .net "branch_jump_in", 3 0, L_0000024533d8bce0;  alias, 1 drivers
v0000024533d83a70_0 .var "branch_jump_out", 3 0;
v0000024533d818b0_0 .net "busywait", 0 0, L_0000024533d15430;  alias, 1 drivers
v0000024533d82d50_0 .net "clk", 0 0, v0000024533d8dc20_0;  alias, 1 drivers
v0000024533d82990_0 .net "data1_alu_sel_in", 0 0, L_0000024533d13fa0;  alias, 1 drivers
v0000024533d81950_0 .var "data1_alu_sel_out", 0 0;
v0000024533d82490_0 .net "data2_alu_sel_in", 0 0, L_0000024533d15350;  alias, 1 drivers
v0000024533d82850_0 .var "data2_alu_sel_out", 0 0;
v0000024533d83b10_0 .net "dest_addr_in", 4 0, L_0000024533dee360;  1 drivers
v0000024533d82ad0_0 .var "dest_addr_out", 4 0;
v0000024533d82b70_0 .net "imm_in", 31 0, v0000024533d86400_0;  alias, 1 drivers
v0000024533d82c10_0 .var "imm_out", 31 0;
v0000024533d83c50_0 .net "mem_read_in", 3 0, L_0000024533d8aac0;  alias, 1 drivers
v0000024533d82df0_0 .var "mem_read_out", 3 0;
v0000024533d82530_0 .net "mem_write_in", 2 0, L_0000024533d8bba0;  alias, 1 drivers
v0000024533d820d0_0 .var "mem_write_out", 2 0;
v0000024533d83070_0 .net "pc_in", 31 0, v0000024533d81db0_0;  alias, 1 drivers
v0000024533d83ed0_0 .var "pc_out", 31 0;
v0000024533d82030_0 .net "read_data1_in", 31 0, L_0000024533d14550;  alias, 1 drivers
v0000024533d83610_0 .var "read_data1_out", 31 0;
v0000024533d81c70_0 .net "read_data2_in", 31 0, L_0000024533d145c0;  alias, 1 drivers
v0000024533d819f0_0 .var "read_data2_out", 31 0;
v0000024533d83110_0 .net "reg_write_en_in", 0 0, L_0000024533d153c0;  alias, 1 drivers
v0000024533d83250_0 .var "reg_write_en_out", 0 0;
v0000024533d83430_0 .net "rst", 0 0, v0000024533d8d360_0;  alias, 1 drivers
v0000024533d836b0_0 .net "wb_sel_in", 1 0, L_0000024533def8a0;  alias, 1 drivers
v0000024533d825d0_0 .var "wb_sel_out", 1 0;
S_0000024533c0c6b0 .scope module, "if_id_pipeline_reg_inst" "if_id_pipeline_reg" 3 101, 11 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "instr_out";
    .port_info 6 /INPUT 1 "busywait";
v0000024533d83750_0 .net "busywait", 0 0, L_0000024533d15430;  alias, 1 drivers
v0000024533d81a90_0 .net "clk", 0 0, v0000024533d8dc20_0;  alias, 1 drivers
v0000024533d82170_0 .net "instr_in", 31 0, v0000024533d8d9a0_0;  alias, 1 drivers
v0000024533d81b30_0 .var "instr_out", 31 0;
v0000024533d81bd0_0 .net "pc_in", 31 0, v0000024533d84790_0;  alias, 1 drivers
v0000024533d81db0_0 .var "pc_out", 31 0;
v0000024533d82210_0 .net "rst", 0 0, v0000024533d8d360_0;  alias, 1 drivers
E_0000024533d0b420 .event posedge, v0000024533d82cb0_0;
S_0000024533c0c840 .scope module, "mem_wb_pipeline_reg_inst" "mem_wb_pipeline_reg" 3 272, 12 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "mem_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 32 "imm_in";
    .port_info 7 /INPUT 5 "dest_addr_in";
    .port_info 8 /INPUT 2 "wb_sel_in";
    .port_info 9 /INPUT 1 "busywait";
    .port_info 10 /OUTPUT 1 "reg_write_out";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 32 "mem_data_out";
    .port_info 13 /OUTPUT 32 "alu_result_out";
    .port_info 14 /OUTPUT 32 "imm_out";
    .port_info 15 /OUTPUT 5 "dest_addr_out";
    .port_info 16 /OUTPUT 2 "wb_sel_out";
v0000024533d822b0_0 .net "alu_result_in", 31 0, v0000024533d82710_0;  alias, 1 drivers
v0000024533d84970_0 .var "alu_result_out", 31 0;
v0000024533d845b0_0 .net "busywait", 0 0, L_0000024533d15430;  alias, 1 drivers
v0000024533d84a10_0 .net "clk", 0 0, v0000024533d8dc20_0;  alias, 1 drivers
v0000024533d848d0_0 .net "dest_addr_in", 4 0, v0000024533d827b0_0;  alias, 1 drivers
v0000024533d84510_0 .var "dest_addr_out", 4 0;
v0000024533d84ab0_0 .net "imm_in", 31 0, v0000024533d823f0_0;  alias, 1 drivers
v0000024533d84470_0 .var "imm_out", 31 0;
v0000024533d84b50_0 .net "mem_data_in", 31 0, v0000024533d8d720_0;  alias, 1 drivers
v0000024533d84650_0 .var "mem_data_out", 31 0;
v0000024533d85370_0 .net "pc_in", 31 0, v0000024533d83cf0_0;  alias, 1 drivers
v0000024533d84830_0 .var "pc_out", 31 0;
v0000024533d85230_0 .net "reg_write_in", 0 0, v0000024533d84010_0;  alias, 1 drivers
v0000024533d846f0_0 .var "reg_write_out", 0 0;
v0000024533d854b0_0 .net "rst", 0 0, v0000024533d8d360_0;  alias, 1 drivers
v0000024533d84bf0_0 .net "wb_sel_in", 1 0, v0000024533d83930_0;  alias, 1 drivers
v0000024533d84c90_0 .var "wb_sel_out", 1 0;
S_0000024533c17030 .scope module, "pc_inst" "pc" 3 86, 13 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 1 "busywait";
v0000024533d852d0_0 .net "busywait", 0 0, L_0000024533d15430;  alias, 1 drivers
v0000024533d84d30_0 .net "clk", 0 0, v0000024533d8dc20_0;  alias, 1 drivers
v0000024533d84330_0 .net "pc_in", 31 0, L_0000024533d8d0e0;  alias, 1 drivers
v0000024533d84790_0 .var "pc_out", 31 0;
v0000024533d855f0_0 .net "rst", 0 0, v0000024533d8d360_0;  alias, 1 drivers
S_0000024533c171c0 .scope module, "pc_mux" "mux_32b_2to1" 3 78, 5 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0000024533d930b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000024533d15890 .functor XNOR 1, v0000024533d7ab20_0, L_0000024533d930b8, C4<0>, C4<0>;
v0000024533d84dd0_0 .net/2u *"_ivl_0", 0 0, L_0000024533d930b8;  1 drivers
v0000024533d85190_0 .net *"_ivl_2", 0 0, L_0000024533d15890;  1 drivers
v0000024533d843d0_0 .net "data1", 31 0, L_0000024533d8d400;  alias, 1 drivers
v0000024533d84e70_0 .net "data2", 31 0, o0000024533d2c298;  alias, 0 drivers
v0000024533d84f10_0 .net "out", 31 0, L_0000024533d8d0e0;  alias, 1 drivers
v0000024533d84fb0_0 .net "sel", 0 0, v0000024533d7ab20_0;  alias, 1 drivers
L_0000024533d8d0e0 .delay 32 (10,10,10) L_0000024533d8d0e0/d;
L_0000024533d8d0e0/d .functor MUXZ 32, L_0000024533d8d400, o0000024533d2c298, L_0000024533d15890, C4<>;
S_0000024533c7f210 .scope module, "pc_plus_4" "adder_32b_4" 3 95, 14 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_0000024533d93100 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024533d85050_0 .net/2u *"_ivl_0", 31 0, L_0000024533d93100;  1 drivers
v0000024533d85410_0 .net "data", 31 0, v0000024533d84790_0;  alias, 1 drivers
v0000024533d850f0_0 .net "out", 31 0, L_0000024533d8d400;  alias, 1 drivers
L_0000024533d8d400 .delay 32 (10,10,10) L_0000024533d8d400/d;
L_0000024533d8d400/d .arith/sum 32, v0000024533d84790_0, L_0000024533d93100;
S_0000024533c7f3a0 .scope module, "pc_plus_4_ma" "adder_32b_4" 3 259, 14 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_0000024533d94780 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024533d85550_0 .net/2u *"_ivl_0", 31 0, L_0000024533d94780;  1 drivers
v0000024533d85690_0 .net "data", 31 0, v0000024533d83cf0_0;  alias, 1 drivers
v0000024533d85730_0 .net "out", 31 0, L_0000024533df0020;  alias, 1 drivers
L_0000024533df0020 .delay 32 (10,10,10) L_0000024533df0020/d;
L_0000024533df0020/d .arith/sum 32, v0000024533d83cf0_0, L_0000024533d94780;
S_0000024533c38c10 .scope module, "reg_files_inst" "reg_files" 3 119, 15 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addr1";
    .port_info 3 /INPUT 5 "addr2";
    .port_info 4 /OUTPUT 32 "data1";
    .port_info 5 /OUTPUT 32 "data2";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 32 "wd";
    .port_info 8 /INPUT 5 "waddr";
L_0000024533d14550/d .functor BUFZ 32, L_0000024533d8dea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024533d14550 .delay 32 (10,10,10) L_0000024533d14550/d;
L_0000024533d145c0/d .functor BUFZ 32, L_0000024533d8e080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024533d145c0 .delay 32 (10,10,10) L_0000024533d145c0/d;
v0000024533d84150_0 .net *"_ivl_0", 31 0, L_0000024533d8dea0;  1 drivers
v0000024533d841f0_0 .net *"_ivl_10", 6 0, L_0000024533d8ce60;  1 drivers
L_0000024533d93190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024533d84290_0 .net *"_ivl_13", 1 0, L_0000024533d93190;  1 drivers
v0000024533d864a0_0 .net *"_ivl_2", 6 0, L_0000024533d8dfe0;  1 drivers
L_0000024533d93148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024533d86900_0 .net *"_ivl_5", 1 0, L_0000024533d93148;  1 drivers
v0000024533d86a40_0 .net *"_ivl_8", 31 0, L_0000024533d8e080;  1 drivers
v0000024533d85f00_0 .net "addr1", 4 0, L_0000024533d8b7e0;  1 drivers
v0000024533d85dc0_0 .net "addr2", 4 0, L_0000024533d8ca00;  1 drivers
v0000024533d85fa0_0 .net "clk", 0 0, v0000024533d8dc20_0;  alias, 1 drivers
v0000024533d85c80_0 .net "data1", 31 0, L_0000024533d14550;  alias, 1 drivers
v0000024533d85d20_0 .net "data2", 31 0, L_0000024533d145c0;  alias, 1 drivers
v0000024533d878a0_0 .var/i "i", 31 0;
v0000024533d87440 .array "mem", 0 31, 31 0;
v0000024533d871c0_0 .net "rst", 0 0, v0000024533d8d360_0;  alias, 1 drivers
v0000024533d873a0_0 .net "waddr", 4 0, v0000024533d84510_0;  alias, 1 drivers
v0000024533d86720_0 .net "wd", 31 0, L_0000024533df0340;  alias, 1 drivers
v0000024533d85e60_0 .net "we", 0 0, v0000024533d846f0_0;  alias, 1 drivers
E_0000024533d0b160 .event negedge, v0000024533d82cb0_0;
L_0000024533d8dea0 .array/port v0000024533d87440, L_0000024533d8dfe0;
L_0000024533d8dfe0 .concat [ 5 2 0 0], L_0000024533d8b7e0, L_0000024533d93148;
L_0000024533d8e080 .array/port v0000024533d87440, L_0000024533d8ce60;
L_0000024533d8ce60 .concat [ 5 2 0 0], L_0000024533d8ca00, L_0000024533d93190;
S_0000024533d898c0 .scope module, "sign_extender_inst" "sign_extender" 3 132, 16 9 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 4 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm_ext";
v0000024533d86540_0 .net "TYPE1", 19 0, L_0000024533d8b880;  1 drivers
v0000024533d86040_0 .net "TYPE2", 19 0, L_0000024533d8c820;  1 drivers
v0000024533d87f80_0 .net "TYPE3", 11 0, L_0000024533d8b9c0;  1 drivers
v0000024533d86360_0 .net "TYPE5", 11 0, L_0000024533d8b920;  1 drivers
v0000024533d86d60_0 .net "TYPE6", 4 0, L_0000024533d8b060;  1 drivers
v0000024533d85b40_0 .net *"_ivl_7", 6 0, L_0000024533d8b420;  1 drivers
v0000024533d87940_0 .net *"_ivl_9", 4 0, L_0000024533d8c640;  1 drivers
v0000024533d86400_0 .var "imm_ext", 31 0;
v0000024533d87300_0 .net "imm_sel", 3 0, L_0000024533d8b2e0;  alias, 1 drivers
v0000024533d858c0_0 .net "inst", 31 0, v0000024533d81b30_0;  alias, 1 drivers
E_0000024533d0cf20/0 .event anyedge, v0000024533d7fed0_0, v0000024533d86540_0, v0000024533d86040_0, v0000024533d81b30_0;
E_0000024533d0cf20/1 .event anyedge, v0000024533d87f80_0, v0000024533d86360_0, v0000024533d86d60_0;
E_0000024533d0cf20 .event/or E_0000024533d0cf20/0, E_0000024533d0cf20/1;
L_0000024533d8b880 .part v0000024533d81b30_0, 12, 20;
L_0000024533d8c820 .part v0000024533d81b30_0, 12, 20;
L_0000024533d8b9c0 .part v0000024533d81b30_0, 20, 12;
L_0000024533d8b420 .part v0000024533d81b30_0, 25, 7;
L_0000024533d8c640 .part v0000024533d81b30_0, 7, 5;
L_0000024533d8b920 .concat [ 5 7 0 0], L_0000024533d8c640, L_0000024533d8b420;
L_0000024533d8b060 .part v0000024533d81b30_0, 25, 5;
S_0000024533d8a540 .scope module, "wb_mux" "mux_32b_4to1" 3 296, 17 3 0, S_0000024533c2b740;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /INPUT 32 "data4";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /INPUT 2 "sel";
L_0000024533d947c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024533d869a0_0 .net/2u *"_ivl_0", 1 0, L_0000024533d947c8;  1 drivers
v0000024533d87b20_0 .net *"_ivl_10", 0 0, L_0000024533df05c0;  1 drivers
v0000024533d876c0_0 .net *"_ivl_12", 31 0, L_0000024533defee0;  1 drivers
v0000024533d865e0_0 .net *"_ivl_14", 31 0, L_0000024533df0ca0;  1 drivers
v0000024533d86ae0_0 .net *"_ivl_2", 0 0, L_0000024533def940;  1 drivers
L_0000024533d94810 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024533d86b80_0 .net/2u *"_ivl_4", 1 0, L_0000024533d94810;  1 drivers
v0000024533d860e0_0 .net *"_ivl_6", 0 0, L_0000024533df00c0;  1 drivers
L_0000024533d94858 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024533d86860_0 .net/2u *"_ivl_8", 1 0, L_0000024533d94858;  1 drivers
v0000024533d87bc0_0 .net "data1", 31 0, v0000024533d84650_0;  alias, 1 drivers
v0000024533d86680_0 .net "data2", 31 0, v0000024533d84970_0;  alias, 1 drivers
v0000024533d86180_0 .net "data3", 31 0, v0000024533d84470_0;  alias, 1 drivers
v0000024533d867c0_0 .net "data4", 31 0, v0000024533d84830_0;  alias, 1 drivers
v0000024533d88020_0 .net "out", 31 0, L_0000024533df0340;  alias, 1 drivers
v0000024533d87da0_0 .net "sel", 1 0, v0000024533d84c90_0;  alias, 1 drivers
L_0000024533def940 .cmp/eq 2, v0000024533d84c90_0, L_0000024533d947c8;
L_0000024533df00c0 .cmp/eq 2, v0000024533d84c90_0, L_0000024533d94810;
L_0000024533df05c0 .cmp/eq 2, v0000024533d84c90_0, L_0000024533d94858;
L_0000024533defee0 .functor MUXZ 32, v0000024533d84830_0, v0000024533d84470_0, L_0000024533df05c0, C4<>;
L_0000024533df0ca0 .functor MUXZ 32, L_0000024533defee0, v0000024533d84970_0, L_0000024533df00c0, C4<>;
L_0000024533df0340 .delay 32 (10,10,10) L_0000024533df0340/d;
L_0000024533df0340/d .functor MUXZ 32, L_0000024533df0ca0, v0000024533d84650_0, L_0000024533def940, C4<>;
S_0000024533d89d70 .scope module, "dmem_inst" "dmem" 2 43, 18 14 0, S_0000024533c2b5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read";
    .port_info 3 /INPUT 3 "write";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 32 "DEBUG_DATA";
    .port_info 9 /OUTPUT 1 "DEBUG_READ_ACC";
    .port_info 10 /OUTPUT 1 "DEBUG_WRITE_ACC";
L_0000024533d14390 .functor BUFZ 1, v0000024533d8d680_0, C4<0>, C4<0>, C4<0>;
L_0000024533d144e0 .functor BUFZ 1, v0000024533d8d220_0, C4<0>, C4<0>, C4<0>;
v0000024533d8e3a0_0 .net "DEBUG_DATA", 31 0, L_0000024533df0160;  1 drivers
v0000024533d8d5e0_0 .net "DEBUG_READ_ACC", 0 0, L_0000024533d14390;  1 drivers
v0000024533d8e620_0 .net "DEBUG_WRITE_ACC", 0 0, L_0000024533d144e0;  1 drivers
L_0000024533d948a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024533d8df40_0 .net *"_ivl_4", 23 0, L_0000024533d948a0;  1 drivers
v0000024533d8e120_0 .net "address", 31 0, L_0000024533d14080;  alias, 1 drivers
v0000024533d8da40_0 .var "busywait", 0 0;
v0000024533d8dae0_0 .net "clock", 0 0, v0000024533d8dc20_0;  alias, 1 drivers
v0000024533d8d7c0_0 .var/i "i", 31 0;
v0000024533d8d4a0 .array "memory_array", 0 255, 7 0;
v0000024533d8e1c0_0 .net "read", 3 0, L_0000024533d142b0;  alias, 1 drivers
v0000024533d8d680_0 .var "readaccess", 0 0;
v0000024533d8d720_0 .var "readdata", 31 0;
v0000024533d8d900_0 .net "reset", 0 0, v0000024533d8d360_0;  alias, 1 drivers
v0000024533d8e440_0 .net "write", 2 0, L_0000024533d14320;  alias, 1 drivers
v0000024533d8d220_0 .var "writeaccess", 0 0;
v0000024533d8e6c0_0 .net "writedata", 31 0, L_0000024533d141d0;  alias, 1 drivers
E_0000024533d0cc60 .event posedge, v0000024533d82670_0;
E_0000024533d0cca0 .event anyedge, v0000024533d896a0_0, v0000024533d88f20_0;
v0000024533d8d4a0_0 .array/port v0000024533d8d4a0, 0;
L_0000024533df0160 .concat [ 8 24 0 0], v0000024533d8d4a0_0, L_0000024533d948a0;
S_0000024533d89a50 .scope module, "imem_inst" "imem" 2 35, 19 10 0, S_0000024533c2b5b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
v0000024533d8e260_0 .net "clk", 0 0, v0000024533d8dc20_0;  alias, 1 drivers
v0000024533d8d9a0_0 .var "instr", 31 0;
v0000024533d8e300 .array "mem", 1023 0, 31 0;
v0000024533d8d540_0 .net "pc", 31 0, v0000024533d84790_0;  alias, 1 drivers
v0000024533d8db80_0 .net "rst", 0 0, v0000024533d8d360_0;  alias, 1 drivers
    .scope S_0000024533c17030;
T_0 ;
    %wait E_0000024533d0b420;
    %delay 10, 0;
    %load/vec4 v0000024533d855f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d84790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024533d852d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %delay 10, 0;
    %load/vec4 v0000024533d84330_0;
    %assign/vec4 v0000024533d84790_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024533c0c6b0;
T_1 ;
    %wait E_0000024533d0b420;
    %load/vec4 v0000024533d82210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0000024533d81db0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0000024533d81b30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024533d83750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000024533d81bd0_0;
    %assign/vec4 v0000024533d81db0_0, 0;
    %load/vec4 v0000024533d82170_0;
    %assign/vec4 v0000024533d81b30_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024533c38c10;
T_2 ;
    %wait E_0000024533d0b160;
    %delay 10, 0;
    %load/vec4 v0000024533d871c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024533d878a0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000024533d878a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024533d878a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024533d87440, 0, 4;
    %load/vec4 v0000024533d878a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024533d878a0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024533d85e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %delay 20, 0;
    %load/vec4 v0000024533d86720_0;
    %load/vec4 v0000024533d873a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024533d87440, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024533d898c0;
T_3 ;
    %wait E_0000024533d0cf20;
    %delay 20, 0;
    %load/vec4 v0000024533d87300_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0000024533d86540_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000024533d86400_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0000024533d87300_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0000024533d86040_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024533d86400_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000024533d858c0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000024533d858c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024533d858c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024533d858c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024533d858c0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024533d86400_0, 0, 32;
T_3.8 ;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0000024533d87300_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000024533d87f80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024533d86400_0, 0, 32;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0000024533d87f80_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000024533d87f80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024533d86400_0, 0, 32;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0000024533d87300_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000024533d858c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024533d858c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024533d858c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024533d858c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0000024533d86400_0, 0, 32;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0000024533d858c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024533d858c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024533d858c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024533d858c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024533d858c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0000024533d86400_0, 0, 32;
T_3.12 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0000024533d87300_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000024533d86360_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024533d86400_0, 0, 32;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0000024533d86360_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000024533d86360_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024533d86400_0, 0, 32;
T_3.14 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000024533d86d60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024533d86400_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024533c077e0;
T_4 ;
    %wait E_0000024533d0b0a0;
    %load/vec4 v0000024533d83430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024533d83250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024533d81950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024533d82850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d83ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d83610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d819f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d82c10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024533d82ad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024533d81d10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024533d820d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024533d83a70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024533d82df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024533d825d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024533d818b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000024533d83110_0;
    %assign/vec4 v0000024533d83250_0, 0;
    %load/vec4 v0000024533d82990_0;
    %assign/vec4 v0000024533d81950_0, 0;
    %load/vec4 v0000024533d82490_0;
    %assign/vec4 v0000024533d82850_0, 0;
    %load/vec4 v0000024533d83070_0;
    %assign/vec4 v0000024533d83ed0_0, 0;
    %load/vec4 v0000024533d82030_0;
    %assign/vec4 v0000024533d83610_0, 0;
    %load/vec4 v0000024533d81c70_0;
    %assign/vec4 v0000024533d819f0_0, 0;
    %load/vec4 v0000024533d82b70_0;
    %assign/vec4 v0000024533d82c10_0, 0;
    %load/vec4 v0000024533d83b10_0;
    %assign/vec4 v0000024533d82ad0_0, 0;
    %load/vec4 v0000024533d83570_0;
    %assign/vec4 v0000024533d81d10_0, 0;
    %load/vec4 v0000024533d82530_0;
    %assign/vec4 v0000024533d820d0_0, 0;
    %load/vec4 v0000024533d82350_0;
    %assign/vec4 v0000024533d83a70_0, 0;
    %load/vec4 v0000024533d83c50_0;
    %assign/vec4 v0000024533d82df0_0, 0;
    %load/vec4 v0000024533d836b0_0;
    %assign/vec4 v0000024533d825d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024533c28730;
T_5 ;
    %wait E_0000024533d0b1a0;
    %load/vec4 v0000024533d251e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 31, 7, 5;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.0 ;
    %load/vec4 v0000024533d258c0_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.1 ;
    %load/vec4 v0000024533d25780_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.2 ;
    %load/vec4 v0000024533d24240_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.3 ;
    %load/vec4 v0000024533d24740_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.4 ;
    %load/vec4 v0000024533d24a60_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.5 ;
    %load/vec4 v0000024533d255a0_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.6 ;
    %load/vec4 v0000024533d25500_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.7 ;
    %load/vec4 v0000024533d25460_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.8 ;
    %load/vec4 v0000024533d242e0_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.9 ;
    %load/vec4 v0000024533d24880_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v0000024533d25000_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v0000024533d24ba0_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v0000024533d25b40_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v0000024533d25140_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.14 ;
    %load/vec4 v0000024533d24600_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.15 ;
    %load/vec4 v0000024533d25c80_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.16 ;
    %load/vec4 v0000024533d253c0_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.17 ;
    %load/vec4 v0000024533d24100_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.18 ;
    %load/vec4 v0000024533d24060_0;
    %store/vec4 v0000024533d25e60_0, 0, 32;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024533c21650;
T_6 ;
    %wait E_0000024533d0ace0;
    %delay 20, 0;
    %load/vec4 v0000024533d79ea0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000024533d79ea0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024533d7ab20_0, 0, 1;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024533d7ab20_0, 0, 1;
    %jmp T_6.10;
T_6.3 ;
    %load/vec4 v0000024533d7aa80_0;
    %store/vec4 v0000024533d7ab20_0, 0, 1;
    %jmp T_6.10;
T_6.4 ;
    %load/vec4 v0000024533d7ac60_0;
    %store/vec4 v0000024533d7ab20_0, 0, 1;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0000024533d79900_0;
    %store/vec4 v0000024533d7ab20_0, 0, 1;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0000024533d79a40_0;
    %store/vec4 v0000024533d7ab20_0, 0, 1;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0000024533d79b80_0;
    %store/vec4 v0000024533d7ab20_0, 0, 1;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0000024533d7ad00_0;
    %store/vec4 v0000024533d7ab20_0, 0, 1;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024533d7ab20_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024533c7eea0;
T_7 ;
    %wait E_0000024533d0b0a0;
    %load/vec4 v0000024533d832f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024533d84010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024533d827b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d83cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d82710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d828f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d823f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024533d83f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024533d839d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024533d83930_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024533d82f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024533d82e90_0;
    %assign/vec4 v0000024533d84010_0, 0;
    %load/vec4 v0000024533d837f0_0;
    %assign/vec4 v0000024533d827b0_0, 0;
    %load/vec4 v0000024533d83890_0;
    %assign/vec4 v0000024533d83cf0_0, 0;
    %load/vec4 v0000024533d831b0_0;
    %assign/vec4 v0000024533d82710_0, 0;
    %load/vec4 v0000024533d81e50_0;
    %assign/vec4 v0000024533d828f0_0, 0;
    %load/vec4 v0000024533d834d0_0;
    %assign/vec4 v0000024533d823f0_0, 0;
    %load/vec4 v0000024533d83d90_0;
    %assign/vec4 v0000024533d839d0_0, 0;
    %load/vec4 v0000024533d82fd0_0;
    %assign/vec4 v0000024533d83f70_0, 0;
    %load/vec4 v0000024533d83bb0_0;
    %assign/vec4 v0000024533d83930_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024533c0c840;
T_8 ;
    %wait E_0000024533d0b0a0;
    %load/vec4 v0000024533d854b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024533d846f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d84830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d84650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d84970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024533d84470_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024533d84510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024533d84c90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024533d845b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000024533d85230_0;
    %assign/vec4 v0000024533d846f0_0, 0;
    %load/vec4 v0000024533d85370_0;
    %assign/vec4 v0000024533d84830_0, 0;
    %load/vec4 v0000024533d84b50_0;
    %assign/vec4 v0000024533d84650_0, 0;
    %load/vec4 v0000024533d822b0_0;
    %assign/vec4 v0000024533d84970_0, 0;
    %load/vec4 v0000024533d84ab0_0;
    %assign/vec4 v0000024533d84470_0, 0;
    %load/vec4 v0000024533d848d0_0;
    %assign/vec4 v0000024533d84510_0, 0;
    %load/vec4 v0000024533d84bf0_0;
    %assign/vec4 v0000024533d84c90_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024533d89a50;
T_9 ;
    %wait E_0000024533d0b420;
    %load/vec4 v0000024533d8db80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0000024533d8d9a0_0, 0;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024533d8e300, 4, 0;
    %pushi/vec4 10486035, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024533d8e300, 4, 0;
    %pushi/vec4 10486035, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024533d8e300, 4, 0;
    %pushi/vec4 10486035, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024533d8e300, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024533d8e300, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024533d8e300, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024533d8e300, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024533d8e300, 4, 0;
    %pushi/vec4 8707, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024533d8e300, 4, 0;
    %jmp T_9.1;
T_9.0 ;
    %delay 20, 0;
    %load/vec4 v0000024533d8d540_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000024533d8e300, 4;
    %assign/vec4 v0000024533d8d9a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024533d89d70;
T_10 ;
    %wait E_0000024533d0cca0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024533d8da40_0, 0, 1;
    %load/vec4 v0000024533d8e1c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0000024533d8e440_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %pad/s 1;
    %store/vec4 v0000024533d8d680_0, 0, 1;
    %load/vec4 v0000024533d8e1c0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000024533d8e440_0;
    %parti/s 1, 2, 3;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/0 T_10.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.4, 8;
T_10.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.4, 8;
 ; End of false expr.
    %blend;
T_10.4;
    %pad/s 1;
    %store/vec4 v0000024533d8d220_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000024533d89d70;
T_11 ;
    %wait E_0000024533d0b160;
    %load/vec4 v0000024533d8d900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024533d8d7c0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000024533d8d7c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000024533d8d7c0_0;
    %store/vec4a v0000024533d8d4a0, 4, 0;
    %load/vec4 v0000024533d8d7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024533d8d7c0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000024533d8d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %delay 20, 0;
    %load/vec4 v0000024533d8e120_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000024533d8d4a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024533d8d720_0, 4, 8;
    %load/vec4 v0000024533d8e120_0;
    %parti/s 30, 2, 3;
    %concati/vec4 1, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000024533d8d4a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024533d8d720_0, 4, 8;
    %load/vec4 v0000024533d8e120_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000024533d8d4a0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024533d8d720_0, 4, 8;
    %load/vec4 v0000024533d8e120_0;
    %parti/s 30, 2, 3;
    %concati/vec4 3, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0000024533d8d4a0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000024533d8d720_0, 4, 8;
T_11.4 ;
    %load/vec4 v0000024533d8d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %delay 30, 0;
    %load/vec4 v0000024533d8e6c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000024533d8e120_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000024533d8d4a0, 4, 0;
    %load/vec4 v0000024533d8e6c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000024533d8e120_0;
    %parti/s 30, 2, 3;
    %concati/vec4 1, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000024533d8d4a0, 4, 0;
    %load/vec4 v0000024533d8e6c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000024533d8e120_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000024533d8d4a0, 4, 0;
    %load/vec4 v0000024533d8e6c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000024533d8e120_0;
    %parti/s 30, 2, 3;
    %concati/vec4 3, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0000024533d8d4a0, 4, 0;
T_11.6 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024533d89d70;
T_12 ;
    %wait E_0000024533d0cc60;
    %load/vec4 v0000024533d8d900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024533d8d7c0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0000024533d8d7c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000024533d8d7c0_0;
    %store/vec4a v0000024533d8d4a0, 4, 0;
    %load/vec4 v0000024533d8d7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024533d8d7c0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024533d8da40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024533d8d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024533d8d220_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024533c2b5b0;
T_13 ;
    %delay 50, 0;
    %load/vec4 v0000024533d8dc20_0;
    %inv;
    %store/vec4 v0000024533d8dc20_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000024533c2b5b0;
T_14 ;
    %vpi_call 2 60 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024533c2b5b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024533d8dc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024533d8d360_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024533d8d360_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    ".\cpu_tb.v";
    "./cpu.v";
    "./EX_stage/alu/alu.v";
    "./utils/muxes/mux_32b_2to1.v";
    "./EX_stage/branch/branch_logic.v";
    "./ID_stage/control_unit/control_unit.v";
    "././utils/muxes/mux_3b_2to1.v";
    "./pipeline_regs/ex_mem_pipeline_reg.v";
    "./pipeline_regs/id_ex_pipeline_reg.v";
    "./pipeline_regs/if_id_pipeline_reg.v";
    "./pipeline_regs/mem_wb_pipeline_reg.v";
    "./IF_stage/pc/pc.v";
    "./utils/adders/adder_32b_4.v";
    "./ID_stage/reg_files/reg_files.v";
    "./ID_stage/sign_extender/sign_extender.v";
    "./utils/muxes/mux_32b_4to1.v";
    "././MA_stage/dmem/dmem.v";
    "././IF_stage/imem/imem.v";
