// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module writeOneDataToCol (
        ap_ready,
        idx_V,
        toWriteData_V,
        ap_return
);

parameter    ap_const_lv256_lc_1 = 256'd0;

output   ap_ready;
input  [4:0] idx_V;
input  [7:0] toWriteData_V;
output  [255:0] ap_return;

reg[255:0] ap_return;

wire   [7:0] tmp_fu_58_p3;
wire   [0:0] tmp_8_fu_70_p1;
wire   [31:0] index_assign_fu_66_p1;
wire   [63:0] p_Repl2_2_fu_74_p1;
wire   [7:0] tmp_1_fu_88_p3;
wire   [0:0] tmp_10_fu_100_p3;
reg   [255:0] tmp_9_fu_78_p4;
wire   [31:0] index_assign_s_fu_96_p1;
wire   [63:0] p_Repl2_2_1_fu_108_p1;
wire   [7:0] tmp_2_fu_122_p3;
wire   [0:0] tmp_12_fu_134_p3;
reg   [255:0] tmp_11_fu_112_p4;
wire   [31:0] index_assign_2_fu_130_p1;
wire   [63:0] p_Repl2_2_2_fu_142_p1;
wire   [7:0] tmp_3_fu_156_p3;
wire   [0:0] tmp_14_fu_168_p3;
reg   [255:0] tmp_13_fu_146_p4;
wire   [31:0] index_assign_3_fu_164_p1;
wire   [63:0] p_Repl2_2_3_fu_176_p1;
wire   [7:0] tmp_4_fu_190_p3;
wire   [0:0] tmp_16_fu_202_p3;
reg   [255:0] tmp_15_fu_180_p4;
wire   [31:0] index_assign_4_fu_198_p1;
wire   [63:0] p_Repl2_2_4_fu_210_p1;
wire   [7:0] tmp_5_fu_224_p3;
wire   [0:0] tmp_18_fu_236_p3;
reg   [255:0] tmp_17_fu_214_p4;
wire   [31:0] index_assign_5_fu_232_p1;
wire   [63:0] p_Repl2_2_5_fu_244_p1;
wire   [7:0] tmp_6_fu_258_p3;
wire   [0:0] tmp_20_fu_270_p3;
reg   [255:0] tmp_19_fu_248_p4;
wire   [31:0] index_assign_6_fu_266_p1;
wire   [63:0] p_Repl2_2_6_fu_278_p1;
wire   [7:0] tmp_7_fu_292_p3;
wire   [0:0] tmp_22_fu_304_p3;
reg   [255:0] tmp_21_fu_282_p4;
wire   [31:0] index_assign_7_fu_300_p1;
wire   [63:0] p_Repl2_2_7_fu_312_p1;

assign ap_ready = 1'b1;

always @ (*) begin
    ap_return = tmp_21_fu_282_p4;
    ap_return[index_assign_7_fu_300_p1] = |(p_Repl2_2_7_fu_312_p1);
end

assign index_assign_2_fu_130_p1 = tmp_2_fu_122_p3;

assign index_assign_3_fu_164_p1 = tmp_3_fu_156_p3;

assign index_assign_4_fu_198_p1 = tmp_4_fu_190_p3;

assign index_assign_5_fu_232_p1 = tmp_5_fu_224_p3;

assign index_assign_6_fu_266_p1 = tmp_6_fu_258_p3;

assign index_assign_7_fu_300_p1 = tmp_7_fu_292_p3;

assign index_assign_fu_66_p1 = tmp_fu_58_p3;

assign index_assign_s_fu_96_p1 = tmp_1_fu_88_p3;

assign p_Repl2_2_1_fu_108_p1 = tmp_10_fu_100_p3;

assign p_Repl2_2_2_fu_142_p1 = tmp_12_fu_134_p3;

assign p_Repl2_2_3_fu_176_p1 = tmp_14_fu_168_p3;

assign p_Repl2_2_4_fu_210_p1 = tmp_16_fu_202_p3;

assign p_Repl2_2_5_fu_244_p1 = tmp_18_fu_236_p3;

assign p_Repl2_2_6_fu_278_p1 = tmp_20_fu_270_p3;

assign p_Repl2_2_7_fu_312_p1 = tmp_22_fu_304_p3;

assign p_Repl2_2_fu_74_p1 = tmp_8_fu_70_p1;

assign tmp_10_fu_100_p3 = toWriteData_V[32'd1];

always @ (*) begin
    tmp_11_fu_112_p4 = tmp_9_fu_78_p4;
    tmp_11_fu_112_p4[index_assign_s_fu_96_p1] = |(p_Repl2_2_1_fu_108_p1);
end

assign tmp_12_fu_134_p3 = toWriteData_V[32'd2];

always @ (*) begin
    tmp_13_fu_146_p4 = tmp_11_fu_112_p4;
    tmp_13_fu_146_p4[index_assign_2_fu_130_p1] = |(p_Repl2_2_2_fu_142_p1);
end

assign tmp_14_fu_168_p3 = toWriteData_V[32'd3];

always @ (*) begin
    tmp_15_fu_180_p4 = tmp_13_fu_146_p4;
    tmp_15_fu_180_p4[index_assign_3_fu_164_p1] = |(p_Repl2_2_3_fu_176_p1);
end

assign tmp_16_fu_202_p3 = toWriteData_V[32'd4];

always @ (*) begin
    tmp_17_fu_214_p4 = tmp_15_fu_180_p4;
    tmp_17_fu_214_p4[index_assign_4_fu_198_p1] = |(p_Repl2_2_4_fu_210_p1);
end

assign tmp_18_fu_236_p3 = toWriteData_V[32'd5];

always @ (*) begin
    tmp_19_fu_248_p4 = tmp_17_fu_214_p4;
    tmp_19_fu_248_p4[index_assign_5_fu_232_p1] = |(p_Repl2_2_5_fu_244_p1);
end

assign tmp_1_fu_88_p3 = {{idx_V}, {3'd1}};

assign tmp_20_fu_270_p3 = toWriteData_V[32'd6];

always @ (*) begin
    tmp_21_fu_282_p4 = tmp_19_fu_248_p4;
    tmp_21_fu_282_p4[index_assign_6_fu_266_p1] = |(p_Repl2_2_6_fu_278_p1);
end

assign tmp_22_fu_304_p3 = toWriteData_V[32'd7];

assign tmp_2_fu_122_p3 = {{idx_V}, {3'd2}};

assign tmp_3_fu_156_p3 = {{idx_V}, {3'd3}};

assign tmp_4_fu_190_p3 = {{idx_V}, {3'd4}};

assign tmp_5_fu_224_p3 = {{idx_V}, {3'd5}};

assign tmp_6_fu_258_p3 = {{idx_V}, {3'd6}};

assign tmp_7_fu_292_p3 = {{idx_V}, {3'd7}};

assign tmp_8_fu_70_p1 = toWriteData_V[0:0];

always @ (*) begin
    tmp_9_fu_78_p4 = ap_const_lv256_lc_1;
    tmp_9_fu_78_p4[index_assign_fu_66_p1] = |(p_Repl2_2_fu_74_p1);
end

assign tmp_fu_58_p3 = {{idx_V}, {3'd0}};

endmodule //writeOneDataToCol
