// Seed: 464294482
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    output tri0 id_7,
    input uwire id_8,
    input wor id_9,
    input supply1 id_10,
    input uwire id_11,
    input tri1 id_12
    , id_23,
    input wire id_13,
    input wor id_14
    , id_24,
    input supply0 id_15,
    output wand id_16,
    input uwire id_17,
    input tri id_18,
    input tri id_19,
    input supply1 id_20,
    input wand id_21
);
  logic [-1 : 1] id_25;
  ;
  wire id_26;
  ;
endmodule
module module_1 #(
    parameter id_18 = 32'd30,
    parameter id_28 = 32'd67
) (
    output tri0 id_0,
    input wor id_1,
    input uwire id_2,
    output wor id_3,
    input wor id_4
    , id_32,
    input uwire id_5,
    input wor id_6,
    input wire id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wand id_11,
    input uwire id_12,
    input uwire id_13,
    output wire id_14,
    output tri1 id_15,
    input tri id_16
    , id_33,
    output wire id_17,
    input uwire _id_18,
    output supply0 id_19,
    input uwire id_20,
    input wand id_21,
    output supply1 id_22,
    input tri0 id_23,
    input wire id_24,
    input tri id_25,
    input tri0 id_26,
    input tri id_27,
    inout wor _id_28,
    input supply1 id_29,
    output tri id_30
);
  logic [id_28 : -1] id_34[id_18 : -1];
  assign id_28 = id_32;
  module_0 modCall_1 (
      id_19,
      id_3,
      id_7,
      id_16,
      id_9,
      id_10,
      id_2,
      id_14,
      id_27,
      id_11,
      id_16,
      id_9,
      id_26,
      id_11,
      id_29,
      id_25,
      id_15,
      id_13,
      id_27,
      id_9,
      id_9,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
