

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Sun Mar  4 20:12:48 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_axi_stream_side_channel_data
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|      2.25|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  151|  151|  151|  151|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  150|  150|         3|          -|          -|    50|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    409|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    390|
|Register         |        -|      -|     288|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     288|    799|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_122_p2              |     +    |      0|  0|  15|           6|           1|
    |val_assign_fu_162_p2       |     +    |      0|  0|  39|          32|           3|
    |A_data_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_data_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_dest_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_dest_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_id_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |A_id_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |A_keep_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_keep_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_last_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_last_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_strb_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_strb_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_user_V_0_load_A          |    and   |      0|  0|   8|           1|           1|
    |A_user_V_0_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_dest_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_dest_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_id_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |B_id_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |B_keep_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_keep_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_strb_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_strb_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |B_user_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |B_user_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |A_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |A_dest_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |A_id_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |A_keep_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |A_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |A_strb_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |A_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |B_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |B_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond_fu_116_p2         |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_state2            |    or    |      0|  0|   8|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 409|         101|          52|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_TDATA_blk_n        |   9|          2|    1|          2|
    |A_data_V_0_data_out  |   9|          2|   32|         64|
    |A_data_V_0_state     |  15|          3|    2|          6|
    |A_dest_V_0_data_out  |   9|          2|    6|         12|
    |A_dest_V_0_state     |  15|          3|    2|          6|
    |A_id_V_0_data_out    |   9|          2|    5|         10|
    |A_id_V_0_state       |  15|          3|    2|          6|
    |A_keep_V_0_data_out  |   9|          2|    4|          8|
    |A_keep_V_0_state     |  15|          3|    2|          6|
    |A_last_V_0_data_out  |   9|          2|    1|          2|
    |A_last_V_0_state     |  15|          3|    2|          6|
    |A_strb_V_0_data_out  |   9|          2|    4|          8|
    |A_strb_V_0_state     |  15|          3|    2|          6|
    |A_user_V_0_data_out  |   9|          2|    2|          4|
    |A_user_V_0_state     |  15|          3|    2|          6|
    |B_TDATA_blk_n        |   9|          2|    1|          2|
    |B_data_V_1_data_out  |   9|          2|   32|         64|
    |B_data_V_1_state     |  15|          3|    2|          6|
    |B_dest_V_1_data_out  |   9|          2|    6|         12|
    |B_dest_V_1_state     |  15|          3|    2|          6|
    |B_id_V_1_data_out    |   9|          2|    5|         10|
    |B_id_V_1_state       |  15|          3|    2|          6|
    |B_keep_V_1_data_out  |   9|          2|    4|          8|
    |B_keep_V_1_state     |  15|          3|    2|          6|
    |B_last_V_1_data_out  |   9|          2|    1|          2|
    |B_last_V_1_state     |  15|          3|    2|          6|
    |B_strb_V_1_data_out  |   9|          2|    4|          8|
    |B_strb_V_1_state     |  15|          3|    2|          6|
    |B_user_V_1_data_out  |   9|          2|    2|          4|
    |B_user_V_1_state     |  15|          3|    2|          6|
    |ap_NS_fsm            |  27|          5|    1|          5|
    |i_reg_105            |   9|          2|    6|         12|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 390|         81|  145|        321|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_data_V_0_payload_A  |  32|   0|   32|          0|
    |A_data_V_0_payload_B  |  32|   0|   32|          0|
    |A_data_V_0_sel_rd     |   1|   0|    1|          0|
    |A_data_V_0_sel_wr     |   1|   0|    1|          0|
    |A_data_V_0_state      |   2|   0|    2|          0|
    |A_dest_V_0_payload_A  |   6|   0|    6|          0|
    |A_dest_V_0_payload_B  |   6|   0|    6|          0|
    |A_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |A_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |A_dest_V_0_state      |   2|   0|    2|          0|
    |A_id_V_0_payload_A    |   5|   0|    5|          0|
    |A_id_V_0_payload_B    |   5|   0|    5|          0|
    |A_id_V_0_sel_rd       |   1|   0|    1|          0|
    |A_id_V_0_sel_wr       |   1|   0|    1|          0|
    |A_id_V_0_state        |   2|   0|    2|          0|
    |A_keep_V_0_payload_A  |   4|   0|    4|          0|
    |A_keep_V_0_payload_B  |   4|   0|    4|          0|
    |A_keep_V_0_sel_rd     |   1|   0|    1|          0|
    |A_keep_V_0_sel_wr     |   1|   0|    1|          0|
    |A_keep_V_0_state      |   2|   0|    2|          0|
    |A_last_V_0_payload_A  |   1|   0|    1|          0|
    |A_last_V_0_payload_B  |   1|   0|    1|          0|
    |A_last_V_0_sel_rd     |   1|   0|    1|          0|
    |A_last_V_0_sel_wr     |   1|   0|    1|          0|
    |A_last_V_0_state      |   2|   0|    2|          0|
    |A_strb_V_0_payload_A  |   4|   0|    4|          0|
    |A_strb_V_0_payload_B  |   4|   0|    4|          0|
    |A_strb_V_0_sel_rd     |   1|   0|    1|          0|
    |A_strb_V_0_sel_wr     |   1|   0|    1|          0|
    |A_strb_V_0_state      |   2|   0|    2|          0|
    |A_user_V_0_payload_A  |   2|   0|    2|          0|
    |A_user_V_0_payload_B  |   2|   0|    2|          0|
    |A_user_V_0_sel_rd     |   1|   0|    1|          0|
    |A_user_V_0_sel_wr     |   1|   0|    1|          0|
    |A_user_V_0_state      |   2|   0|    2|          0|
    |B_data_V_1_payload_A  |  32|   0|   32|          0|
    |B_data_V_1_payload_B  |  32|   0|   32|          0|
    |B_data_V_1_sel_rd     |   1|   0|    1|          0|
    |B_data_V_1_sel_wr     |   1|   0|    1|          0|
    |B_data_V_1_state      |   2|   0|    2|          0|
    |B_dest_V_1_payload_A  |   6|   0|    6|          0|
    |B_dest_V_1_payload_B  |   6|   0|    6|          0|
    |B_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |B_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |B_dest_V_1_state      |   2|   0|    2|          0|
    |B_id_V_1_payload_A    |   5|   0|    5|          0|
    |B_id_V_1_payload_B    |   5|   0|    5|          0|
    |B_id_V_1_sel_rd       |   1|   0|    1|          0|
    |B_id_V_1_sel_wr       |   1|   0|    1|          0|
    |B_id_V_1_state        |   2|   0|    2|          0|
    |B_keep_V_1_payload_A  |   4|   0|    4|          0|
    |B_keep_V_1_payload_B  |   4|   0|    4|          0|
    |B_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |B_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |B_keep_V_1_state      |   2|   0|    2|          0|
    |B_last_V_1_payload_A  |   1|   0|    1|          0|
    |B_last_V_1_payload_B  |   1|   0|    1|          0|
    |B_last_V_1_sel_rd     |   1|   0|    1|          0|
    |B_last_V_1_sel_wr     |   1|   0|    1|          0|
    |B_last_V_1_state      |   2|   0|    2|          0|
    |B_strb_V_1_payload_A  |   4|   0|    4|          0|
    |B_strb_V_1_payload_B  |   4|   0|    4|          0|
    |B_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |B_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |B_strb_V_1_state      |   2|   0|    2|          0|
    |B_user_V_1_payload_A  |   2|   0|    2|          0|
    |B_user_V_1_payload_B  |   2|   0|    2|          0|
    |B_user_V_1_sel_rd     |   1|   0|    1|          0|
    |B_user_V_1_sel_wr     |   1|   0|    1|          0|
    |B_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm             |   4|   0|    4|          0|
    |i_1_reg_172           |   6|   0|    6|          0|
    |i_reg_105             |   6|   0|    6|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 288|   0|  288|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst_n  |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done   | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    example   | return value |
|A_TDATA   |  in |   32|    axis    |   A_data_V   |    pointer   |
|A_TVALID  |  in |    1|    axis    |   A_dest_V   |    pointer   |
|A_TREADY  | out |    1|    axis    |   A_dest_V   |    pointer   |
|A_TDEST   |  in |    6|    axis    |   A_dest_V   |    pointer   |
|A_TKEEP   |  in |    4|    axis    |   A_keep_V   |    pointer   |
|A_TSTRB   |  in |    4|    axis    |   A_strb_V   |    pointer   |
|A_TUSER   |  in |    2|    axis    |   A_user_V   |    pointer   |
|A_TLAST   |  in |    1|    axis    |   A_last_V   |    pointer   |
|A_TID     |  in |    5|    axis    |    A_id_V    |    pointer   |
|B_TDATA   | out |   32|    axis    |   B_data_V   |    pointer   |
|B_TVALID  | out |    1|    axis    |   B_dest_V   |    pointer   |
|B_TREADY  |  in |    1|    axis    |   B_dest_V   |    pointer   |
|B_TDEST   | out |    6|    axis    |   B_dest_V   |    pointer   |
|B_TKEEP   | out |    4|    axis    |   B_keep_V   |    pointer   |
|B_TSTRB   | out |    4|    axis    |   B_strb_V   |    pointer   |
|B_TUSER   | out |    2|    axis    |   B_user_V   |    pointer   |
|B_TLAST   | out |    1|    axis    |   B_last_V   |    pointer   |
|B_TID     | out |    5|    axis    |    B_id_V    |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.30ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_data_V), !map !39"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %A_keep_V), !map !45"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %A_strb_V), !map !49"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %A_user_V), !map !53"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %A_last_V), !map !57"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %A_id_V), !map !61"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %A_dest_V), !map !65"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %B_data_V), !map !69"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %B_keep_V), !map !73"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %B_strb_V), !map !77"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %B_user_V), !map !81"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %B_last_V), !map !85"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %B_id_V), !map !89"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %B_dest_V), !map !93"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_data_V, i4* %A_keep_V, i4* %A_strb_V, i2* %A_user_V, i1* %A_last_V, i5* %A_id_V, i6* %A_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_data_V, i4* %B_keep_V, i4* %B_strb_V, i2* %B_user_V, i1* %B_last_V, i5* %B_id_V, i6* %B_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 22 [1/1] (1.30ns)   --->   "br label %1" [example.cpp:100]

 <State 2> : 1.61ns
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_1, %2 ]"
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i6 %i, -14" [example.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"
ST_2 : Operation 26 [1/1] (1.61ns)   --->   "%i_1 = add i6 %i, 1" [example.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [example.cpp:100]
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "%empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %A_data_V, i4* %A_keep_V, i4* %A_strb_V, i2* %A_user_V, i1* %A_last_V, i5* %A_id_V, i6* %A_dest_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [example.cpp:109]

 <State 3> : 2.25ns
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "%empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %A_data_V, i4* %A_keep_V, i4* %A_strb_V, i2* %A_user_V, i1* %A_last_V, i5* %A_id_V, i6* %A_dest_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node val_assign)   --->   "%A_data_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 0"
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%A_keep_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 1"
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%A_strb_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 2"
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%A_user_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 3"
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%A_last_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 4"
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%A_id_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 5"
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%A_dest_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 6"
ST_3 : Operation 38 [1/1] (2.24ns) (out node of the LUT)   --->   "%val_assign = add nsw i32 %A_data_V_tmp, 5" [example.cpp:101]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %B_data_V, i4* %B_keep_V, i4* %B_strb_V, i2* %B_user_V, i1* %B_last_V, i5* %B_id_V, i6* %B_dest_V, i32 %val_assign, i4 %A_keep_V_tmp, i4 %A_strb_V_tmp, i2 %A_user_V_tmp, i1 %A_last_V_tmp, i5 %A_id_V_tmp, i6 %A_dest_V_tmp)" [example.cpp:101]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 40 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %B_data_V, i4* %B_keep_V, i4* %B_strb_V, i2* %B_user_V, i1* %B_last_V, i5* %B_id_V, i6* %B_dest_V, i32 %val_assign, i4 %A_keep_V_tmp, i4 %A_strb_V_tmp, i2 %A_user_V_tmp, i1 %A_last_V_tmp, i5 %A_id_V_tmp, i6 %A_dest_V_tmp)" [example.cpp:101]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [example.cpp:100]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5   (specbitsmap      ) [ 00000]
StgValue_6   (specbitsmap      ) [ 00000]
StgValue_7   (specbitsmap      ) [ 00000]
StgValue_8   (specbitsmap      ) [ 00000]
StgValue_9   (specbitsmap      ) [ 00000]
StgValue_10  (specbitsmap      ) [ 00000]
StgValue_11  (specbitsmap      ) [ 00000]
StgValue_12  (specbitsmap      ) [ 00000]
StgValue_13  (specbitsmap      ) [ 00000]
StgValue_14  (specbitsmap      ) [ 00000]
StgValue_15  (specbitsmap      ) [ 00000]
StgValue_16  (specbitsmap      ) [ 00000]
StgValue_17  (specbitsmap      ) [ 00000]
StgValue_18  (specbitsmap      ) [ 00000]
StgValue_19  (spectopmodule    ) [ 00000]
StgValue_20  (specinterface    ) [ 00000]
StgValue_21  (specinterface    ) [ 00000]
StgValue_22  (br               ) [ 01111]
i            (phi              ) [ 00100]
exitcond     (icmp             ) [ 00111]
empty        (speclooptripcount) [ 00000]
i_1          (add              ) [ 01111]
StgValue_27  (br               ) [ 00000]
StgValue_29  (ret              ) [ 00000]
empty_2      (read             ) [ 00000]
A_data_V_tmp (extractvalue     ) [ 00000]
A_keep_V_tmp (extractvalue     ) [ 00001]
A_strb_V_tmp (extractvalue     ) [ 00001]
A_user_V_tmp (extractvalue     ) [ 00001]
A_last_V_tmp (extractvalue     ) [ 00001]
A_id_V_tmp   (extractvalue     ) [ 00001]
A_dest_V_tmp (extractvalue     ) [ 00001]
val_assign   (add              ) [ 00001]
StgValue_40  (write            ) [ 00000]
StgValue_41  (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="grp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="54" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="0" index="3" bw="4" slack="0"/>
<pin id="67" dir="0" index="4" bw="2" slack="0"/>
<pin id="68" dir="0" index="5" bw="1" slack="0"/>
<pin id="69" dir="0" index="6" bw="5" slack="0"/>
<pin id="70" dir="0" index="7" bw="6" slack="0"/>
<pin id="71" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="0" index="3" bw="4" slack="0"/>
<pin id="85" dir="0" index="4" bw="2" slack="0"/>
<pin id="86" dir="0" index="5" bw="1" slack="0"/>
<pin id="87" dir="0" index="6" bw="5" slack="0"/>
<pin id="88" dir="0" index="7" bw="6" slack="0"/>
<pin id="89" dir="0" index="8" bw="32" slack="0"/>
<pin id="90" dir="0" index="9" bw="4" slack="0"/>
<pin id="91" dir="0" index="10" bw="4" slack="0"/>
<pin id="92" dir="0" index="11" bw="2" slack="0"/>
<pin id="93" dir="0" index="12" bw="1" slack="0"/>
<pin id="94" dir="0" index="13" bw="5" slack="0"/>
<pin id="95" dir="0" index="14" bw="6" slack="0"/>
<pin id="96" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="1"/>
<pin id="107" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="A_data_V_tmp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="54" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_data_V_tmp/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="A_keep_V_tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="54" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_keep_V_tmp/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="A_strb_V_tmp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="54" slack="0"/>
<pin id="139" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_strb_V_tmp/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="A_user_V_tmp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="54" slack="0"/>
<pin id="144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_user_V_tmp/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="A_last_V_tmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="54" slack="0"/>
<pin id="149" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="A_id_V_tmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="54" slack="0"/>
<pin id="154" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_id_V_tmp/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="A_dest_V_tmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="54" slack="0"/>
<pin id="159" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="A_dest_V_tmp/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="val_assign_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="177" class="1005" name="A_keep_V_tmp_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_keep_V_tmp "/>
</bind>
</comp>

<comp id="182" class="1005" name="A_strb_V_tmp_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="1"/>
<pin id="184" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_strb_V_tmp "/>
</bind>
</comp>

<comp id="187" class="1005" name="A_user_V_tmp_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_user_V_tmp "/>
</bind>
</comp>

<comp id="192" class="1005" name="A_last_V_tmp_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="A_last_V_tmp "/>
</bind>
</comp>

<comp id="197" class="1005" name="A_id_V_tmp_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_id_V_tmp "/>
</bind>
</comp>

<comp id="202" class="1005" name="A_dest_V_tmp_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="1"/>
<pin id="204" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_dest_V_tmp "/>
</bind>
</comp>

<comp id="207" class="1005" name="val_assign_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="56" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="62" pin=5"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="62" pin=6"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="62" pin=7"/></net>

<net id="97"><net_src comp="60" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="109" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="109" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="62" pin="8"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="62" pin="8"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="80" pin=9"/></net>

<net id="140"><net_src comp="62" pin="8"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="80" pin=10"/></net>

<net id="145"><net_src comp="62" pin="8"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="80" pin=11"/></net>

<net id="150"><net_src comp="62" pin="8"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="80" pin=12"/></net>

<net id="155"><net_src comp="62" pin="8"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="80" pin=13"/></net>

<net id="160"><net_src comp="62" pin="8"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="80" pin=14"/></net>

<net id="166"><net_src comp="128" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="2"/><net_sink comp="80" pin=8"/></net>

<net id="175"><net_src comp="122" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="180"><net_src comp="132" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="80" pin=9"/></net>

<net id="185"><net_src comp="137" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="80" pin=10"/></net>

<net id="190"><net_src comp="142" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="80" pin=11"/></net>

<net id="195"><net_src comp="147" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="80" pin=12"/></net>

<net id="200"><net_src comp="152" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="80" pin=13"/></net>

<net id="205"><net_src comp="157" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="80" pin=14"/></net>

<net id="210"><net_src comp="162" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="80" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_data_V | {4 }
	Port: B_keep_V | {4 }
	Port: B_strb_V | {4 }
	Port: B_user_V | {4 }
	Port: B_last_V | {4 }
	Port: B_id_V | {4 }
	Port: B_dest_V | {4 }
 - Input state : 
	Port: example : A_data_V | {2 }
	Port: example : A_keep_V | {2 }
	Port: example : A_strb_V | {2 }
	Port: example : A_user_V | {2 }
	Port: example : A_last_V | {2 }
	Port: example : A_id_V | {2 }
	Port: example : A_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_27 : 2
	State 3
		val_assign : 1
		StgValue_39 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |      i_1_fu_122     |    0    |    15   |
|          |  val_assign_fu_162  |    0    |    39   |
|----------|---------------------|---------|---------|
|   icmp   |   exitcond_fu_116   |    0    |    11   |
|----------|---------------------|---------|---------|
|   read   |    grp_read_fu_62   |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_80   |    0    |    0    |
|----------|---------------------|---------|---------|
|          | A_data_V_tmp_fu_128 |    0    |    0    |
|          | A_keep_V_tmp_fu_132 |    0    |    0    |
|          | A_strb_V_tmp_fu_137 |    0    |    0    |
|extractvalue| A_user_V_tmp_fu_142 |    0    |    0    |
|          | A_last_V_tmp_fu_147 |    0    |    0    |
|          |  A_id_V_tmp_fu_152  |    0    |    0    |
|          | A_dest_V_tmp_fu_157 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    65   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|A_dest_V_tmp_reg_202|    6   |
| A_id_V_tmp_reg_197 |    5   |
|A_keep_V_tmp_reg_177|    4   |
|A_last_V_tmp_reg_192|    1   |
|A_strb_V_tmp_reg_182|    4   |
|A_user_V_tmp_reg_187|    2   |
|     i_1_reg_172    |    6   |
|      i_reg_105     |    6   |
| val_assign_reg_207 |   32   |
+--------------------+--------+
|        Total       |   66   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_80 |  p8  |   2  |  32  |   64   ||    9    |
| grp_write_fu_80 |  p9  |   2  |   4  |    8   ||    9    |
| grp_write_fu_80 |  p10 |   2  |   4  |    8   ||    9    |
| grp_write_fu_80 |  p11 |   2  |   2  |    4   ||    9    |
| grp_write_fu_80 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_80 |  p13 |   2  |   5  |   10   ||    9    |
| grp_write_fu_80 |  p14 |   2  |   6  |   12   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   108  ||  9.128  ||    63   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   65   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   63   |
|  Register |    -   |   66   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   66   |   128  |
+-----------+--------+--------+--------+
