Info: Generated by version: 23.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/swuser_work_akandpal/cpl_projects/ghrd_hssi/ghrd_hssi/ghrd-socfpga/agilex_soc_devkit_ghrd/cpl_excr/cpl_eth_excr/ipss/hssi/e_tile/eth_100g_nrz.ip --block-symbol-file --output-directory=/nfs/site/disks/swuser_work_akandpal/cpl_projects/ghrd_hssi/ghrd_hssi/ghrd-socfpga/agilex_soc_devkit_ghrd/cpl_excr/cpl_eth_excr/ipss/hssi/e_tile/eth_100g_nrz --family="Agilex 7" --part=AGFB014R24B2E2V
Info: eth_100g_nrz.alt_ehipc3_fm_0: Enabling both parameters "rcfg_enable" (Enable dynamic reconfiguration) and  "set_csr_soft_logic_enable" (Enable control and status registers) in PHY IP is required when Adaptation Load feature is enabled.
Info: eth_100g_nrz.alt_ehipc3_fm_0: initial parameters: when RF_P2 is 'fix', RF_P2  will be set to -4, RF_P2_MIN and RF_P2_MAX are not applicable here
Info: eth_100g_nrz.alt_ehipc3_fm_0: continuous parameters: when GAINLF is 'fix', GAINLF  will be set to 9, CTLE LF Min and CTLE LF Max are not applicable here
Info: eth_100g_nrz.alt_ehipc3_fm_0: continuous parameters: when RF_P2 is 'fix', RF_P2  will be set to -4, RF_P2_MIN and RF_P2_MAX are not applicable here
Info: eth_100g_nrz.alt_ehipc3_fm_0: Current PMA  Adaptation matches PMA configuration 0
Info: Finished: Create block symbol file (.bsf)
Info:
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/swuser_work_akandpal/cpl_projects/ghrd_hssi/ghrd_hssi/ghrd-socfpga/agilex_soc_devkit_ghrd/cpl_excr/cpl_eth_excr/ipss/hssi/e_tile/eth_100g_nrz.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/swuser_work_akandpal/cpl_projects/ghrd_hssi/ghrd_hssi/ghrd-socfpga/agilex_soc_devkit_ghrd/cpl_excr/cpl_eth_excr/ipss/hssi/e_tile/eth_100g_nrz --family="Agilex 7" --part=AGFB014R24B2E2V
Info: eth_100g_nrz.alt_ehipc3_fm_0: Enabling both parameters "rcfg_enable" (Enable dynamic reconfiguration) and  "set_csr_soft_logic_enable" (Enable control and status registers) in PHY IP is required when Adaptation Load feature is enabled.
Info: eth_100g_nrz.alt_ehipc3_fm_0: initial parameters: when RF_P2 is 'fix', RF_P2  will be set to -4, RF_P2_MIN and RF_P2_MAX are not applicable here
Info: eth_100g_nrz.alt_ehipc3_fm_0: continuous parameters: when GAINLF is 'fix', GAINLF  will be set to 9, CTLE LF Min and CTLE LF Max are not applicable here
Info: eth_100g_nrz.alt_ehipc3_fm_0: continuous parameters: when RF_P2 is 'fix', RF_P2  will be set to -4, RF_P2_MIN and RF_P2_MAX are not applicable here
Info: eth_100g_nrz.alt_ehipc3_fm_0: Current PMA  Adaptation matches PMA configuration 0
Info: alt_ehipc3_fm_0.xcvr_native_s10_etile_0_example_design_4ln_ptp: For multi channel configurations, a design example cannot be generated unless "Provide separate interface for each channel" is selected.
Info: alt_ehipc3_fm_0.xcvr_native_s10_etile_0_example_design_4ln_ptp: initial parameters: when RF_P2 is 'fix', RF_P2  will be set to -4, RF_P2_MIN and RF_P2_MAX are not applicable here
Info: alt_ehipc3_fm_0.xcvr_native_s10_etile_0_example_design_4ln_ptp: continuous parameters: when GAINLF is 'fix', GAINLF  will be set to 9, CTLE LF Min and CTLE LF Max are not applicable here
Info: alt_ehipc3_fm_0.xcvr_native_s10_etile_0_example_design_4ln_ptp: continuous parameters: when RF_P2 is 'fix', RF_P2  will be set to -4, RF_P2_MIN and RF_P2_MAX are not applicable here
Info: alt_ehipc3_fm_0.xcvr_native_s10_etile_0_example_design_4ln_ptp: Current PMA  Adaptation matches PMA configuration 0
Info: eth_100g_nrz: "Transforming system: eth_100g_nrz"
Info: eth_100g_nrz: "Naming system components in system: eth_100g_nrz"
Info: eth_100g_nrz: "Processing generation queue"
Info: eth_100g_nrz: "Generating: eth_100g_nrz"
Info: eth_100g_nrz: "Generating: eth_100g_nrz_alt_ehipc3_fm_2420_cppdzeq"
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: "Generating: xcvr_native_s10_etile_0_example_design_4ln_ptp"
Info: alt_ehipc3_fm_jtag_int: "Generating: alt_ehipc3_fm_jtag_int"
Info: eth_100g_nrz: "Generating: eth_100g_nrz_alt_ehipc3_fm_xcvrnphy_fme_2420_atrbzsy"
Info: eth_100g_nrz: "Generating: alt_ehipc3_fm_jtag_int"
Info: eth_100g_nrz: "Generating: eth_100g_nrz_xcvrnphy_fme_411_y5roe6q"
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./serdes.firmware.rom HEX PATH ../../../../../../quartus/eda/sim_lib/serdes.firmware.rom
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./s10_avmm_h_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/s10_avmm_h_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./alt_xcvr_native_avmm_csr_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_avmm_csr_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_rcfg_arb.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./alt_xcvr_native_rx_reset_seq_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_rx_reset_seq_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./alt_xcvr_native_tx_reset_seq_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_native_tx_reset_seq_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./alt_xcvr_reset_counter_s10_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_reset_counter_s10_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./altera_xcvr_reset_control_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_reset_control_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./altera_xcvr_reset_top_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_reset_top_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./altera_xcvr_ical_int_table.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_int_table.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./altera_xcvr_ical_top_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_top_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./altera_xcvr_ical_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_ical_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./altera_xcvr_pma_spico_reset_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_pma_spico_reset_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./ical_recipe_map.txt OTHER PATH ../../altera_xcvr_native_s10_etile/source/ical_recipe_map.txt
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./altera_xcvr_native_dskw_pam4.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_xcvr_native_dskw_pam4.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./alt_xcvr_resync_etile.sv SYSTEM_VERILOG PATH ../../altera_xcvr_native_s10_etile/source/alt_xcvr_resync_etile.sv
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: add_fileset_file ./altera_std_synchronizer_nocut_etile.v VERILOG PATH ../../altera_xcvr_native_s10_etile/source/altera_std_synchronizer_nocut_etile.v
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Building adaptation data for PMA configuration 0
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Validating PMA configuration 0
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: For multi channel configurations, a design example cannot be generated unless "Provide separate interface for each channel" is selected.
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: initial parameters: when RF_P2 is 'fix', RF_P2  will be set to -4, RF_P2_MIN and RF_P2_MAX are not applicable here
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: continuous parameters: when GAINLF is 'fix', GAINLF  will be set to 9, CTLE LF Min and CTLE LF Max are not applicable here
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: continuous parameters: when RF_P2 is 'fix', RF_P2  will be set to -4, RF_P2_MIN and RF_P2_MAX are not applicable here
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Current PMA  Adaptation matches PMA configuration 0
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Building adaptation data for PMA configuration 1
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Validating PMA configuration 1
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: For multi channel configurations, a design example cannot be generated unless "Provide separate interface for each channel" is selected.
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: initial parameters: when RF_P2 is 'fix', RF_P2  will be set to fw_default, RF_P2_MIN and RF_P2_MAX are not applicable here
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: continuous parameters: when GAINLF is 'fix', GAINLF  will be set to fw_default, CTLE LF Min and CTLE LF Max are not applicable here
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: continuous parameters: when RF_P2 is 'fix', RF_P2  will be set to fw_default, RF_P2_MIN and RF_P2_MAX are not applicable here
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Current PMA  Adaptation matches PMA configuration 1
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Building adaptation data for PMA configuration 2
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Validating PMA configuration 2
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: For multi channel configurations, a design example cannot be generated unless "Provide separate interface for each channel" is selected.
Warning: xcvr_native_s10_etile_0_example_design_4ln_ptp: Current PMA Adaptation settings are all default values, no need to use load soft IP. Enabling it may cause synthesis warnings
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Current PMA  Adaptation matches PMA configuration 2
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Generating Adaptation package file with embedded adaptation parameters
Info: xcvr_native_s10_etile_0_example_design_4ln_ptp: Building configuration data for reconfiguration profile 0
Info: eth_100g_nrz: "Generating: eth_100g_nrz_altera_jtag_avalon_master_191_3zppvky"
Info: eth_100g_nrz: "Generating: altera_avalon_st_jtag_interface"
Info: eth_100g_nrz: "Generating: eth_100g_nrz_timing_adapter_1940_5ju4ddy"
Info: eth_100g_nrz: "Generating: eth_100g_nrz_altera_avalon_sc_fifo_1931_fzgstwy"
Info: eth_100g_nrz: "Generating: altera_avalon_st_bytes_to_packets"
Info: eth_100g_nrz: "Generating: altera_avalon_st_packets_to_bytes"
Info: eth_100g_nrz: "Generating: altera_avalon_packets_to_master"
Info: eth_100g_nrz: "Generating: eth_100g_nrz_channel_adapter_1921_5wnzrci"
Info: eth_100g_nrz: "Generating: eth_100g_nrz_channel_adapter_1921_fkajlia"
Info: eth_100g_nrz: "Generating: altera_reset_controller"
Info: eth_100g_nrz: Done "eth_100g_nrz" with 15 modules, 255 files
Info: Finished: Create HDL design files for synthesis
