// Seed: 116211765
module module_0 (
    id_1,
    id_2,
    id_3
);
  output uwire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  assign id_3 = -1;
  wire id_4;
  parameter id_5 = 1;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1
);
  integer [-1 : -1] id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  wire id_5;
endmodule
module module_2 #(
    parameter id_1 = 32'd8
) (
    input supply0 id_0,
    input tri1 _id_1
);
  wire [id_1 : id_1] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
