# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../bram_dp_sim.srcs/sources_1/imports/res/bram_dp.v" \
"../../../../bram_dp_sim.srcs/sources_1/new/bram_dp_sim_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
