{"vcs1":{"timestamp_begin":1750891007.204422655, "rt":0.30, "ut":0.18, "st":0.07}}
{"vcselab":{"timestamp_begin":1750891007.581009664, "rt":0.21, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1750891007.842573551, "rt":0.08, "ut":0.05, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750891006.881710896}
{"VCS_COMP_START_TIME": 1750891006.881710896}
{"VCS_COMP_END_TIME": 1750891008.181382465}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2437683}}
{"stitch_vcselab": {"peak_mem": 2437723}}
