Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.rdrtMux
Compiling module xil_defaultlib.immeMux
Compiling module xil_defaultlib.jalMUX
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.bMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.addrShift
Compiling module xil_defaultlib.immeShift
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.dataMemMux
Compiling module xil_defaultlib.targetPCAdder
Compiling module xil_defaultlib.programCounterMux
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
