<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::GCNIterativeScheduler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.7</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html">GCNIterativeScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1GCNIterativeScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::GCNIterativeScheduler Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="GCNIterativeScheduler_8h_source.html">Target/AMDGPU/GCNIterativeScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::GCNIterativeScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1GCNIterativeScheduler__inherit__graph.png" border="0" usemap="#allvm_1_1GCNIterativeScheduler_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1GCNIterativeScheduler_inherit__map" id="allvm_1_1GCNIterativeScheduler_inherit__map">
<area shape="rect" title=" " alt="" coords="5,299,212,324"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="13,225,204,251"/>
<area shape="poly" title=" " alt="" coords="111,264,111,299,106,299,106,264"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="27,152,190,177"/>
<area shape="poly" title=" " alt="" coords="111,191,111,225,106,225,106,191"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="17,79,200,104"/>
<area shape="poly" title=" " alt="" coords="111,118,111,152,106,152,106,118"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="35,5,182,31"/>
<area shape="poly" title=" " alt="" coords="111,44,111,79,106,79,106,44"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::GCNIterativeScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1GCNIterativeScheduler__coll__graph.png" border="0" usemap="#allvm_1_1GCNIterativeScheduler_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1GCNIterativeScheduler_coll__map" id="allvm_1_1GCNIterativeScheduler_coll__map">
<area shape="rect" title=" " alt="" coords="2577,960,2784,985"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="2263,935,2453,960"/>
<area shape="poly" title=" " alt="" coords="2467,953,2577,962,2577,967,2467,959"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="1781,961,1944,987"/>
<area shape="poly" title=" " alt="" coords="1958,966,2262,950,2263,955,1958,972"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="1354,963,1537,988"/>
<area shape="poly" title=" " alt="" coords="1551,972,1781,972,1781,977,1551,978"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="923,697,1070,723"/>
<area shape="poly" title=" " alt="" coords="1058,692,1112,684,1173,684,1204,688,1233,697,1261,710,1286,728,1302,749,1308,771,1308,793,1303,815,1296,859,1299,881,1310,904,1328,924,1349,939,1395,960,1393,965,1346,944,1324,928,1306,908,1294,883,1290,859,1298,814,1302,792,1303,772,1297,752,1282,732,1258,714,1232,702,1203,693,1173,689,1113,689,1059,697"/>
<area shape="rect" href="classllvm_1_1LLVMTargetMachine.html" title="This class describes a target machine that is implemented with the LLVM target&#45;independent code gener..." alt="" coords="451,409,639,435"/>
<area shape="poly" title=" " alt="" coords="636,438,646,444,659,460,670,478,697,501,723,517,772,540,820,564,843,584,868,611,877,631,878,650,880,667,891,683,906,693,924,701,922,706,904,698,887,687,875,669,873,650,872,633,863,614,840,588,817,569,770,544,721,522,694,505,666,481,655,463,642,448,633,443"/>
<area shape="rect" href="classllvm_1_1TargetPassConfig.html" title="Target&#45;Independent Code Generator Pass Configuration Options." alt="" coords="912,99,1081,124"/>
<area shape="poly" title=" " alt="" coords="637,400,642,395,655,373,659,352,657,330,652,308,647,286,645,263,651,241,666,219,690,201,715,195,739,196,764,200,789,206,813,208,838,204,864,191,873,179,875,167,878,153,888,139,916,122,919,126,891,143,883,155,880,168,877,182,867,195,840,209,813,213,788,211,763,206,739,201,715,200,693,206,670,223,656,243,651,264,652,285,657,307,663,329,665,352,660,375,646,398,641,404"/>
<area shape="rect" href="classllvm_1_1MachineFunction.html" title=" " alt="" coords="460,459,629,484"/>
<area shape="poly" title=" " alt="" coords="573,492,609,529,646,575,653,590,656,603,660,615,670,625,695,640,718,646,741,647,764,644,812,640,838,644,867,656,879,669,891,683,924,696,922,701,888,687,875,673,864,660,837,649,811,646,764,649,741,652,717,651,693,645,666,629,655,617,651,605,648,592,642,578,605,533,569,496"/>
<area shape="rect" href="structllvm_1_1MachineSchedContext.html" title="MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti..." alt="" coords="1343,263,1547,288"/>
<area shape="poly" title=" " alt="" coords="643,480,700,479,759,471,816,451,841,435,863,416,876,397,880,377,874,335,869,314,867,293,872,272,888,252,920,234,966,224,1020,220,1078,221,1195,230,1284,241,1341,249,1394,260,1393,265,1340,254,1284,246,1194,236,1078,226,1020,225,967,229,922,239,891,256,877,274,872,293,874,313,879,334,886,377,881,399,867,420,844,440,818,455,760,476,700,485,643,485"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="28,187,189,227"/>
<area shape="poly" title=" " alt="" coords="203,197,259,200,319,211,375,233,401,249,423,270,438,292,443,314,441,337,436,359,432,380,430,402,434,423,447,444,463,457,460,461,443,448,429,425,424,402,426,380,431,358,436,336,438,315,433,294,419,273,397,254,373,238,317,216,259,206,203,203"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="68,1155,149,1180"/>
<area shape="poly" title=" " alt="" coords="163,1175,236,1185,329,1189,421,1185,611,1167,856,1139,1098,1101,1201,1080,1283,1058,1324,1042,1363,1022,1424,986,1427,990,1365,1027,1326,1047,1285,1063,1203,1086,1099,1107,856,1144,612,1173,422,1190,329,1195,236,1190,163,1180"/>
<area shape="poly" title=" " alt="" coords="113,1140,128,1078,153,993,188,898,234,806,269,752,309,700,394,605,472,530,526,482,530,486,475,534,398,609,313,703,273,755,238,809,193,900,158,995,133,1079,118,1141"/>
<area shape="rect" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG." alt="" coords="497,1035,592,1060"/>
<area shape="poly" title=" " alt="" coords="164,1171,231,1177,306,1180,374,1177,401,1172,420,1164,429,1154,433,1143,435,1129,443,1115,480,1082,517,1058,520,1062,483,1086,447,1118,440,1131,438,1144,434,1157,423,1168,402,1177,375,1182,306,1185,231,1182,163,1176"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="18,331,199,385"/>
<area shape="poly" title=" " alt="" coords="213,382,446,443,495,456,493,461,445,449,212,388"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="5,252,212,307"/>
<area shape="poly" title=" " alt="" coords="226,285,277,296,329,313,379,337,423,371,434,390,436,409,437,427,447,444,466,456,463,461,443,448,432,429,431,410,429,392,419,374,377,342,327,318,276,301,225,291"/>
<area shape="rect" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo &#45; Keep track of information for virtual and physical registers,..." alt="" coords="448,589,641,615"/>
<area shape="poly" title=" " alt="" coords="575,620,618,647,669,670,716,681,782,690,923,703,923,708,782,695,715,686,667,675,616,652,573,625"/>
<area shape="rect" href="classllvm_1_1GCNRPTracker.html" title=" " alt="" coords="1370,585,1521,611"/>
<area shape="poly" title=" " alt="" coords="594,582,668,565,737,557,797,556,849,559,898,565,999,582,1128,597,1206,598,1284,597,1370,596,1370,601,1284,602,1206,604,1128,602,998,588,897,571,849,564,797,561,738,563,668,570,595,588"/>
<area shape="poly" title=" " alt="" coords="569,1068,612,1107,639,1125,669,1138,722,1150,765,1149,809,1142,865,1138,983,1140,1075,1144,1167,1143,1284,1131,1445,1100,1601,1059,1734,1017,1826,984,1828,989,1735,1022,1602,1064,1446,1105,1284,1137,1167,1149,1075,1149,983,1145,865,1143,809,1148,765,1154,721,1155,667,1143,637,1129,609,1111,565,1072"/>
<area shape="poly" title=" " alt="" coords="606,1050,730,1058,899,1062,1091,1055,1188,1046,1283,1031,1357,1010,1417,986,1419,991,1358,1016,1285,1037,1189,1051,1091,1061,899,1067,730,1064,606,1056"/>
<area shape="poly" title=" " alt="" coords="563,1022,608,971,666,916,750,853,836,797,970,720,972,725,839,802,753,858,670,920,612,975,567,1026"/>
<area shape="poly" title=" " alt="" coords="503,1021,515,1012,545,1008,569,1010,584,1016,588,1026,580,1036,576,1033,582,1026,580,1020,568,1015,545,1013,517,1017,506,1025"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="83,748,134,773"/>
<area shape="poly" title=" " alt="" coords="148,758,543,758,1864,758,1919,756,1967,751,2050,741,2089,741,2130,745,2174,758,2224,780,2248,795,2271,814,2308,857,2336,900,2353,933,2348,936,2331,903,2304,861,2267,818,2245,799,2221,784,2172,763,2129,750,2089,746,2050,747,1968,756,1920,761,1864,763,543,763,148,763"/>
<area shape="poly" title=" " alt="" coords="148,762,293,782,368,796,422,810,463,829,495,849,545,891,596,931,628,949,669,965,736,983,794,993,846,997,894,996,997,988,1128,985,1284,985,1354,981,1354,986,1284,990,1128,990,997,994,895,1001,845,1002,793,998,735,988,667,970,626,954,593,936,542,895,492,853,460,833,420,815,367,801,292,788,147,768"/>
<area shape="poly" title=" " alt="" coords="147,751,236,739,430,725,623,715,923,708,923,713,623,721,431,730,236,745,148,757"/>
<area shape="poly" title=" " alt="" coords="120,785,135,828,159,879,193,930,214,953,238,972,262,986,283,993,324,997,368,995,422,1002,513,1032,511,1037,421,1007,368,1000,324,1002,282,998,259,990,234,976,210,956,189,933,154,881,130,830,115,787"/>
<area shape="poly" title=" " alt="" coords="120,734,166,648,198,596,234,546,260,516,286,493,333,459,377,422,398,398,419,365,426,348,429,332,428,302,428,273,433,257,443,240,466,216,489,200,512,190,536,184,586,173,613,163,642,148,654,137,667,128,729,109,794,100,856,98,912,99,912,105,856,103,794,105,730,115,669,132,657,141,646,152,615,168,587,178,537,189,514,195,491,205,469,220,447,244,438,259,433,273,433,302,434,332,431,349,424,367,403,401,381,426,336,463,289,497,264,520,238,549,202,599,170,651,124,737"/>
<area shape="rect" href="classllvm_1_1MachineLoopInfo.html" title=" " alt="" coords="911,477,1082,503"/>
<area shape="poly" title=" " alt="" coords="1034,507,1106,552,1129,570,1152,581,1174,586,1214,591,1251,600,1269,611,1286,630,1297,654,1301,688,1300,768,1298,848,1301,881,1310,905,1327,924,1348,939,1394,960,1391,965,1345,944,1323,928,1306,907,1296,882,1292,849,1294,768,1296,688,1292,656,1282,633,1265,615,1249,605,1213,596,1173,591,1151,586,1127,575,1102,556,1031,512"/>
<area shape="poly" title=" " alt="" coords="1096,498,1152,502,1206,501,1253,496,1270,490,1282,483,1296,466,1301,449,1301,430,1297,411,1291,371,1294,350,1306,328,1337,302,1374,286,1377,290,1340,306,1310,332,1299,351,1296,371,1302,410,1306,430,1306,449,1301,468,1286,487,1272,495,1254,501,1207,507,1151,507,1096,504"/>
<area shape="rect" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="445,360,644,385"/>
<area shape="poly" title=" " alt="" coords="613,386,645,394,890,462,941,475,940,480,889,467,643,399,612,391"/>
<area shape="rect" href="classllvm_1_1LiveIntervals.html" title=" " alt="" coords="925,345,1068,371"/>
<area shape="poly" title=" " alt="" coords="658,383,759,388,865,383,948,368,949,373,866,389,759,393,658,388"/>
<area shape="rect" href="classllvm_1_1MachineDominatorTree.html" title="DominatorTree Class &#45; Concrete subclass of DominatorTreeBase that is used to compute a normal dominat..." alt="" coords="891,153,1102,179"/>
<area shape="poly" title=" " alt="" coords="612,354,668,342,699,338,727,337,775,340,797,339,819,334,841,324,863,305,873,293,877,280,875,254,874,225,878,211,887,196,916,177,919,181,891,200,882,213,879,226,881,253,882,281,878,295,867,309,843,328,821,339,798,344,775,345,727,343,699,343,668,347,613,359"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="519,255,570,280"/>
<area shape="poly" title=" " alt="" coords="573,286,617,318,669,349,698,360,724,367,772,372,818,381,842,392,867,411,877,425,880,438,882,451,891,463,912,475,910,480,888,467,878,453,875,439,872,427,863,415,839,397,816,386,771,377,724,372,697,366,667,354,614,323,570,291"/>
<area shape="poly" title=" " alt="" coords="584,272,933,343,932,348,583,277"/>
<area shape="poly" title=" " alt="" coords="584,265,735,259,812,250,842,242,864,233,872,225,875,216,879,206,888,196,926,176,929,181,891,200,884,209,880,218,876,228,867,238,844,247,813,255,735,265,584,270"/>
<area shape="poly" title=" " alt="" coords="582,254,613,239,642,219,650,208,653,196,656,184,666,173,693,158,717,149,761,145,808,147,865,142,949,122,950,127,866,147,808,152,761,150,718,154,695,162,670,177,661,187,658,198,655,210,646,223,616,244,584,258"/>
<area shape="rect" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted." alt="" coords="907,932,1087,957"/>
<area shape="poly" title=" " alt="" coords="1057,958,1128,971,1246,978,1354,977,1354,983,1245,984,1128,977,1056,963"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title=" " alt="" coords="903,1298,1091,1338"/>
<area shape="poly" title=" " alt="" coords="1105,1321,1206,1323,1326,1321,1455,1314,1582,1298,1688,1284,1782,1275,1866,1266,1943,1254,2015,1233,2084,1199,2118,1175,2152,1146,2221,1071,2228,1058,2231,1046,2230,1021,2230,995,2235,982,2245,969,2261,958,2264,962,2249,973,2240,985,2236,996,2236,1021,2237,1046,2233,1060,2225,1074,2155,1150,2121,1179,2087,1203,2017,1238,1945,1259,1867,1272,1782,1280,1688,1289,1583,1303,1455,1319,1326,1327,1206,1328,1104,1326"/>
<area shape="poly" title=" " alt="" coords="1104,1313,1192,1307,1284,1297,1438,1277,1503,1260,1581,1226,1593,1217,1605,1206,1634,1194,1658,1189,1681,1183,1706,1169,1757,1123,1799,1071,1832,1022,1852,986,1857,988,1836,1025,1804,1074,1761,1127,1710,1174,1683,1188,1659,1194,1635,1199,1608,1211,1597,1221,1584,1231,1504,1265,1439,1282,1284,1302,1193,1312,1105,1318"/>
<area shape="poly" title=" " alt="" coords="1104,1299,1210,1275,1254,1259,1282,1241,1292,1229,1296,1217,1298,1193,1297,1165,1306,1134,1334,1088,1368,1046,1427,986,1431,990,1372,1049,1338,1091,1310,1136,1302,1166,1303,1193,1302,1218,1296,1232,1286,1245,1256,1264,1212,1280,1105,1305"/>
<area shape="rect" href="structllvm_1_1MachineInstrBundleIteratorHelper_3_01false_01_4.html" title=" " alt="" coords="15,1299,203,1339"/>
<area shape="poly" title=" " alt="" coords="217,1317,902,1315,902,1321,217,1322"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title="MachineBasicBlock iterator that automatically skips over MIs that are inside bundles (i...." alt="" coords="451,1341,639,1381"/>
<area shape="poly" title=" " alt="" coords="217,1327,451,1349,450,1354,216,1332"/>
<area shape="poly" title=" " alt="" coords="652,1352,865,1334,902,1329,903,1335,866,1339,652,1357"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="889,1197,1104,1252"/>
<area shape="poly" title=" " alt="" coords="1118,1229,1242,1232,1390,1228,1550,1215,1630,1203,1707,1187,1792,1164,1863,1139,1923,1113,1978,1085,2093,1027,2162,998,2246,969,2289,958,2290,963,2247,974,2164,1003,2095,1032,1980,1090,1925,1117,1865,1144,1794,1169,1709,1193,1631,1208,1550,1220,1390,1234,1242,1237,1118,1235"/>
<area shape="poly" title=" " alt="" coords="1117,1208,1222,1193,1261,1185,1283,1177,1291,1168,1296,1158,1306,1134,1373,1048,1429,986,1433,990,1377,1051,1310,1137,1301,1160,1296,1171,1285,1182,1263,1190,1223,1198,1118,1213"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title="Fast multiset implementation for objects that can be identified by small unsigned keys." alt="" coords="458,1197,631,1252"/>
<area shape="poly" title=" " alt="" coords="645,1222,889,1222,889,1227,645,1227"/>
<area shape="rect" href="classllvm_1_1AAResults.html" title=" " alt="" coords="934,799,1059,824"/>
<area shape="poly" title=" " alt="" coords="1068,794,1118,789,1175,789,1232,799,1260,808,1286,821,1295,831,1299,843,1302,853,1310,863,1334,873,1378,886,1505,912,1781,959,1780,964,1504,918,1377,891,1332,878,1306,867,1297,856,1294,844,1291,834,1282,825,1258,813,1231,804,1174,794,1119,794,1068,799"/>
<area shape="poly" title=" " alt="" coords="1060,826,1106,851,1118,867,1122,875,1129,881,1169,898,1203,903,1240,904,1285,911,1356,936,1416,960,1414,965,1354,941,1283,917,1239,909,1203,908,1168,904,1127,886,1118,878,1113,870,1102,855,1058,831"/>
<area shape="poly" title=" " alt="" coords="1037,790,1073,766,1089,750,1102,733,1112,709,1115,686,1108,643,1105,621,1105,600,1111,578,1126,556,1145,542,1166,536,1206,539,1246,543,1264,538,1282,524,1297,501,1303,478,1301,454,1296,431,1290,406,1287,381,1292,355,1306,328,1320,314,1337,302,1373,286,1375,291,1339,306,1323,318,1310,332,1297,357,1293,381,1295,405,1301,429,1306,454,1308,478,1302,503,1286,528,1267,543,1246,548,1206,545,1166,541,1148,546,1130,560,1116,580,1110,601,1110,621,1114,642,1120,686,1117,710,1106,735,1093,754,1076,770,1040,794"/>
<area shape="rect" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction." alt="" coords="925,865,1068,891"/>
<area shape="poly" title=" " alt="" coords="1044,893,1129,926,1245,950,1354,965,1353,970,1245,956,1127,931,1042,898"/>
<area shape="poly" title=" " alt="" coords="1081,868,1130,860,1182,847,1234,828,1282,803,1319,767,1363,711,1434,609,1438,612,1367,715,1323,771,1286,807,1236,833,1184,852,1131,865,1082,874"/>
<area shape="poly" title=" " alt="" coords="1082,350,1140,349,1200,351,1251,359,1271,366,1286,375,1297,389,1302,403,1300,433,1298,462,1301,476,1310,490,1342,516,1374,530,1407,535,1440,535,1475,534,1510,537,1547,548,1584,571,1636,621,1667,669,1688,724,1711,795,1716,817,1717,837,1714,873,1715,906,1722,922,1734,939,1756,955,1782,966,1780,971,1753,960,1730,943,1717,924,1710,907,1709,873,1712,837,1711,818,1705,796,1682,726,1662,672,1632,624,1581,575,1545,553,1509,542,1475,539,1440,540,1406,540,1373,535,1339,521,1306,493,1296,478,1292,462,1295,432,1297,404,1293,391,1282,379,1269,371,1250,364,1199,357,1140,354,1082,355"/>
<area shape="poly" title=" " alt="" coords="1079,340,1375,285,1376,291,1080,345"/>
<area shape="poly" title=" " alt="" coords="1059,372,1128,389,1175,393,1213,392,1249,397,1267,406,1286,422,1297,437,1302,453,1300,483,1297,513,1301,528,1310,543,1340,567,1376,583,1374,588,1337,572,1306,546,1296,530,1292,514,1295,483,1296,453,1292,439,1282,425,1264,410,1247,402,1213,397,1174,399,1128,394,1058,377"/>
<area shape="rect" title=" " alt="" coords="1346,1147,1545,1187"/>
<area shape="poly" title=" " alt="" coords="1558,1172,1634,1165,1671,1155,1707,1141,1733,1125,1757,1106,1800,1062,1832,1018,1852,985,1857,988,1836,1021,1804,1065,1761,1110,1736,1130,1709,1146,1673,1160,1635,1170,1559,1177"/>
<area shape="rect" title=" " alt="" coords="1308,798,1583,838"/>
<area shape="poly" title=" " alt="" coords="1597,810,1657,825,1685,838,1710,856,1718,866,1723,877,1723,899,1723,920,1727,929,1734,939,1756,954,1782,964,1780,969,1754,959,1730,943,1722,932,1718,921,1718,899,1717,878,1714,869,1706,860,1682,843,1655,830,1596,815"/>
<area shape="rect" href="classllvm_1_1RegisterClassInfo.html" title=" " alt="" coords="910,267,1083,292"/>
<area shape="poly" title=" " alt="" coords="1097,271,1208,273,1254,281,1286,296,1298,312,1303,329,1299,363,1295,396,1299,412,1310,427,1342,451,1374,461,1406,461,1439,457,1473,451,1509,450,1546,456,1584,474,1636,517,1667,560,1689,611,1711,676,1715,698,1716,725,1716,790,1718,853,1724,877,1734,893,1754,900,1799,907,1941,920,2263,940,2262,945,1940,925,1799,912,1753,905,1730,897,1719,879,1713,854,1710,791,1711,726,1710,698,1705,677,1684,613,1663,563,1632,521,1581,479,1544,461,1509,455,1474,457,1440,462,1407,467,1373,466,1340,455,1306,431,1294,414,1290,396,1294,362,1298,329,1294,314,1282,300,1253,286,1207,279,1097,276"/>
<area shape="poly" title=" " alt="" coords="1097,264,1128,262,1239,260,1343,265,1343,270,1239,266,1128,267,1097,270"/>
<area shape="rect" href="classllvm_1_1SchedDFSResult.html" title="Compute the values of each DAG node for various metrics during DFS." alt="" coords="1781,1313,1945,1339"/>
<area shape="poly" title=" " alt="" coords="1959,1332,2034,1336,2112,1335,2179,1326,2204,1318,2221,1307,2229,1296,2235,1281,2240,1242,2234,1142,2227,1041,2231,999,2236,983,2245,970,2261,956,2264,961,2249,973,2241,985,2236,1001,2232,1041,2239,1141,2245,1242,2240,1282,2234,1298,2224,1311,2206,1323,2180,1331,2112,1340,2034,1341,1958,1338"/>
<area shape="rect" href="classllvm_1_1BitVector.html" title=" " alt="" coords="1803,1363,1922,1388"/>
<area shape="poly" title=" " alt="" coords="1936,1380,2015,1385,2100,1385,2174,1377,2202,1368,2221,1356,2230,1343,2236,1326,2242,1281,2240,1226,2234,1167,2228,1107,2225,1051,2229,1004,2235,985,2245,970,2261,956,2264,961,2249,973,2240,987,2235,1005,2231,1051,2233,1106,2239,1166,2245,1226,2247,1281,2242,1327,2235,1346,2224,1360,2204,1373,2175,1382,2100,1390,2015,1390,1936,1385"/>
<area shape="rect" href="classllvm_1_1PressureDiffs.html" title="Array of PressureDiffs." alt="" coords="1790,1412,1935,1437"/>
<area shape="poly" title=" " alt="" coords="1949,1430,2026,1435,2107,1434,2177,1425,2203,1417,2221,1405,2231,1391,2238,1371,2244,1321,2241,1259,2234,1192,2227,1124,2223,1061,2228,1008,2234,987,2245,970,2260,956,2264,961,2249,973,2239,989,2233,1009,2229,1061,2232,1124,2240,1191,2247,1259,2249,1321,2243,1373,2236,1393,2225,1409,2205,1422,2178,1431,2107,1439,2026,1440,1949,1436"/>
<area shape="rect" href="structllvm_1_1IntervalPressure.html" title="RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx." alt="" coords="1780,383,1945,408"/>
<area shape="poly" title=" " alt="" coords="1879,419,1934,511,1974,565,2019,615,2047,638,2073,654,2121,677,2170,699,2197,716,2225,740,2269,791,2307,847,2353,933,2348,936,2302,850,2265,795,2221,744,2193,720,2168,704,2119,681,2070,659,2044,642,2015,619,1969,568,1929,513,1874,422"/>
<area shape="rect" href="structllvm_1_1RegisterPressure.html" title="Base class for register pressure results." alt="" coords="1361,392,1530,417"/>
<area shape="poly" title=" " alt="" coords="1544,400,1780,395,1780,400,1544,405"/>
<area shape="rect" href="classllvm_1_1SlotIndex.html" title="SlotIndex &#45; An opaque wrapper around machine indexes." alt="" coords="1385,343,1505,368"/>
<area shape="poly" title=" " alt="" coords="1519,360,1780,385,1779,390,1519,365"/>
<area shape="rect" href="classllvm_1_1RegPressureTracker.html" title="Track the current register pressure at some position in the instruction stream, and remember the high..." alt="" coords="1769,809,1956,835"/>
<area shape="poly" title=" " alt="" coords="1970,824,2113,836,2177,844,2224,855,2260,872,2294,893,2344,932,2341,937,2291,897,2257,877,2222,861,2176,850,2112,841,1970,830"/>
<area shape="rect" title=" " alt="" coords="1745,859,1980,884"/>
<area shape="poly" title=" " alt="" coords="1994,873,2106,883,2223,901,2278,915,2326,932,2324,937,2276,920,2222,906,2105,888,1993,878"/>
<area shape="rect" href="classllvm_1_1SpecificBumpPtrAllocator.html" title=" " alt="" coords="2247,984,2469,1039"/>
<area shape="poly" title=" " alt="" coords="2483,994,2577,982,2577,988,2483,999"/>
<area shape="rect" href="classllvm_1_1SpecificBumpPtrAllocator.html" title="A BumpPtrAllocator that allows only elements of a specific type to be allocated." alt="" coords="1732,1469,1993,1495"/>
<area shape="poly" title=" " alt="" coords="1910,1497,1979,1516,2020,1523,2063,1527,2106,1526,2148,1518,2187,1503,2221,1479,2230,1454,2234,1405,2234,1268,2233,1130,2236,1079,2244,1050,2257,1037,2261,1041,2249,1053,2242,1080,2238,1130,2240,1268,2240,1405,2235,1455,2225,1482,2189,1508,2149,1524,2107,1531,2063,1532,2019,1528,1978,1521,1909,1502"/>
<area shape="rect" title=" " alt="" coords="2259,1063,2457,1103"/>
<area shape="poly" title=" " alt="" coords="2440,1057,2468,1047,2646,983,2647,988,2470,1053,2442,1062"/>
<area shape="poly" title=" " alt="" coords="1562,273,1650,278,1755,288,1872,305,1997,331,2124,368,2248,418,2308,448,2366,482,2420,520,2471,563,2517,612,2557,668,2591,726,2619,785,2659,891,2679,959,2674,960,2654,892,2614,787,2586,729,2553,671,2513,615,2468,567,2417,524,2363,487,2306,453,2246,423,2122,373,1995,336,1871,310,1754,293,1649,283,1561,278"/>
<area shape="poly" title=" " alt="" coords="1116,160,1200,166,1285,183,1327,200,1367,221,1428,260,1425,265,1365,225,1325,205,1283,189,1199,172,1115,165"/>
<area shape="poly" title=" " alt="" coords="1096,106,1189,115,1238,125,1285,141,1333,168,1376,201,1435,260,1431,264,1373,205,1330,172,1283,146,1237,130,1188,120,1095,111"/>
<area shape="rect" href="classllvm_1_1ImmutablePass.html" title="ImmutablePass class &#45; This class is used to provide information that does not need to be run." alt="" coords="465,5,624,31"/>
<area shape="poly" title=" " alt="" coords="638,21,748,34,866,57,922,76,970,96,968,101,921,81,865,62,747,39,638,26"/>
<area shape="rect" href="classllvm_1_1PassConfigImpl.html" title=" " alt="" coords="465,55,624,80"/>
<area shape="poly" title=" " alt="" coords="638,73,866,94,912,99,912,104,865,99,638,78"/>
<area shape="rect" title=" " alt="" coords="2285,1128,2431,1153"/>
<area shape="poly" title=" " alt="" coords="2443,1122,2468,1113,2528,1082,2584,1046,2663,984,2666,988,2587,1050,2531,1087,2470,1118,2445,1127"/>
<area shape="rect" href="classllvm_1_1GCNUpwardRPTracker.html" title=" " alt="" coords="2019,536,2221,561"/>
<area shape="poly" title=" " alt="" coords="2222,564,2224,565,2303,609,2378,662,2448,720,2511,779,2613,887,2671,958,2667,961,2609,891,2507,783,2444,724,2374,667,2300,614,2221,570,2220,569"/>
<area shape="poly" title=" " alt="" coords="1524,578,1555,564,1581,543,1590,523,1590,503,1591,482,1596,472,1605,463,1636,443,1669,430,1704,421,1740,417,1812,421,1885,437,1953,460,2014,487,2100,534,2097,538,2012,492,1951,465,1883,442,1812,426,1740,423,1705,426,1671,435,1639,448,1608,467,1600,475,1596,483,1596,503,1595,524,1585,546,1558,568,1526,583"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="893,413,1100,453"/>
<area shape="poly" title=" " alt="" coords="1114,438,1222,450,1263,457,1286,465,1298,485,1300,505,1300,524,1310,543,1342,567,1380,583,1378,588,1340,572,1306,546,1295,525,1295,505,1293,486,1282,469,1261,462,1221,455,1113,443"/>
<area shape="rect" href="structllvm_1_1GCNRegPressure.html" title=" " alt="" coords="912,648,1081,673"/>
<area shape="poly" title=" " alt="" coords="1095,670,1187,673,1236,670,1283,663,1322,653,1360,638,1420,609,1423,613,1362,643,1324,658,1285,669,1236,676,1187,679,1095,676"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGCNIterativeScheduler_1_1BuildDAG.html">BuildDAG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGCNIterativeScheduler_1_1OverrideLegacyStrategy.html">OverrideLegacyStrategy</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1TentativeSchedule.html">TentativeSchedule</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a8f50e93e5644e2551f440ae6efd60014" id="r_a8f50e93e5644e2551f440ae6efd60014"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f50e93e5644e2551f440ae6efd60014">StrategyKind</a> { <a class="el" href="#a8f50e93e5644e2551f440ae6efd60014adfb47441ee2e798bb69902c033beecfc">SCHEDULE_MINREGONLY</a>
, <a class="el" href="#a8f50e93e5644e2551f440ae6efd60014a22b41edb7c96fd84528ddc72ab613c99">SCHEDULE_MINREGFORCED</a>
, <a class="el" href="#a8f50e93e5644e2551f440ae6efd60014a8052712f5608a83be17855aa8f395caa">SCHEDULE_LEGACYMAXOCCUPANCY</a>
, <a class="el" href="#a8f50e93e5644e2551f440ae6efd60014a7c8395842f648353057eff8923dfcc3c">SCHEDULE_ILP</a>
 }</td></tr>
<tr class="separator:a8f50e93e5644e2551f440ae6efd60014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs" id="r_a8e1e9d0b1c64c405c0e99288f9225bd5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> = std::list&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td></tr>
<tr class="memdesc:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of SUnits, used in Value2SUsMap, during DAG construction.  <br /></td></tr>
<tr class="separator:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a6ca77a3ca62633e1f7f4ed2ff3be6d81" id="r_a6ca77a3ca62633e1f7f4ed2ff3be6d81"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ca77a3ca62633e1f7f4ed2ff3be6d81">GCNIterativeScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#a4b747c39c088a3e5bdd5ccf340ba80f6afd841a49aec1539bc88abc8ff9e170fb">C</a>, <a class="el" href="#a8f50e93e5644e2551f440ae6efd60014">StrategyKind</a> S)</td></tr>
<tr class="separator:a6ca77a3ca62633e1f7f4ed2ff3be6d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab201710a9597b0df54c12a848d4804d9" id="r_ab201710a9597b0df54c12a848d4804d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab201710a9597b0df54c12a848d4804d9">schedule</a> () override</td></tr>
<tr class="memdesc:ab201710a9597b0df54c12a848d4804d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Orders nodes according to selected style.  <br /></td></tr>
<tr class="separator:ab201710a9597b0df54c12a848d4804d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdf731113f2b02fd779a07e4d433717" id="r_a0fdf731113f2b02fd779a07e4d433717"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0fdf731113f2b02fd779a07e4d433717">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> RegionInstrs) override</td></tr>
<tr class="memdesc:a0fdf731113f2b02fd779a07e4d433717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the DAG and common scheduler state for a new scheduling region.  <br /></td></tr>
<tr class="separator:a0fdf731113f2b02fd779a07e4d433717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0ff8af24f7c66a107ce5695a1149dd" id="r_a9d0ff8af24f7c66a107ce5695a1149dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d0ff8af24f7c66a107ce5695a1149dd">finalizeSchedule</a> () override</td></tr>
<tr class="memdesc:a9d0ff8af24f7c66a107ce5695a1149dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <br /></td></tr>
<tr class="separator:a9d0ff8af24f7c66a107ce5695a1149dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a67da2c9a62e43ae7b66bc5ca91f55a05 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a67da2c9a62e43ae7b66bc5ca91f55a05"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">ScheduleDAGMILive</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#a4b747c39c088a3e5bdd5ccf340ba80f6afd841a49aec1539bc88abc8ff9e170fb">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S)</td></tr>
<tr class="separator:a67da2c9a62e43ae7b66bc5ca91f55a05 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada767569b82d6e57bf0b25f5d35d22df inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ada767569b82d6e57bf0b25f5d35d22df"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">~ScheduleDAGMILive</a> () override</td></tr>
<tr class="separator:ada767569b82d6e57bf0b25f5d35d22df inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a91c62f0ae0c40d54d8dd13c703618af4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">hasVRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this DAG supports VReg liveness and RegPressure.  <br /></td></tr>
<tr class="separator:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a87daf83eb223263e4c8766d10aa911be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if register pressure tracking is enabled.  <br /></td></tr>
<tr class="separator:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefb5c9c3ec4fdd43313202df94e3c3c1 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_aefb5c9c3ec4fdd43313202df94e3c3c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aefb5c9c3ec4fdd43313202df94e3c3c1">getTopPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aefb5c9c3ec4fdd43313202df94e3c3c1 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the top scheduled instructions.  <br /></td></tr>
<tr class="separator:aefb5c9c3ec4fdd43313202df94e3c3c1 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac50964e02990b51922da2dc47576b64 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_aac50964e02990b51922da2dc47576b64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aac50964e02990b51922da2dc47576b64">getTopRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aac50964e02990b51922da2dc47576b64 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a95fae69c6ef3a956f2450e417edcc inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ad1a95fae69c6ef3a956f2450e417edcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ad1a95fae69c6ef3a956f2450e417edcc">getBotPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad1a95fae69c6ef3a956f2450e417edcc inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the bottom scheduled instructions.  <br /></td></tr>
<tr class="separator:ad1a95fae69c6ef3a956f2450e417edcc inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642560b62069c00ff76aa0a3f27a54b0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a642560b62069c00ff76aa0a3f27a54b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a642560b62069c00ff76aa0a3f27a54b0">getBotRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a642560b62069c00ff76aa0a3f27a54b0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9bc3efdc06ed731273758563df1b9eb inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ac9bc3efdc06ed731273758563df1b9eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac9bc3efdc06ed731273758563df1b9eb">getRegPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9bc3efdc06ed731273758563df1b9eb inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get register pressure for the entire scheduling region before scheduling.  <br /></td></tr>
<tr class="separator:ac9bc3efdc06ed731273758563df1b9eb inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af06cc7cea58d96c7e069499a976ca8a0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_af06cc7cea58d96c7e069499a976ca8a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af06cc7cea58d96c7e069499a976ca8a0">getRegionCriticalPSets</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af06cc7cea58d96c7e069499a976ca8a0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c23a8dc39475b1e913e41f1249c9f7 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a24c23a8dc39475b1e913e41f1249c9f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a24c23a8dc39475b1e913e41f1249c9f7">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a24c23a8dc39475b1e913e41f1249c9f7 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80e188af21b1d7b6ada57dc03a2581e inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_aa80e188af21b1d7b6ada57dc03a2581e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aa80e188af21b1d7b6ada57dc03a2581e">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa80e188af21b1d7b6ada57dc03a2581e inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a21c7721fcb12ebb55872b86d33e61e27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">computeDFSResult</a> ()</td></tr>
<tr class="memdesc:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute a DFSResult after DAG building is complete, and before any queue comparisons.  <br /></td></tr>
<tr class="separator:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e08a30279df354627265dbf5fb9d473 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a9e08a30279df354627265dbf5fb9d473"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a9e08a30279df354627265dbf5fb9d473">getDFSResult</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9e08a30279df354627265dbf5fb9d473 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a non-null DFS result if the scheduling strategy initialized it.  <br /></td></tr>
<tr class="separator:a9e08a30279df354627265dbf5fb9d473 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7868cdbf0bc5f751ca5de77b9d85831 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ae7868cdbf0bc5f751ca5de77b9d85831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae7868cdbf0bc5f751ca5de77b9d85831">getScheduledTrees</a> ()</td></tr>
<tr class="separator:ae7868cdbf0bc5f751ca5de77b9d85831 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34481791fdd8f5d9131431cb0a1a0c01 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a34481791fdd8f5d9131431cb0a1a0c01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>, <a class="el" href="classunsigned.html">unsigned</a> regioninstrs) override</td></tr>
<tr class="memdesc:a34481791fdd8f5d9131431cb0a1a0c01 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> interface for handling the next scheduling region.  <br /></td></tr>
<tr class="separator:a34481791fdd8f5d9131431cb0a1a0c01 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1583ce23a69e8a1b4af8065e2019c75f inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a1583ce23a69e8a1b4af8065e2019c75f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">schedule</a> () override</td></tr>
<tr class="memdesc:a1583ce23a69e8a1b4af8065e2019c75f inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions.  <br /></td></tr>
<tr class="separator:a1583ce23a69e8a1b4af8065e2019c75f inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a7bb19d3e5b68421bc97c3c4b524e7888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">computeCyclicCriticalPath</a> ()</td></tr>
<tr class="memdesc:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the cyclic critical path through the DAG.  <br /></td></tr>
<tr class="separator:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5e3e74f2db8e669b830ae35edc8c02 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_add5e3e74f2db8e669b830ae35edc8c02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:add5e3e74f2db8e669b830ae35edc8c02 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a629982ca3ef5632e63f32b5682fde927 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a629982ca3ef5632e63f32b5682fde927"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">ScheduleDAGMI</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="namespacellvm_1_1CallingConv.html#a4b747c39c088a3e5bdd5ccf340ba80f6afd841a49aec1539bc88abc8ff9e170fb">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>)</td></tr>
<tr class="separator:a629982ca3ef5632e63f32b5682fde927 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967aa1a22992b66fb06b83323ddccaa7 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a967aa1a22992b66fb06b83323ddccaa7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">~ScheduleDAGMI</a> () override</td></tr>
<tr class="separator:a967aa1a22992b66fb06b83323ddccaa7 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a75acfc66aaac7201dc55a66df9940a37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.  <br /></td></tr>
<tr class="separator:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dcf5173867549aff2a8cdcc70dd2800 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a7dcf5173867549aff2a8cdcc70dd2800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7dcf5173867549aff2a8cdcc70dd2800">getLIS</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7dcf5173867549aff2a8cdcc70dd2800 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a2002164aea6fabe20598e0526746b1fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; <a class="el" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>)</td></tr>
<tr class="memdesc:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a postprocessing step to the DAG builder.  <br /></td></tr>
<tr class="separator:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bcc40c244c6a33d738b3e4f1d490ca3 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a5bcc40c244c6a33d738b3e4f1d490ca3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5bcc40c244c6a33d738b3e4f1d490ca3 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e4bd877aac0a63c10463277c9a52c5 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a70e4bd877aac0a63c10463277c9a52c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a70e4bd877aac0a63c10463277c9a52c5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a19c5e2b675721f465bc85a5f58e7c084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb) override</td></tr>
<tr class="memdesc:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares to perform scheduling in the given block.  <br /></td></tr>
<tr class="separator:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a9ca687b69b34efab1604af98db151cbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">finishBlock</a> () override</td></tr>
<tr class="memdesc:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans up after scheduling in the given block.  <br /></td></tr>
<tr class="separator:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a2209b15a069023499cc665b373e67703"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPos)</td></tr>
<tr class="memdesc:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the position of an instruction within the basic block and update live ranges and region boundary iterators.  <br /></td></tr>
<tr class="separator:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8704e1dcdf62f3ac74e67280c029f5e inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_ab8704e1dcdf62f3ac74e67280c029f5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ab8704e1dcdf62f3ac74e67280c029f5e">getNextClusterPred</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab8704e1dcdf62f3ac74e67280c029f5e inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde3720b0af5350a55fdd0eba84566a8 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_adde3720b0af5350a55fdd0eba84566a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#adde3720b0af5350a55fdd0eba84566a8">getNextClusterSucc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adde3720b0af5350a55fdd0eba84566a8 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a8181ae26c7912b2ae6214be22c4f6cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Title) override</td></tr>
<tr class="memdesc:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">viewGraph - Pop up a ghostview window with the reachable parts of the DAG rendered using 'dot'.  <br /></td></tr>
<tr class="separator:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a8b7babb023cad0842f5a177e7abe3651"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a> () override</td></tr>
<tr class="memdesc:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <br /></td></tr>
<tr class="separator:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a5bcb745a3e78c329d1431608b1f51c25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *mli, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=false)</td></tr>
<tr class="separator:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a55ec5f63fd13f77063e0fc05a722283a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a55ec5f63fd13f77063e0fc05a722283a">~ScheduleDAGInstrs</a> () override=default</td></tr>
<tr class="separator:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a3f70979bd43329e7ad53ad796db8112f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f70979bd43329e7ad53ad796db8112f">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the machine model for instruction scheduling.  <br /></td></tr>
<tr class="separator:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4bf5573660c55924d68b517a0e9b4554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4bf5573660c55924d68b517a0e9b4554">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolves and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa79589a56769cd108d08e21544be1420"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa79589a56769cd108d08e21544be1420">IsReachable</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *TargetSU)</td></tr>
<tr class="memdesc:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">IsReachable - Checks if SU is reachable from TargetSU.  <br /></td></tr>
<tr class="separator:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab50b64c518a7455daf3e0bc87aee5514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the top of the current scheduling region.  <br /></td></tr>
<tr class="separator:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a21805259f54dab47c2b3da009216996a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the bottom of the current scheduling region.  <br /></td></tr>
<tr class="separator:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a6c497ec4b863f7d59aa3678740331c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it.  <br /></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab75cd37a7a0319d5a4c77189cca106ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an existing <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for this MI, or nullptr.  <br /></td></tr>
<tr class="separator:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_abc5a5c32ac78a99ee2633dbbeec20397"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called when the scheduler has finished scheduling the current region.  <br /></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab580983de4f7b69ebcca992be9cb3223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=nullptr, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs=nullptr, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>=false)</td></tr>
<tr class="memdesc:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds SUnits for the current region.  <br /></td></tr>
<tr class="separator:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="memdesc:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier.  <br /></td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa5f22315c4064579fca6cd88fb36ea5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afbb37cc24abd3ed381b0fd496351bd17"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for a DAG node that points to an instruction.  <br /></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for the region of code covered by the DAG.  <br /></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4dc06d4fb42d48a6ade1958f76334826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixes register kill flags that scheduling has made invalid.  <br /></td></tr>
<tr class="separator:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac384df17605ecce542a6d2567c7f1ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU)</td></tr>
<tr class="memdesc:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <br /></td></tr>
<tr class="separator:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a86bfa4838cb7e42648615d27c94c8017"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep)</td></tr>
<tr class="memdesc:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <br /></td></tr>
<tr class="separator:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ae2ebc23ff27164ec1d375d4bac6040de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a40f40bf3808799abdd4411ba209215dc"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a20e10e20ded7655f844479a648aa0c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DAG state (between regions).  <br /></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a100d476a583a34879b296908da01fdac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a100d476a583a34879b296908da01fdac">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file.">MCInstrDesc</a> of this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ac464b0883162724583f0f124c8be8157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ac464b0883162724583f0f124c8be8157">dumpNodeName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab73bd59791820601925b8535b61fba66"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab73bd59791820601925b8535b61fba66">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds custom features for a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <br /></td></tr>
<tr class="separator:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab464241184b77be167ff521aa2552e29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="memdesc:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that all SUnits were scheduled and that their state is consistent.  <br /></td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-types" name="pro-types"></a>
Protected Types</h2></td></tr>
<tr class="memitem:abec99f440ac68fa7bf59a142fa6e8c7d" id="r_abec99f440ac68fa7bf59a142fa6e8c7d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abec99f440ac68fa7bf59a142fa6e8c7d">ScheduleRef</a> = <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td></tr>
<tr class="separator:abec99f440ac68fa7bf59a142fa6e8c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs" id="r_a6aeb725848d197181f722cec8aa21511"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a></td></tr>
<tr class="separator:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ab7703967e4547dc33bde51d360068021" id="r_ab7703967e4547dc33bde51d360068021"><td class="memTemplParams" colspan="2">template&lt;typename Range &gt; </td></tr>
<tr class="memitem:ab7703967e4547dc33bde51d360068021"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#ab7703967e4547dc33bde51d360068021">getSchedulePressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;R, Range &amp;&amp;Schedule) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab7703967e4547dc33bde51d360068021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb32a2045204d56bbf623bec5da25b3" id="r_abeb32a2045204d56bbf623bec5da25b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abeb32a2045204d56bbf623bec5da25b3">getRegionPressure</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abeb32a2045204d56bbf623bec5da25b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae026fc83e46ea2999953bd2b728ea4c7" id="r_ae026fc83e46ea2999953bd2b728ea4c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae026fc83e46ea2999953bd2b728ea4c7">getRegionPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;R) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae026fc83e46ea2999953bd2b728ea4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f9d10fa98c86d22e17258c86701191a" id="r_a8f9d10fa98c86d22e17258c86701191a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f9d10fa98c86d22e17258c86701191a">setBestSchedule</a> (<a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;R, <a class="el" href="#abec99f440ac68fa7bf59a142fa6e8c7d">ScheduleRef</a> Schedule, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;MaxRP=<a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>())</td></tr>
<tr class="separator:a8f9d10fa98c86d22e17258c86701191a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ca74535c09b1424af0a32c4a5b9b1f" id="r_a51ca74535c09b1424af0a32c4a5b9b1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51ca74535c09b1424af0a32c4a5b9b1f">scheduleBest</a> (<a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;R)</td></tr>
<tr class="separator:a51ca74535c09b1424af0a32c4a5b9b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c58c4a38a2148e0a6eec44b8749bbb" id="r_af7c58c4a38a2148e0a6eec44b8749bbb"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7c58c4a38a2148e0a6eec44b8749bbb">detachSchedule</a> (<a class="el" href="#abec99f440ac68fa7bf59a142fa6e8c7d">ScheduleRef</a> Schedule) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af7c58c4a38a2148e0a6eec44b8749bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e2ffc6c8269a09ca18d5255ec2345a" id="r_a19e2ffc6c8269a09ca18d5255ec2345a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19e2ffc6c8269a09ca18d5255ec2345a">sortRegionsByPressure</a> (<a class="el" href="classunsigned.html">unsigned</a> TargetOcc)</td></tr>
<tr class="separator:a19e2ffc6c8269a09ca18d5255ec2345a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad899858c4b90e464815c32a7f9c4bb26" id="r_ad899858c4b90e464815c32a7f9c4bb26"><td class="memTemplParams" colspan="2">template&lt;typename Range &gt; </td></tr>
<tr class="memitem:ad899858c4b90e464815c32a7f9c4bb26"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#ad899858c4b90e464815c32a7f9c4bb26">scheduleRegion</a> (<a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;R, Range &amp;&amp;Schedule, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;MaxRP=<a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>())</td></tr>
<tr class="separator:ad899858c4b90e464815c32a7f9c4bb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd0550f564608fec7c5d7f25817ddef" id="r_a6fd0550f564608fec7c5d7f25817ddef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6fd0550f564608fec7c5d7f25817ddef">tryMaximizeOccupancy</a> (<a class="el" href="classunsigned.html">unsigned</a> TargetOcc=std::numeric_limits&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;<a class="el" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">::max</a>())</td></tr>
<tr class="separator:a6fd0550f564608fec7c5d7f25817ddef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d479174d357214e5ea495943b55fdd2" id="r_a9d479174d357214e5ea495943b55fdd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d479174d357214e5ea495943b55fdd2">scheduleLegacyMaxOccupancy</a> (<a class="el" href="classbool.html">bool</a> TryMaximizeOccupancy=<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>)</td></tr>
<tr class="separator:a9d479174d357214e5ea495943b55fdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d457cdee60c23701eca3d110a4862f" id="r_ab7d457cdee60c23701eca3d110a4862f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab7d457cdee60c23701eca3d110a4862f">scheduleMinReg</a> (<a class="el" href="classbool.html">bool</a> force=false)</td></tr>
<tr class="separator:ab7d457cdee60c23701eca3d110a4862f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424a74f8852d22b010e48f8f6d0c748d" id="r_a424a74f8852d22b010e48f8f6d0c748d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a424a74f8852d22b010e48f8f6d0c748d">scheduleILP</a> (<a class="el" href="classbool.html">bool</a> TryMaximizeOccupancy=<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>)</td></tr>
<tr class="separator:a424a74f8852d22b010e48f8f6d0c748d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f01da7bffd10dc0686e3ca4286eac8" id="r_a70f01da7bffd10dc0686e3ca4286eac8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70f01da7bffd10dc0686e3ca4286eac8">printRegions</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a70f01da7bffd10dc0686e3ca4286eac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e84e2872d922dee85f4511ac0326f64" id="r_a6e84e2872d922dee85f4511ac0326f64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e84e2872d922dee85f4511ac0326f64">printSchedResult</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> *R, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;RP) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6e84e2872d922dee85f4511ac0326f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb97aff651ff2a97a061183a62dfc01" id="r_a0cb97aff651ff2a97a061183a62dfc01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cb97aff651ff2a97a061183a62dfc01">printSchedRP</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;Before, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;After) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0cb97aff651ff2a97a061183a62dfc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a4be5ffcd4f76d433cc753be146a872b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a> ()</td></tr>
<tr class="memdesc:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223" title="Builds SUnits for the current region.">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled.  <br /></td></tr>
<tr class="separator:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3668b7c35103540be55d96cd68948f43 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a3668b7c35103540be55d96cd68948f43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3668b7c35103540be55d96cd68948f43">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr class="memdesc:a3668b7c35103540be55d96cd68948f43 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <br /></td></tr>
<tr class="separator:a3668b7c35103540be55d96cd68948f43 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a04a2c04f918397dbac27a79e58807136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">scheduleMI</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode)</td></tr>
<tr class="memdesc:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move an instruction and update register pressure.  <br /></td></tr>
<tr class="separator:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86daf2b1fb72fdd9a8785a4042ac1457 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a86daf2b1fb72fdd9a8785a4042ac1457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">initRegPressure</a> ()</td></tr>
<tr class="separator:a86daf2b1fb72fdd9a8785a4042ac1457 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a3b9bb9bd4b3922f0b8704eec7287b914"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3b9bb9bd4b3922f0b8704eec7287b914">updatePressureDiffs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a> &gt; LiveUses)</td></tr>
<tr class="memdesc:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the <a class="el" href="classllvm_1_1PressureDiff.html" title="List of PressureChanges in order of increasing, unique PSetID.">PressureDiff</a> array for liveness after scheduling this instruction.  <br /></td></tr>
<tr class="separator:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556d08e5789e4c99bb9c24aa4e226f9b inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a556d08e5789e4c99bb9c24aa4e226f9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">updateScheduledPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;NewMaxPressure)</td></tr>
<tr class="separator:a556d08e5789e4c99bb9c24aa4e226f9b inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920652e64042f72e913f81f9660b4f2f inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a920652e64042f72e913f81f9660b4f2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a920652e64042f72e913f81f9660b4f2f">collectVRegUses</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU)</td></tr>
<tr class="separator:a920652e64042f72e913f81f9660b4f2f inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a0f5aea0b37a8ee856681544e5b97326d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a> ()</td></tr>
<tr class="memdesc:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building.">ScheduleDAGMutation</a> step in order.  <br /></td></tr>
<tr class="separator:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a1f98694f104d052d71ed74ade38d69f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr class="memdesc:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <br /></td></tr>
<tr class="separator:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_abfdd9a95217810c69b2557060a130318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode)</td></tr>
<tr class="memdesc:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update scheduler DAG and queues after scheduling an instruction.  <br /></td></tr>
<tr class="separator:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_ac2dafe98c88d43b256622413886e2152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a> ()</td></tr>
<tr class="memdesc:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf" title="Remember instruction that precedes DBG_VALUE.">ScheduleDAGInstrs::DbgValues</a>.  <br /></td></tr>
<tr class="separator:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a01b02e76c87211e7084ec17f18a2d16f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">dumpSchedule</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump the scheduled Sequence.  <br /></td></tr>
<tr class="separator:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569fc4139bec0217794e9f830d6ba852 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a569fc4139bec0217794e9f830d6ba852"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a> ()</td></tr>
<tr class="separator:a569fc4139bec0217794e9f830d6ba852 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0a0b4903e8d4d12c98b0f43fe83878 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a6d0a0b4903e8d4d12c98b0f43fe83878"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">findRootsAndBiasEdges</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;TopRoots, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;BotRoots)</td></tr>
<tr class="separator:a6d0a0b4903e8d4d12c98b0f43fe83878 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a90ffd918ef80c711049758b2064e15c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">releaseSucc</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge)</td></tr>
<tr class="memdesc:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleaseSucc - Decrement the NumPredsLeft count of a successor.  <br /></td></tr>
<tr class="separator:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_acf56d667066b39177a3c0f134d759d98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">releaseSuccessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">releaseSuccessors - Call releaseSucc on each of SU's successors.  <br /></td></tr>
<tr class="separator:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a1c51776d4e512a7f24d5b5d601c31016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">releasePred</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *PredEdge)</td></tr>
<tr class="memdesc:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleasePred - Decrement the NumSuccsLeft count of a predecessor.  <br /></td></tr>
<tr class="separator:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a25f9975b56fe38f7a8bb4d10b7f6f5ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">releasePredecessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">releasePredecessors - Call releasePred on each of SU's predecessors.  <br /></td></tr>
<tr class="separator:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e28b826aaa73d2dacf89ba8f8c775d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;loads, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduces maps in FIFO order, by N SUs.  <br /></td></tr>
<tr class="separator:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aee33e06ea8865a2fb2bf229325c07194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SUa, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SUb, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>=0)</td></tr>
<tr class="memdesc:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a chain edge between SUa and SUb, but only if both <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> and <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> fail to deny the dependency.  <br /></td></tr>
<tr class="separator:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a48e69d6ef017966f2a55dbf4d1d0b193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;SUs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>)</td></tr>
<tr class="memdesc:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in list to SU.  <br /></td></tr>
<tr class="separator:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afe11e438e3ecc0381047e0e01958fea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afe11e438e3ecc0381047e0e01958fea0">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;Val2SUsMap)</td></tr>
<tr class="memdesc:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in map, to SU.  <br /></td></tr>
<tr class="separator:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a14962363da4c4a48ad6646cb05f49b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a14962363da4c4a48ad6646cb05f49b77">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;Val2SUsMap, <a class="el" href="namespacellvm.html#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> V)</td></tr>
<tr class="memdesc:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed to SU, from all SUs mapped to V.  <br /></td></tr>
<tr class="separator:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2cfd9da0e5724aa91bf1767dc1e2515e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds barrier chain edges from all SUs in map, and then clear the map.  <br /></td></tr>
<tr class="separator:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac483efdc6c5ab7a20f776b77f986b6cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts a barrier chain in a huge region, far below current SU.  <br /></td></tr>
<tr class="separator:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a705a0975de8335b0b6bdbbae165e8f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="memdesc:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for each real instruction, numbered in top-down topological order.  <br /></td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a56fbc3f460289602ce8a51538ebc1e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="memdesc:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">MO is an operand of SU's instruction that defines a physical register.  <br /></td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="memdesc:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx.  <br /></td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a10acc9310a21d9a8191d3d84916bdffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="memdesc:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.  <br /></td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="memdesc:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a643ff7dd8c287dd58e75cbe79556e74c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask for which lanes get read/written by the given (register) machine operand.  <br /></td></tr>
<tr class="separator:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afb8c24d6929051d24b35af1ef0550e54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the def register in <code>MO</code> has no uses.  <br /></td></tr>
<tr class="separator:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG" id="r_a917f4d40ed0bbdaf4ab50e5df4de067b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a917f4d40ed0bbdaf4ab50e5df4de067b">dumpNodeAll</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a06dac9854e08794893d4ee5238929c21" id="r_a06dac9854e08794893d4ee5238929c21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SpecificBumpPtrAllocator.html">SpecificBumpPtrAllocator</a>&lt; <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06dac9854e08794893d4ee5238929c21">Alloc</a></td></tr>
<tr class="separator:a06dac9854e08794893d4ee5238929c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a420cc28ee66403c57d35de57e0d5b6" id="r_a2a420cc28ee66403c57d35de57e0d5b6"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a420cc28ee66403c57d35de57e0d5b6">Regions</a></td></tr>
<tr class="separator:a2a420cc28ee66403c57d35de57e0d5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1486e176ff1b7209c9647bb7b2ff0d" id="r_a5c1486e176ff1b7209c9647bb7b2ff0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c1486e176ff1b7209c9647bb7b2ff0d">Context</a></td></tr>
<tr class="separator:a5c1486e176ff1b7209c9647bb7b2ff0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee265df6741b5fdd6f8729d32853ad7" id="r_adee265df6741b5fdd6f8729d32853ad7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="#a8f50e93e5644e2551f440ae6efd60014">StrategyKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adee265df6741b5fdd6f8729d32853ad7">Strategy</a></td></tr>
<tr class="separator:adee265df6741b5fdd6f8729d32853ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b98b84a6cc834ba657c411f1ae53d10" id="r_a4b98b84a6cc834ba657c411f1ae53d10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1GCNUpwardRPTracker.html">GCNUpwardRPTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b98b84a6cc834ba657c411f1ae53d10">UPTracker</a></td></tr>
<tr class="separator:a4b98b84a6cc834ba657c411f1ae53d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a9539744d7a0c1681540a64e935b671dd inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a9539744d7a0c1681540a64e935b671dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a></td></tr>
<tr class="separator:a9539744d7a0c1681540a64e935b671dd inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a3000d2b281b2c4c46c1afb89e060ce04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a> = nullptr</td></tr>
<tr class="memdesc:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information about DAG subtrees.  <br /></td></tr>
<tr class="separator:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa92f00c361a14dd3da3992078894f1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_aeaa92f00c361a14dd3da3992078894f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a></td></tr>
<tr class="separator:aeaa92f00c361a14dd3da3992078894f1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d156802e79e1d8f76dadc3e5d265b5 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_ae8d156802e79e1d8f76dadc3e5d265b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">LiveRegionEnd</a></td></tr>
<tr class="separator:ae8d156802e79e1d8f76dadc3e5d265b5 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a173db28fde5f079ed3dce74bb078551e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">VRegUses</a></td></tr>
<tr class="memdesc:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maps vregs to the SUnits of their uses in the current scheduling region.  <br /></td></tr>
<tr class="separator:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6326ec771a59a9d13a860922f9e21b6c inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a6326ec771a59a9d13a860922f9e21b6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a></td></tr>
<tr class="separator:a6326ec771a59a9d13a860922f9e21b6c inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_ac46dc81cc2feaf48751834a3dd13e33a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a> = false</td></tr>
<tr class="memdesc:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> pressure in this region computed by initRegPressure.  <br /></td></tr>
<tr class="separator:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfceb23c208cc886dcd2a82dab9d5c2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a3dfceb23c208cc886dcd2a82dab9d5c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">ShouldTrackLaneMasks</a> = false</td></tr>
<tr class="separator:a3dfceb23c208cc886dcd2a82dab9d5c2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d03740fbd63d159d9f7432bfb3de72 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_af2d03740fbd63d159d9f7432bfb3de72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a></td></tr>
<tr class="separator:af2d03740fbd63d159d9f7432bfb3de72 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3a9c68e31ad35d6468f200facdd0e3 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_abd3a9c68e31ad35d6468f200facdd0e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a></td></tr>
<tr class="separator:abd3a9c68e31ad35d6468f200facdd0e3 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a4d37514645e531a608da1d7292057886"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a></td></tr>
<tr class="memdesc:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of pressure sets that exceed the target's pressure limit before scheduling, listed in increasing set ID order.  <br /></td></tr>
<tr class="separator:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a5910374e4846726fd055b303893720c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a></td></tr>
<tr class="memdesc:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7781c87ae9e210811389a826d7d4835 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_af7781c87ae9e210811389a826d7d4835"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a></td></tr>
<tr class="separator:af7781c87ae9e210811389a826d7d4835 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a842d507c07056303d6aef3eb5acfe2b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a></td></tr>
<tr class="memdesc:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461ba62db23baf1682449292b89e4fe1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a461ba62db23baf1682449292b89e4fe1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a></td></tr>
<tr class="separator:a461ba62db23baf1682449292b89e4fe1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a79b8428bb41e16b71ae2bb0139bce5eb inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a79b8428bb41e16b71ae2bb0139bce5eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a79b8428bb41e16b71ae2bb0139bce5eb">AA</a></td></tr>
<tr class="separator:a79b8428bb41e16b71ae2bb0139bce5eb inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d67b1cafa36e90d7060d1da84907885 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a9d67b1cafa36e90d7060d1da84907885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a></td></tr>
<tr class="separator:a9d67b1cafa36e90d7060d1da84907885 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0318c90d99b85c47bc82d9e0844462f6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a0318c90d99b85c47bc82d9e0844462f6"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a></td></tr>
<tr class="separator:a0318c90d99b85c47bc82d9e0844462f6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_aed362d97300c9cd91f179f9c6c31c9ac"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a></td></tr>
<tr class="memdesc:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ordered list of DAG postprocessing steps.  <br /></td></tr>
<tr class="separator:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_ac8abe1b0d869087bd0c14a6637356dc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a></td></tr>
<tr class="memdesc:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <br /></td></tr>
<tr class="separator:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a7435e842606f5db4bca092e5829befc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a></td></tr>
<tr class="memdesc:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a33503949e135cad03fa91fde0c005649"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a> = nullptr</td></tr>
<tr class="memdesc:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster.  <br /></td></tr>
<tr class="separator:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa5cb48ee16ded1b263483026d08894 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a2aa5cb48ee16ded1b263483026d08894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a> = nullptr</td></tr>
<tr class="separator:a2aa5cb48ee16ded1b263483026d08894 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ad2b3e1939f6f39819ad55c714deefad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a></td></tr>
<tr class="separator:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af2cd9b498508774a2da120d08b8d67cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">MFI</a></td></tr>
<tr class="separator:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> provides an interface to the machine model.  <br /></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="memdesc:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the DAG builder should remove kill flags (in preparation for rescheduling).  <br /></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a2ad332011e2040d133de24f33cf3f4cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> = false</td></tr>
<tr class="memdesc:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering.  <br /></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a96bb77f51ee973b0613bf5083144fa69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = false</td></tr>
<tr class="memdesc:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether lane masks should get tracked.  <br /></td></tr>
<tr class="separator:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a254403f7804208ade3cb68086201cb7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <br /></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <br /></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a3f74b283acf0dfb537bc387e49344f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <br /></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <br /></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a077eef2c61ca462db1800cc506092d38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="memdesc:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae384109023f32441ff89f13b79be6b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="memdesc:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions.  <br /></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aae8addb45cc64764371ace084b48dc51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a></td></tr>
<tr class="memdesc:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instruction(s) in this region defining each virtual register.  <br /></td></tr>
<tr class="separator:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a417ece2bf0f001181401c6c6b210194a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a6d2caa8eb834330a1f8d4dafeb9bb3d8">VReg2SUnitOperIdxMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a></td></tr>
<tr class="memdesc:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instructions in this region using each virtual register.  <br /></td></tr>
<tr class="separator:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abc0d83b64990b090c9205e27b5e86b31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a> = nullptr</td></tr>
<tr class="separator:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a948f446009b83c0bca40324131e27868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> = nullptr</td></tr>
<tr class="memdesc:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember a generic side-effecting instruction as we proceed.  <br /></td></tr>
<tr class="separator:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aad4b383d6bf0b66dd1a20a81505788fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1UndefValue.html">UndefValue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a></td></tr>
<tr class="memdesc:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an unanalyzable memory access, this <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a> is used in maps.  <br /></td></tr>
<tr class="separator:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a8cd3eede9e2a32c7139cc5c7c481e08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a></td></tr>
<tr class="memdesc:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.  <br /></td></tr>
<tr class="separator:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="memdesc:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember instruction that precedes DBG_VALUE.  <br /></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a25ae020b571d18d34d03097d91ca0f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = nullptr</td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ab08cd73e241d82e154738462cce16970"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">LiveRegs</a></td></tr>
<tr class="memdesc:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <br /></td></tr>
<tr class="separator:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a11e4c75a86f0b68953904db71681803c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">TM</a></td></tr>
<tr class="memdesc:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor.  <br /></td></tr>
<tr class="separator:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a348590624c488b04d0f9e227e6c3960e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="memdesc:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> instruction information.  <br /></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a418bc6d3f660325fa6d5b9fb269add62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="memdesc:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor register info.  <br /></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a5a3d3d075a208011a24a0918b58d7daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="memdesc:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine function.  <br /></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a1b09f4d9c91e25f7bc2ac60b3b929d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="memdesc:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual/real register map.  <br /></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a3d5aacd5fc7d6a739ce913974ed1e53d"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="memdesc:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scheduling units.  <br /></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a521bf68518a92483130a58680716d153"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="memdesc:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region entry.  <br /></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_af81f734d7fb268c95c1c63c399a7c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="memdesc:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region exit.  <br /></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a8de65d3a774ee7a23dc72e3d534e6ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00029">29</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="abec99f440ac68fa7bf59a142fa6e8c7d" name="abec99f440ac68fa7bf59a142fa6e8c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec99f440ac68fa7bf59a142fa6e8c7d">&#9670;&#160;</a></span>ScheduleRef</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="#abec99f440ac68fa7bf59a142fa6e8c7d">llvm::GCNIterativeScheduler::ScheduleRef</a> = <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00053">53</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a8f50e93e5644e2551f440ae6efd60014" name="a8f50e93e5644e2551f440ae6efd60014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f50e93e5644e2551f440ae6efd60014">&#9670;&#160;</a></span>StrategyKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#a8f50e93e5644e2551f440ae6efd60014">llvm::GCNIterativeScheduler::StrategyKind</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a8f50e93e5644e2551f440ae6efd60014adfb47441ee2e798bb69902c033beecfc" name="a8f50e93e5644e2551f440ae6efd60014adfb47441ee2e798bb69902c033beecfc"></a>SCHEDULE_MINREGONLY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8f50e93e5644e2551f440ae6efd60014a22b41edb7c96fd84528ddc72ab613c99" name="a8f50e93e5644e2551f440ae6efd60014a22b41edb7c96fd84528ddc72ab613c99"></a>SCHEDULE_MINREGFORCED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8f50e93e5644e2551f440ae6efd60014a8052712f5608a83be17855aa8f395caa" name="a8f50e93e5644e2551f440ae6efd60014a8052712f5608a83be17855aa8f395caa"></a>SCHEDULE_LEGACYMAXOCCUPANCY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8f50e93e5644e2551f440ae6efd60014a7c8395842f648353057eff8923dfcc3c" name="a8f50e93e5644e2551f440ae6efd60014a7c8395842f648353057eff8923dfcc3c"></a>SCHEDULE_ILP&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00033">33</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a6ca77a3ca62633e1f7f4ed2ff3be6d81" name="a6ca77a3ca62633e1f7f4ed2ff3be6d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca77a3ca62633e1f7f4ed2ff3be6d81">&#9670;&#160;</a></span>GCNIterativeScheduler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GCNIterativeScheduler::GCNIterativeScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *</td>          <td class="paramname"><span class="paramname"><em>C</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a8f50e93e5644e2551f440ae6efd60014">StrategyKind</a></td>          <td class="paramname"><span class="paramname"><em>S</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00222">222</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="af7c58c4a38a2148e0a6eec44b8749bbb" name="af7c58c4a38a2148e0a6eec44b8749bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c58c4a38a2148e0a6eec44b8749bbb">&#9670;&#160;</a></span>detachSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; GCNIterativeScheduler::detachSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="#abec99f440ac68fa7bf59a142fa6e8c7d">ScheduleRef</a></td>          <td class="paramname"><span class="paramname"><em>Schedule</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00321">321</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00248">llvm::ScheduleDAGInstrs::DbgValues</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00249">llvm::ScheduleDAGInstrs::FirstDbgValue</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, and <a class="el" href="ArrayRef_8h_source.html#l00164">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00340">setBestSchedule()</a>.</p>

</div>
</div>
<a id="a0fdf731113f2b02fd779a07e4d433717" name="a0fdf731113f2b02fd779a07e4d433717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fdf731113f2b02fd779a07e4d433717">&#9670;&#160;</a></span>enterRegion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::enterRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>bb</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>begin</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>end</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>regioninstrs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the DAG and common scheduler state for a new scheduling region. </p>
<p>This does not actually create the DAG, only clears it. The scheduling driver may call BuildSchedGraph multiple times per scheduling region. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">llvm::ScheduleDAGInstrs</a>.</p>

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00283">283</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00989">llvm::ScheduleDAGMILive::enterRegion()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00154">llvm::ScheduleDAGInstrs::NumRegionInstrs</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">Regions</a>.</p>

</div>
</div>
<a id="a9d0ff8af24f7c66a107ce5695a1149dd" name="a9d0ff8af24f7c66a107ce5695a1149dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0ff8af24f7c66a107ce5695a1149dd">&#9670;&#160;</a></span>finalizeSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::finalizeSchedule </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>. </p>
<p>By default does nothing. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">llvm::ScheduleDAGInstrs</a>.</p>

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00307">307</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">Regions</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00037">SCHEDULE_ILP</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00036">SCHEDULE_LEGACYMAXOCCUPANCY</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00035">SCHEDULE_MINREGFORCED</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00034">SCHEDULE_MINREGONLY</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00471">scheduleLegacyMaxOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00526">scheduleMinReg()</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00077">Strategy</a>.</p>

</div>
</div>
<a id="ae026fc83e46ea2999953bd2b728ea4c7" name="ae026fc83e46ea2999953bd2b728ea4c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae026fc83e46ea2999953bd2b728ea4c7">&#9670;&#160;</a></span>getRegionPressure() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> llvm::GCNIterativeScheduler::getRegionPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>R</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00090">90</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00232">getRegionPressure()</a>.</p>

</div>
</div>
<a id="abeb32a2045204d56bbf623bec5da25b3" name="abeb32a2045204d56bbf623bec5da25b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb32a2045204d56bbf623bec5da25b3">&#9670;&#160;</a></span>getRegionPressure() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> GCNIterativeScheduler::getRegionPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>Begin</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>End</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00232">232</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00126">llvm::GCNRPTracker::getLastTrackedMI()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00462">llvm::GCNUpwardRPTracker::isValid()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00276">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00131">llvm::GCNRPTracker::moveMaxPressure()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00044">printRegion()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00299">llvm::GCNUpwardRPTracker::recede()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00294">llvm::GCNUpwardRPTracker::reset()</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00078">UPTracker</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00090">getRegionPressure()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00471">scheduleLegacyMaxOccupancy()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">scheduleRegion()</a>.</p>

</div>
</div>
<a id="ab7703967e4547dc33bde51d360068021" name="ab7703967e4547dc33bde51d360068021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7703967e4547dc33bde51d360068021">&#9670;&#160;</a></span>getSchedulePressure()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Range &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> GCNIterativeScheduler::getSchedulePressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>R</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Range &amp;&amp;</td>          <td class="paramname"><span class="paramname"><em>Schedule</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00264">264</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00032">getMachineInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineScheduler_8h_source.html#l00276">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00874">llvm::RegPressureTracker::recede()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00243">llvm::RegPressureTracker::reset()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00415">llvm::ScheduleDAGMILive::RPTracker</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00526">scheduleMinReg()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">scheduleRegion()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">tryMaximizeOccupancy()</a>.</p>

</div>
</div>
<a id="a70f01da7bffd10dc0686e3ca4286eac8" name="a70f01da7bffd10dc0686e3ca4286eac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f01da7bffd10dc0686e3ca4286eac8">&#9670;&#160;</a></span>printRegions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::printRegions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OS</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00093">93</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00276">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00075">printLivenessInfo()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00044">printRegion()</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">Regions</a>.</p>

</div>
</div>
<a id="a6e84e2872d922dee85f4511ac0326f64" name="a6e84e2872d922dee85f4511ac0326f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e84e2872d922dee85f4511ac0326f64">&#9670;&#160;</a></span>printSchedResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::printSchedResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> *</td>          <td class="paramname"><span class="paramname"><em>R</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RP</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00105">105</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00276">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00044">printRegion()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00115">printSchedRP()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">scheduleILP()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00526">scheduleMinReg()</a>.</p>

</div>
</div>
<a id="a0cb97aff651ff2a97a061183a62dfc01" name="a0cb97aff651ff2a97a061183a62dfc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb97aff651ff2a97a061183a62dfc01">&#9670;&#160;</a></span>printSchedRP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::printSchedRP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Before</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>After</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00115">115</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, and <a class="el" href="GCNRegPressure_8cpp_source.html#l00172">llvm::GCNRegPressure::print()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00105">printSchedResult()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00471">scheduleLegacyMaxOccupancy()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">tryMaximizeOccupancy()</a>.</p>

</div>
</div>
<a id="ab201710a9597b0df54c12a848d4804d9" name="ab201710a9597b0df54c12a848d4804d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab201710a9597b0df54c12a848d4804d9">&#9670;&#160;</a></span>schedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::schedule </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Orders nodes according to selected style. </p>
<p>Typically, a scheduling algorithm will implement <a class="el" href="#ab201710a9597b0df54c12a848d4804d9" title="Orders nodes according to selected style.">schedule()</a> without overriding <a class="el" href="#a0fdf731113f2b02fd779a07e4d433717" title="Initialize the DAG and common scheduler state for a new scheduling region.">enterRegion()</a> or <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397" title="Called when the scheduler has finished scheduling the current region.">exitRegion()</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs</a>.</p>

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00296">296</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00276">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00075">printLivenessInfo()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">llvm::ScheduleDAGInstrs::RegionEnd</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">Regions</a>.</p>

</div>
</div>
<a id="a51ca74535c09b1424af0a32c4a5b9b1f" name="a51ca74535c09b1424af0a32c4a5b9b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ca74535c09b1424af0a32c4a5b9b1f">&#9670;&#160;</a></span>scheduleBest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::scheduleBest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>R</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00347">347</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">scheduleRegion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">scheduleILP()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00471">scheduleLegacyMaxOccupancy()</a>.</p>

</div>
</div>
<a id="a424a74f8852d22b010e48f8f6d0c748d" name="a424a74f8852d22b010e48f8f6d0c748d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a424a74f8852d22b010e48f8f6d0c748d">&#9670;&#160;</a></span>scheduleILP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::scheduleILP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>TryMaximizeOccupancy</em></span><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">559</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00153">llvm::GCNIterativeScheduler::BuildDAG::getBottomRoots()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00264">getSchedulePressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="GCNILPSched_8cpp_source.html#l00357">llvm::makeGCNILPScheduler()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00122">llvm::ScheduleDAGInstrs::MFI</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00105">printSchedResult()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00115">printSchedRP()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">Regions</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00347">scheduleBest()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">scheduleRegion()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00418">sortRegionsByPressure()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">tryMaximizeOccupancy()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00307">finalizeSchedule()</a>.</p>

</div>
</div>
<a id="a9d479174d357214e5ea495943b55fdd2" name="a9d479174d357214e5ea495943b55fdd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d479174d357214e5ea495943b55fdd2">&#9670;&#160;</a></span>scheduleLegacyMaxOccupancy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::scheduleLegacyMaxOccupancy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>TryMaximizeOccupancy</em></span><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00471">471</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00232">getRegionPressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00122">llvm::ScheduleDAGInstrs::MFI</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00115">printSchedRP()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">Regions</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00198">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::restoreOrder()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00185">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::schedule()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00347">scheduleBest()</a>, <a class="el" href="GCNSchedStrategy_8h_source.html#l00075">llvm::GCNMaxOccupancySchedStrategy::setTargetOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00418">sortRegionsByPressure()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">tryMaximizeOccupancy()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00307">finalizeSchedule()</a>.</p>

</div>
</div>
<a id="ab7d457cdee60c23701eca3d110a4862f" name="ab7d457cdee60c23701eca3d110a4862f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d457cdee60c23701eca3d110a4862f">&#9670;&#160;</a></span>scheduleMinReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::scheduleMinReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>force</em></span><span class="paramdefsep"> = </span><span class="paramdefval">false</span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00526">526</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00264">getSchedulePressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00150">llvm::GCNIterativeScheduler::BuildDAG::getTopRoots()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="GCNMinRegStrategy_8cpp_source.html#l00271">llvm::makeMinRegSchedule()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00122">llvm::ScheduleDAGInstrs::MFI</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00105">printSchedResult()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">Regions</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">scheduleRegion()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00418">sortRegionsByPressure()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00307">finalizeSchedule()</a>.</p>

</div>
</div>
<a id="ad899858c4b90e464815c32a7f9c4bb26" name="ad899858c4b90e464815c32a7f9c4bb26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad899858c4b90e464815c32a7f9c4bb26">&#9670;&#160;</a></span>scheduleRegion()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Range &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::scheduleRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>R</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Range &amp;&amp;</td>          <td class="paramname"><span class="paramname"><em>Schedule</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MaxRP</em></span><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>()</span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">356</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8cpp_source.html#l00601">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00570">llvm::RegisterOperands::collect()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00045">llvm::GCNRegPressure::empty()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00220">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00032">getMachineInstr()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00232">getRegionPressure()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00253">llvm::SlotIndex::getRegSlot()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00264">getSchedulePressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01512">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01312">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00276">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MRI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00907">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00172">llvm::GCNRegPressure::print()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">llvm::ScheduleDAGInstrs::RegionEnd</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00962">llvm::MachineBasicBlock::remove()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00558">llvm::ScheduleDAG::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00198">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::restoreOrder()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00347">scheduleBest()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">scheduleILP()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00526">scheduleMinReg()</a>.</p>

</div>
</div>
<a id="a8f9d10fa98c86d22e17258c86701191a" name="a8f9d10fa98c86d22e17258c86701191a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f9d10fa98c86d22e17258c86701191a">&#9670;&#160;</a></span>setBestSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::setBestSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>R</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#abec99f440ac68fa7bf59a142fa6e8c7d">ScheduleRef</a></td>          <td class="paramname"><span class="paramname"><em>Schedule</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MaxRP</em></span><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>()</span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00340">340</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00321">detachSchedule()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">tryMaximizeOccupancy()</a>.</p>

</div>
</div>
<a id="a19e2ffc6c8269a09ca18d5255ec2345a" name="a19e2ffc6c8269a09ca18d5255ec2345a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e2ffc6c8269a09ca18d5255ec2345a">&#9670;&#160;</a></span>sortRegionsByPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GCNIterativeScheduler::sortRegionsByPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>TargetOcc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00418">418</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00067">llvm::GCNIterativeScheduler::Region::MaxPressure</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">Regions</a>, and <a class="el" href="STLExtras_8h_source.html#l01562">llvm::sort()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00471">scheduleLegacyMaxOccupancy()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00526">scheduleMinReg()</a>.</p>

</div>
</div>
<a id="a6fd0550f564608fec7c5d7f25817ddef" name="a6fd0550f564608fec7c5d7f25817ddef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd0550f564608fec7c5d7f25817ddef">&#9670;&#160;</a></span>tryMaximizeOccupancy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> GCNIterativeScheduler::tryMaximizeOccupancy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>TargetOcc</em></span><span class="paramdefsep"> = </span><span class="paramdefval">std::numeric_limits&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt;<a class="el" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">::max</a>()</span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">434</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00264">getSchedulePressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00150">llvm::GCNIterativeScheduler::BuildDAG::getTopRoots()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00276">llvm::ScheduleDAGMI::LIS</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="GCNMinRegStrategy_8cpp_source.html#l00271">llvm::makeMinRegSchedule()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00122">llvm::ScheduleDAGInstrs::MFI</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00075">printLivenessInfo()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00044">printRegion()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00115">printSchedRP()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">Regions</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00340">setBestSchedule()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">scheduleILP()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00471">scheduleLegacyMaxOccupancy()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a06dac9854e08794893d4ee5238929c21" name="a06dac9854e08794893d4ee5238929c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06dac9854e08794893d4ee5238929c21">&#9670;&#160;</a></span>Alloc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SpecificBumpPtrAllocator.html">SpecificBumpPtrAllocator</a>&lt;<a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a>&gt; llvm::GCNIterativeScheduler::Alloc</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00073">73</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

</div>
</div>
<a id="a5c1486e176ff1b7209c9647bb7b2ff0d" name="a5c1486e176ff1b7209c9647bb7b2ff0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1486e176ff1b7209c9647bb7b2ff0d">&#9670;&#160;</a></span>Context</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a>* llvm::GCNIterativeScheduler::Context</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00076">76</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

</div>
</div>
<a id="a2a420cc28ee66403c57d35de57e0d5b6" name="a2a420cc28ee66403c57d35de57e0d5b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a420cc28ee66403c57d35de57e0d5b6">&#9670;&#160;</a></span>Regions</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a>*&gt; llvm::GCNIterativeScheduler::Regions</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">74</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00283">enterRegion()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00307">finalizeSchedule()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00093">printRegions()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00296">schedule()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00471">scheduleLegacyMaxOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00526">scheduleMinReg()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00418">sortRegionsByPressure()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">tryMaximizeOccupancy()</a>.</p>

</div>
</div>
<a id="adee265df6741b5fdd6f8729d32853ad7" name="adee265df6741b5fdd6f8729d32853ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee265df6741b5fdd6f8729d32853ad7">&#9670;&#160;</a></span>Strategy</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="#a8f50e93e5644e2551f440ae6efd60014">StrategyKind</a> llvm::GCNIterativeScheduler::Strategy</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00077">77</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00307">finalizeSchedule()</a>.</p>

</div>
</div>
<a id="a4b98b84a6cc834ba657c411f1ae53d10" name="a4b98b84a6cc834ba657c411f1ae53d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b98b84a6cc834ba657c411f1ae53d10">&#9670;&#160;</a></span>UPTracker</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1GCNUpwardRPTracker.html">GCNUpwardRPTracker</a> llvm::GCNIterativeScheduler::UPTracker</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">mutable</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00078">78</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00232">getRegionPressure()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Oct 10 2024 11:27:08 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
