Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 18 23:41:37 2025
| Host         : LAPTOP-K96KR7IV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   144 |
|    Minimum number of control sets                        |   144 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   527 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   144 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |   103 |
| >= 14 to < 16      |     1 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             143 |          109 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             278 |          112 |
| Yes          | No                    | No                     |              33 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1435 |          376 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal             |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | curr_skin_index                        | lcd0/rst0                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | curr_skin_index                        | curr_skin_index[1]_i_1_n_0        |                1 |              1 |         1.00 |
|  vga_clk_BUFG  |                                        |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reset_n_IBUF                           |                                   |                1 |              1 |         1.00 |
|  vga_clk_BUFG  |                                        | lcd0/rst0                         |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | obstacle_pos_x[4][3]_i_1_n_0           | snake_length0                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | obstacle_pos_x[3][2]_i_1_n_0           | snake_length0                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | lcd0/icode[3]_i_1_n_0                  |                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | lcd0/tcode[3]_i_1_n_0                  |                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | obstacle_pos_x[3][3]_i_1_n_0           | obstacle_pos_x[0][2]_i_1_n_0      |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | obstacle_pos_x                         | snake_length0                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_inst/rx_bits_remaining[3]_i_1_n_0 |                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | obstacle_pos_y[4][3]_i_1_n_0           | obstacle_pos_x[0][2]_i_1_n_0      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | obstacle_pos_x[1][2]_i_1_n_0           | snake_length0                     |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | obstacle_pos_x[2][2]_i_1_n_0           | obstacle_pos_x[0][2]_i_1_n_0      |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                        | uart_inst/rx_countdown[5]_i_1_n_0 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                        | obstacle_pos_x[0][2]_i_1_n_0      |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0           | lcd0/rst0                         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | score                                  | snake_length0                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | score_10                               | snake_length0                     |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                                        | clk_divider0/counter[7]_i_1_n_0   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_inst/rx_data[7]_i_1_n_0           |                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                        | snake_length0                     |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG |                                        | vs0/O[3]                          |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG |                                        | vs0/data_o_reg[11]_i_3__2_0[0]    |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | score_1                                | snake_length0                     |                5 |              8 |         1.60 |
|  vga_clk_BUFG  | vs0/v_count_reg[9]_i_2_n_0             | vs0/v_count_reg[9]_i_1_n_0        |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | snake_x[95][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[96][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[93][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[97][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[99][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[9][5]_i_1_n_0                  | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG |                                        | vs0/SR[0]                         |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG | snake_x[98][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[35][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | vs0/pixel_tick                         |                                   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[90][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[40][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[3][5]_i_1_n_0                  | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[38][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[39][5]_i_1_n_0                 | snake_length0                     |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | snake_x[37][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[41][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[10][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[16][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[11][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[13][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[14][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[12][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[15][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[17][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[19][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[18][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[1][5]_i_1_n_0                  | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[23][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[20][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[21][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[22][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[27][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[25][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[28][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[24][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[29][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[26][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[30][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[2][5]_i_1_n_0                  | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[34][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[33][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[32][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[31][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[36][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[70][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[47][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[43][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[42][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[44][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[45][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[46][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[48][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[4][5]_i_1_n_0                  | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[49][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[50][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[51][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[55][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[53][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[54][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[56][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[57][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[52][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[59][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[63][5]_i_1_n_0                 | snake_length0                     |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | snake_x[58][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[60][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[61][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[62][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[5][5]_i_1_n_0                  | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[64][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[69][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[65][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[66][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[67][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[68][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[74][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[72][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[73][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[71][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[6][5]_i_1_n_0                  | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[78][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[79][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[77][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[76][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[75][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[7][5]_i_1_n_0                  | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[85][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[84][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[80][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[81][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[82][5]_i_1_n_0                 | snake_length0                     |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | snake_x[83][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | snake_x[86][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[89][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[8][5]_i_1_n_0                  | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[87][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[88][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[91][5]_i_1_n_0                 | snake_length0                     |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | snake_x[94][5]_i_1_n_0                 | snake_length0                     |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | snake_x[92][5]_i_1_n_0                 | snake_length0                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | boost_timer[28]_i_1_n_0                | snake_length0                     |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG | lightning_x                            | snake_length0                     |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | snake_direction                        | snake_length0                     |               11 |             14 |         1.27 |
|  clk_IBUF_BUFG | boost_timer[25]_i_2_n_0                | boost_timer[25]_i_1_n_0           |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | fruit_x                                | snake_length0                     |                7 |             17 |         2.43 |
|  vga_clk_BUFG  | vs0/pixel_tick                         | vs0/h_count_reg_reg[7]_2          |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0           | lcd0/text_count[0]_i_1_n_0        |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                        | clear                             |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG | snake_length                           | snake_length0                     |               13 |             27 |         2.08 |
|  clk_IBUF_BUFG |                                        | btn_db0/clear                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                        | btn_db2/clear                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                        | btn_db3/clear                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                        | btn_db1/clear                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | lcd0/init_e_i_1_n_0                    | lcd0/rst0                         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                                        | lcd0/rst0                         |               33 |             64 |         1.94 |
|  clk_IBUF_BUFG |                                        |                                   |             1641 |           6238 |         3.80 |
+----------------+----------------------------------------+-----------------------------------+------------------+----------------+--------------+


