0.6
2018.2
Jun 14 2018
20:41:02
E:/Xilinx/Projects/lab5/lab5.srcs/sim_1/new/Counter_Sim.vhd,1680961796,vhdl,,,,counter_sim,,,,,,,,
E:/Xilinx/Projects/lab5/lab5.srcs/sim_1/new/D_FF_Sim.vhd,1680976849,vhdl,,,,d_ff_sim,,,,,,,,
E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/Counter.vhd,1680960344,vhdl,,,,counter,,,,,,,,
E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/D_FF.vhd,1680632202,vhdl,,,,d_ff,,,,,,,,
E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/Slow_Clk.vhd,1680977010,vhdl,E:/Xilinx/Projects/lab5/lab5.srcs/sim_1/new/Slow_Clk_Sim.vhd,,,slow_clk_sim,,,,,,,,
