Active-HDL 15.0.261.9132 2024-11-13 12:18:53

Elaboration top modules:
Verilog Module                and_test


-------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
and_test                | lab_06  |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
lab_06                  | None
-------------------------------------------------------------------------------------------


Simulation Options: asim -O2 +access +r +m+and_test and_test


The performance of simulation is reduced. Version Student Edition
