verilog work "regfile.v"
verilog work "PC.v"
verilog work "MEM_WB_stage.v"
verilog work "memory.v"
verilog work "ID_EXEstage.v"
verilog work "EXE_MEM_stage.v"
verilog work "data_memory.v"
verilog work "control.v"
verilog work "alu.v"
verilog work "pipelined_regfile_5stage.v"
