Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Oct 17 13:23:37 2017
| Host         : DESKTOP-6URJJC5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    24 |
| Minimum Number of register sites lost to control set restrictions |    60 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           32 |
| Yes          | No                    | No                     |              96 |           60 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------+------------------------------+------------------+----------------+
|    Clock Signal   |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG    | x1/aa/show_num_reg[0][0]        |                              |                3 |              4 |
|  clk_IBUF_BUFG    | p1/single_time[7][3]_i_1_n_0    |                              |                2 |              4 |
|  clk_IBUF_BUFG    | p1/single_time[6][3]_i_1_n_0    |                              |                3 |              4 |
|  clk_IBUF_BUFG    | p1/single_time[5][3]_i_1_n_0    |                              |                4 |              4 |
|  clk_IBUF_BUFG    | p1/single_time[4][3]_i_1_n_0    |                              |                3 |              4 |
|  clk_IBUF_BUFG    | p1/single_time[3][3]_i_1_n_0    |                              |                3 |              4 |
|  clk_IBUF_BUFG    | p1/single_time[2][3]_i_1_n_0    |                              |                3 |              4 |
|  clk_IBUF_BUFG    | p1/single_time[1][3]_i_1_n_0    |                              |                2 |              4 |
|  clk_IBUF_BUFG    | p1/single_time[0][3]_i_1_n_0    |                              |                3 |              4 |
|  clk_IBUF_BUFG    | f2/d6/E[0]                      | f2/d4/SR[0]                  |                2 |              4 |
|  clk_IBUF_BUFG    | p1/d8/E[0]                      |                              |                4 |              5 |
|  clk_IBUF_BUFG    | f2/E[0]                         |                              |                2 |              5 |
|  clk_IBUF_BUFG    | x1/aa/E[0]                      | f2/SS[0]                     |                3 |              6 |
|  x1/clk_M_reg_n_0 | x1/aa/FSM_onehot_out[5]_i_1_n_0 |                              |                2 |              6 |
|  clk_IBUF_BUFG    | f2/run_sum_reg[0][0]            |                              |                5 |              7 |
|  clk_IBUF_BUFG    | p1/sum_time[7]_i_1_n_0          |                              |                4 |              8 |
|  clk_IBUF_BUFG    | p1/run_time[7]_i_1_n_0          |                              |                5 |              8 |
|  clk_IBUF_BUFG    | f2/SEG_reg[7][0]                |                              |                3 |              8 |
|  clk_IBUF_BUFG    | f2/ram_reg[0][0]                |                              |                9 |             13 |
|  clk_IBUF_BUFG    |                                 | x1/clk_M                     |                8 |             31 |
|  clk_IBUF_BUFG    |                                 | p1/d7/counter[31]_i_1__1_n_0 |                8 |             31 |
|  clk_IBUF_BUFG    |                                 | p1/d12/counter[31]_i_1_n_0   |                8 |             31 |
|  clk_IBUF_BUFG    |                                 | f2/d2/counter[31]_i_1__0_n_0 |                8 |             31 |
|  clk_IBUF_BUFG    |                                 |                              |               27 |             54 |
+-------------------+---------------------------------+------------------------------+------------------+----------------+


