#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002811f6c4a40 .scope module, "tanh7slices_tb" "tanh7slices_tb" 2 4;
 .timescale -9 -12;
v000002811f771350_0 .var "clk", 0 0;
v000002811f7715d0_0 .var/i "i", 31 0;
v000002811f771850_0 .var/i "out_cnt", 31 0;
v000002811f7713f0_0 .var "rst_n", 0 0;
v000002811f771990_0 .var "valid_in", 0 0;
v000002811f771ad0_0 .net "valid_out", 0 0, v000002811f7717b0_0;  1 drivers
v000002811f771cb0_0 .var/s "x0_in", 15 0;
v000002811f772f10_0 .var/s "x1_in", 15 0;
v000002811f772290 .array/real "x_py", 100 0;
v000002811f7739b0_0 .net/s "y0_out", 15 0, v000002811f7712b0_0;  1 drivers
v000002811f772b50_0 .net/s "y1_out", 15 0, v000002811f7710d0_0;  1 drivers
E_000002811f70a5e0 .event posedge, v000002811f692bf0_0;
S_000002811f7120f0 .scope function.vec4.u16, "to_fixed" "to_fixed" 2 35, 2 35 0, S_000002811f6c4a40;
 .timescale -9 -12;
; Variable to_fixed is vec4 return value of scope S_000002811f7120f0
v000002811f63bef0_0 .var/real "val", 0 0;
TD_tanh7slices_tb.to_fixed ;
    %load/real v000002811f63bef0_0;
    %pushi/real 1073741824, 4077; load=2048.00
    %mul/wr;
    %vpi_func 2 38 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to to_fixed (store_vec4_to_lval)
    %end;
S_000002811f712280 .scope function.real, "to_real" "to_real" 2 43, 2 43 0, S_000002811f6c4a40;
 .timescale -9 -12;
; Variable to_real is REAL return value of scope S_000002811f712280
v000002811f6929c0_0 .var/s "val", 15 0;
TD_tanh7slices_tb.to_real ;
    %vpi_func/r 2 46 "$itor", v000002811f6929c0_0 {0 0 0};
    %pushi/real 1073741824, 4077; load=2048.00
    %div/wr;
    %ret/real 0; Assign to to_real
    %end;
S_000002811f692a60 .scope module, "uut" "tanh7slices" 2 20, 3 3 0, S_000002811f6c4a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "x0_in";
    .port_info 3 /INPUT 16 "x1_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 16 "y0_out";
    .port_info 6 /OUTPUT 16 "y1_out";
    .port_info 7 /OUTPUT 1 "valid_out";
P_000002811f76ebd0 .param/l "BP_N0_5" 1 3 27, +C4<1111110000000000>;
P_000002811f76ec08 .param/l "BP_N1" 1 3 26, +C4<1111100000000000>;
P_000002811f76ec40 .param/l "BP_N2" 1 3 25, +C4<1111000000000000>;
P_000002811f76ec78 .param/l "BP_N3" 1 3 24, +C4<1110100000000000>;
P_000002811f76ecb0 .param/l "BP_P0_5" 1 3 29, +C4<0000010000000000>;
P_000002811f76ece8 .param/l "BP_P1" 1 3 30, +C4<0000100000000000>;
P_000002811f76ed20 .param/l "BP_P2" 1 3 31, +C4<0001000000000000>;
P_000002811f76ed58 .param/l "BP_P3" 1 3 32, +C4<0001100000000000>;
P_000002811f76ed90 .param/l "C_SEG1" 1 3 42, +C4<1111100011001001>;
P_000002811f76edc8 .param/l "C_SEG2" 1 3 43, +C4<1111101110000111>;
P_000002811f76ee00 .param/l "C_SEG3" 1 3 44, +C4<1111111010110011>;
P_000002811f76ee38 .param/l "C_SEG4" 1 3 47, +C4<0000000000000000>;
P_000002811f76ee70 .param/l "C_SEG5" 1 3 50, +C4<0000000101001101>;
P_000002811f76eea8 .param/l "C_SEG6" 1 3 51, +C4<0000010001111001>;
P_000002811f76eee0 .param/l "C_SEG7" 1 3 52, +C4<0000011100110111>;
P_000002811f76ef18 .param/l "M_CENTER" 1 3 35, +C4<0000011101100101>;
P_000002811f76ef50 .param/l "M_MID" 1 3 36, +C4<0000010011001011>;
P_000002811f76ef88 .param/l "M_OUTER" 1 3 37, +C4<0000000110011111>;
P_000002811f76efc0 .param/l "M_TAIL" 1 3 38, +C4<0000000001000000>;
P_000002811f76eff8 .param/l "SAT_HIGH" 1 3 56, +C4<0000011111110110>;
P_000002811f76f030 .param/l "SAT_LOW" 1 3 55, +C4<1111100000001010>;
v000002811f692bf0_0 .net "clk", 0 0, v000002811f771350_0;  1 drivers
v000002811f692c90_0 .var/s "mult_res0", 31 0;
v000002811f692d30_0 .var/s "mult_res1", 31 0;
v000002811f715d30_0 .net "rst_n", 0 0, v000002811f7713f0_0;  1 drivers
v000002811f715dd0_0 .var/s "s1_c0", 15 0;
v000002811f715e70_0 .var/s "s1_c1", 15 0;
v000002811f715f10_0 .var/s "s1_m0", 15 0;
v000002811f715fb0_0 .var/s "s1_m1", 15 0;
v000002811f716050_0 .var "s1_sat_high0", 0 0;
v000002811f7160f0_0 .var "s1_sat_high1", 0 0;
v000002811f771a30_0 .var "s1_sat_low0", 0 0;
v000002811f771530_0 .var "s1_sat_low1", 0 0;
v000002811f771b70_0 .var "s1_valid", 0 0;
v000002811f771d50_0 .var/s "s1_x0", 15 0;
v000002811f771c10_0 .var/s "s1_x1", 15 0;
v000002811f771670_0 .var "s2_sat_high0", 0 0;
v000002811f771df0_0 .var "s2_sat_high1", 0 0;
v000002811f771710_0 .var "s2_sat_low0", 0 0;
v000002811f771e90_0 .var "s2_sat_low1", 0 0;
v000002811f771490_0 .var "s2_valid", 0 0;
v000002811f7718f0_0 .var/s "s2_y0", 15 0;
v000002811f771170_0 .var/s "s2_y1", 15 0;
v000002811f771210_0 .net "valid_in", 0 0, v000002811f771990_0;  1 drivers
v000002811f7717b0_0 .var "valid_out", 0 0;
v000002811f771f30_0 .net/s "x0_in", 15 0, v000002811f771cb0_0;  1 drivers
v000002811f771fd0_0 .net/s "x1_in", 15 0, v000002811f772f10_0;  1 drivers
v000002811f7712b0_0 .var/s "y0_out", 15 0;
v000002811f7710d0_0 .var/s "y1_out", 15 0;
E_000002811f70a4e0/0 .event negedge, v000002811f715d30_0;
E_000002811f70a4e0/1 .event posedge, v000002811f692bf0_0;
E_000002811f70a4e0 .event/or E_000002811f70a4e0/0, E_000002811f70a4e0/1;
    .scope S_000002811f692a60;
T_2 ;
    %wait E_000002811f70a4e0;
    %load/vec4 v000002811f715d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771b70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f771d50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f771c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715f10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f716050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f7160f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002811f771210_0;
    %assign/vec4 v000002811f771b70_0, 0;
    %load/vec4 v000002811f771f30_0;
    %assign/vec4 v000002811f771d50_0, 0;
    %load/vec4 v000002811f771fd0_0;
    %assign/vec4 v000002811f771c10_0, 0;
    %load/vec4 v000002811f771f30_0;
    %cmpi/s 59392, 0, 16;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002811f771a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f716050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715f10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715dd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002811f771f30_0;
    %cmpi/s 6144, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002811f716050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715f10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715dd0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f716050_0, 0;
    %load/vec4 v000002811f771f30_0;
    %cmpi/s 61440, 0, 16;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v000002811f715f10_0, 0;
    %pushi/vec4 63689, 0, 16;
    %assign/vec4 v000002811f715dd0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000002811f771f30_0;
    %cmpi/s 63488, 0, 16;
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 415, 0, 16;
    %assign/vec4 v000002811f715f10_0, 0;
    %pushi/vec4 64391, 0, 16;
    %assign/vec4 v000002811f715dd0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000002811f771f30_0;
    %cmpi/s 64512, 0, 16;
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 1227, 0, 16;
    %assign/vec4 v000002811f715f10_0, 0;
    %pushi/vec4 65203, 0, 16;
    %assign/vec4 v000002811f715dd0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000002811f771f30_0;
    %cmpi/s 1024, 0, 16;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 1893, 0, 16;
    %assign/vec4 v000002811f715f10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715dd0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002811f771f30_0;
    %cmpi/s 2048, 0, 16;
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 1227, 0, 16;
    %assign/vec4 v000002811f715f10_0, 0;
    %pushi/vec4 333, 0, 16;
    %assign/vec4 v000002811f715dd0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002811f771f30_0;
    %cmpi/s 4096, 0, 16;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 415, 0, 16;
    %assign/vec4 v000002811f715f10_0, 0;
    %pushi/vec4 1145, 0, 16;
    %assign/vec4 v000002811f715dd0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v000002811f715f10_0, 0;
    %pushi/vec4 1847, 0, 16;
    %assign/vec4 v000002811f715dd0_0, 0;
T_2.17 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
    %load/vec4 v000002811f771fd0_0;
    %cmpi/s 59392, 0, 16;
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002811f771530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f7160f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715e70_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v000002811f771fd0_0;
    %cmpi/s 6144, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002811f7160f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715e70_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f7160f0_0, 0;
    %load/vec4 v000002811f771fd0_0;
    %cmpi/s 61440, 0, 16;
    %jmp/0xz  T_2.22, 5;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v000002811f715fb0_0, 0;
    %pushi/vec4 63689, 0, 16;
    %assign/vec4 v000002811f715e70_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v000002811f771fd0_0;
    %cmpi/s 63488, 0, 16;
    %jmp/0xz  T_2.24, 5;
    %pushi/vec4 415, 0, 16;
    %assign/vec4 v000002811f715fb0_0, 0;
    %pushi/vec4 64391, 0, 16;
    %assign/vec4 v000002811f715e70_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v000002811f771fd0_0;
    %cmpi/s 64512, 0, 16;
    %jmp/0xz  T_2.26, 5;
    %pushi/vec4 1227, 0, 16;
    %assign/vec4 v000002811f715fb0_0, 0;
    %pushi/vec4 65203, 0, 16;
    %assign/vec4 v000002811f715e70_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v000002811f771fd0_0;
    %cmpi/s 1024, 0, 16;
    %jmp/0xz  T_2.28, 5;
    %pushi/vec4 1893, 0, 16;
    %assign/vec4 v000002811f715fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f715e70_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v000002811f771fd0_0;
    %cmpi/s 2048, 0, 16;
    %jmp/0xz  T_2.30, 5;
    %pushi/vec4 1227, 0, 16;
    %assign/vec4 v000002811f715fb0_0, 0;
    %pushi/vec4 333, 0, 16;
    %assign/vec4 v000002811f715e70_0, 0;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v000002811f771fd0_0;
    %cmpi/s 4096, 0, 16;
    %jmp/0xz  T_2.32, 5;
    %pushi/vec4 415, 0, 16;
    %assign/vec4 v000002811f715fb0_0, 0;
    %pushi/vec4 1145, 0, 16;
    %assign/vec4 v000002811f715e70_0, 0;
    %jmp T_2.33;
T_2.32 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v000002811f715fb0_0, 0;
    %pushi/vec4 1847, 0, 16;
    %assign/vec4 v000002811f715e70_0, 0;
T_2.33 ;
T_2.31 ;
T_2.29 ;
T_2.27 ;
T_2.25 ;
T_2.23 ;
T_2.21 ;
T_2.19 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002811f692a60;
T_3 ;
    %wait E_000002811f70a4e0;
    %load/vec4 v000002811f715d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f7718f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f771170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f771df0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002811f771b70_0;
    %assign/vec4 v000002811f771490_0, 0;
    %load/vec4 v000002811f771a30_0;
    %assign/vec4 v000002811f771710_0, 0;
    %load/vec4 v000002811f716050_0;
    %assign/vec4 v000002811f771670_0, 0;
    %load/vec4 v000002811f771530_0;
    %assign/vec4 v000002811f771e90_0, 0;
    %load/vec4 v000002811f7160f0_0;
    %assign/vec4 v000002811f771df0_0, 0;
    %load/vec4 v000002811f715f10_0;
    %pad/s 32;
    %load/vec4 v000002811f771d50_0;
    %pad/s 32;
    %mul;
    %store/vec4 v000002811f692c90_0, 0, 32;
    %load/vec4 v000002811f692c90_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v000002811f715dd0_0;
    %pad/s 32;
    %add;
    %pad/s 16;
    %assign/vec4 v000002811f7718f0_0, 0;
    %load/vec4 v000002811f715fb0_0;
    %pad/s 32;
    %load/vec4 v000002811f771c10_0;
    %pad/s 32;
    %mul;
    %store/vec4 v000002811f692d30_0, 0, 32;
    %load/vec4 v000002811f692d30_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v000002811f715e70_0;
    %pad/s 32;
    %add;
    %pad/s 16;
    %assign/vec4 v000002811f771170_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002811f692a60;
T_4 ;
    %wait E_000002811f70a4e0;
    %load/vec4 v000002811f715d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002811f7717b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f7712b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002811f7710d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002811f771490_0;
    %assign/vec4 v000002811f7717b0_0, 0;
    %load/vec4 v000002811f771710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 63498, 0, 16;
    %assign/vec4 v000002811f7712b0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002811f771670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2038, 0, 16;
    %assign/vec4 v000002811f7712b0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000002811f7718f0_0;
    %assign/vec4 v000002811f7712b0_0, 0;
T_4.5 ;
T_4.3 ;
    %load/vec4 v000002811f771e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 63498, 0, 16;
    %assign/vec4 v000002811f7710d0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000002811f771df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2038, 0, 16;
    %assign/vec4 v000002811f7710d0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000002811f771170_0;
    %assign/vec4 v000002811f7710d0_0, 0;
T_4.9 ;
T_4.7 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002811f6c4a40;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002811f771850_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_000002811f6c4a40;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v000002811f771350_0;
    %inv;
    %store/vec4 v000002811f771350_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000002811f6c4a40;
T_7 ;
    %vpi_call 2 52 "$dumpfile", "tanh7slices_tb.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002811f6c4a40 {0 0 0};
    %pushi/real 1342177280, 20452; load=-5.00000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1315062587, 20452; load=-4.89899
    %pushi/real 3128508, 20430; load=-4.89899
    %add/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1287947895, 20452; load=-4.79798
    %pushi/real 2062712, 20430; load=-4.79798
    %add/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1260833203, 20452; load=-4.69697
    %pushi/real 996916, 20430; load=-4.69697
    %add/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1233718510, 20452; load=-4.59596
    %pushi/real 4125423, 20430; load=-4.59596
    %add/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1206603816, 20452; load=-4.49495
    %pushi/real 189236, 20430; load=-4.49495
    %add/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1179489123, 20452; load=-4.39394
    %pushi/real 3317744, 20430; load=-4.39394
    %add/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1152374431, 20452; load=-4.29293
    %pushi/real 2251948, 20430; load=-4.29293
    %add/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1125259739, 20452; load=-4.19192
    %pushi/real 1186152, 20430; load=-4.19192
    %add/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1098145047, 20452; load=-4.09091
    %pushi/real 120356, 20430; load=-4.09091
    %add/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2142060709, 20451; load=-3.98990
    %pushi/real 2303423, 20429; load=-3.98990
    %add/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2087831325, 20451; load=-3.88889
    %pushi/real 171831, 20429; load=-3.88889
    %add/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2033601940, 20451; load=-3.78788
    %pushi/real 2234543, 20429; load=-3.78788
    %add/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1979372556, 20451; load=-3.68687
    %pushi/real 102950, 20429; load=-3.68687
    %add/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1925143171, 20451; load=-3.58586
    %pushi/real 2165662, 20429; load=-3.58586
    %add/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1870913781, 20451; load=-3.48485
    %pushi/real 2681896, 20429; load=-3.48485
    %add/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1816684397, 20451; load=-3.38384
    %pushi/real 550303, 20429; load=-3.38384
    %add/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1762455012, 20451; load=-3.28283
    %pushi/real 2613015, 20429; load=-3.28283
    %add/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1708225628, 20451; load=-3.18182
    %pushi/real 481423, 20429; load=-3.18182
    %add/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1653996243, 20451; load=-3.08081
    %pushi/real 2544135, 20429; load=-3.08081
    %add/wr;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1599766859, 20451; load=-2.97980
    %pushi/real 412542, 20429; load=-2.97980
    %add/wr;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1545537474, 20451; load=-2.87879
    %pushi/real 2475254, 20429; load=-2.87879
    %add/wr;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1491308090, 20451; load=-2.77778
    %pushi/real 343662, 20429; load=-2.77778
    %add/wr;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1437078705, 20451; load=-2.67677
    %pushi/real 2406374, 20429; load=-2.67677
    %add/wr;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1382849321, 20451; load=-2.57576
    %pushi/real 274781, 20429; load=-2.57576
    %add/wr;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1328619931, 20451; load=-2.47475
    %pushi/real 791015, 20429; load=-2.47475
    %add/wr;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1274390546, 20451; load=-2.37374
    %pushi/real 2853727, 20429; load=-2.37374
    %add/wr;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1220161162, 20451; load=-2.27273
    %pushi/real 722134, 20429; load=-2.27273
    %add/wr;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1165931777, 20451; load=-2.17172
    %pushi/real 2784846, 20429; load=-2.17172
    %add/wr;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1111702393, 20451; load=-2.07071
    %pushi/real 653254, 20429; load=-2.07071
    %add/wr;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2114946017, 20450; load=-1.96970
    %pushi/real 1237627, 20428; load=-1.96970
    %add/wr;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2006487248, 20450; load=-1.86869
    %pushi/real 1168747, 20428; load=-1.86869
    %add/wr;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1898028479, 20450; load=-1.76768
    %pushi/real 1099866, 20428; load=-1.76768
    %add/wr;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1789569710, 20450; load=-1.66667
    %pushi/real 1030985, 20428; load=-1.66667
    %add/wr;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1681110941, 20450; load=-1.56566
    %pushi/real 962105, 20428; load=-1.56566
    %add/wr;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1572652161, 20450; load=-1.46465
    %pushi/real 1994572, 20428; load=-1.46465
    %add/wr;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1464193392, 20450; load=-1.36364
    %pushi/real 1925692, 20428; load=-1.36364
    %add/wr;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1355734623, 20450; load=-1.26263
    %pushi/real 1856811, 20428; load=-1.26263
    %add/wr;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1247275854, 20450; load=-1.16162
    %pushi/real 1787930, 20428; load=-1.16162
    %add/wr;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1138817085, 20450; load=-1.06061
    %pushi/real 1719050, 20428; load=-1.06061
    %add/wr;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2060716632, 20449; load=-0.959596
    %pushi/real 3300339, 20427; load=-0.959596
    %add/wr;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1843799094, 20449; load=-0.858586
    %pushi/real 3162578, 20427; load=-0.858586
    %add/wr;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1626881556, 20449; load=-0.757576
    %pushi/real 3024817, 20427; load=-0.757576
    %add/wr;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1409964018, 20449; load=-0.656566
    %pushi/real 2887056, 20427; load=-0.656566
    %add/wr;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1193046480, 20449; load=-0.555556
    %pushi/real 2749294, 20427; load=-0.555556
    %add/wr;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1952257842, 20448; load=-0.454545
    %pushi/real 1239850, 20426; load=-0.454545
    %add/wr;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1518422766, 20448; load=-0.353535
    %pushi/real 964328, 20426; load=-0.353535
    %add/wr;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1084587690, 20448; load=-0.252525
    %pushi/real 688805, 20426; load=-0.252525
    %add/wr;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1301505228, 20447; load=-0.151515
    %pushi/real 826566, 20425; load=-0.151515
    %add/wr;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1735340304, 20445; load=-0.0505051
    %pushi/real 1102089, 20423; load=-0.0505051
    %add/wr;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1735340304, 4061; load=0.0505051
    %pushi/real 1102089, 4039; load=0.0505051
    %add/wr;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1301505228, 4063; load=0.151515
    %pushi/real 826566, 4041; load=0.151515
    %add/wr;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1084587690, 4064; load=0.252525
    %pushi/real 688805, 4042; load=0.252525
    %add/wr;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1518422766, 4064; load=0.353535
    %pushi/real 964328, 4042; load=0.353535
    %add/wr;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1952257842, 4064; load=0.454545
    %pushi/real 1239850, 4042; load=0.454545
    %add/wr;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1193046480, 4065; load=0.555556
    %pushi/real 2749294, 4043; load=0.555556
    %add/wr;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1409964018, 4065; load=0.656566
    %pushi/real 2887056, 4043; load=0.656566
    %add/wr;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1626881556, 4065; load=0.757576
    %pushi/real 3024817, 4043; load=0.757576
    %add/wr;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1843799094, 4065; load=0.858586
    %pushi/real 3162578, 4043; load=0.858586
    %add/wr;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2060716632, 4065; load=0.959596
    %pushi/real 3300339, 4043; load=0.959596
    %add/wr;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1138817085, 4066; load=1.06061
    %pushi/real 1719050, 4044; load=1.06061
    %add/wr;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1247275854, 4066; load=1.16162
    %pushi/real 1787930, 4044; load=1.16162
    %add/wr;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1355734623, 4066; load=1.26263
    %pushi/real 1856811, 4044; load=1.26263
    %add/wr;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1464193392, 4066; load=1.36364
    %pushi/real 1925692, 4044; load=1.36364
    %add/wr;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1572652161, 4066; load=1.46465
    %pushi/real 1994572, 4044; load=1.46465
    %add/wr;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1681110941, 4066; load=1.56566
    %pushi/real 962105, 4044; load=1.56566
    %add/wr;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1789569710, 4066; load=1.66667
    %pushi/real 1030985, 4044; load=1.66667
    %add/wr;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1898028479, 4066; load=1.76768
    %pushi/real 1099866, 4044; load=1.76768
    %add/wr;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2006487248, 4066; load=1.86869
    %pushi/real 1168747, 4044; load=1.86869
    %add/wr;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2114946017, 4066; load=1.96970
    %pushi/real 1237627, 4044; load=1.96970
    %add/wr;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1111702393, 4067; load=2.07071
    %pushi/real 653254, 4045; load=2.07071
    %add/wr;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1165931777, 4067; load=2.17172
    %pushi/real 2784846, 4045; load=2.17172
    %add/wr;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1220161162, 4067; load=2.27273
    %pushi/real 722134, 4045; load=2.27273
    %add/wr;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1274390546, 4067; load=2.37374
    %pushi/real 2853727, 4045; load=2.37374
    %add/wr;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1328619931, 4067; load=2.47475
    %pushi/real 791015, 4045; load=2.47475
    %add/wr;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1382849321, 4067; load=2.57576
    %pushi/real 274781, 4045; load=2.57576
    %add/wr;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1437078705, 4067; load=2.67677
    %pushi/real 2406374, 4045; load=2.67677
    %add/wr;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1491308090, 4067; load=2.77778
    %pushi/real 343662, 4045; load=2.77778
    %add/wr;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1545537474, 4067; load=2.87879
    %pushi/real 2475254, 4045; load=2.87879
    %add/wr;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1599766859, 4067; load=2.97980
    %pushi/real 412542, 4045; load=2.97980
    %add/wr;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1653996243, 4067; load=3.08081
    %pushi/real 2544135, 4045; load=3.08081
    %add/wr;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1708225628, 4067; load=3.18182
    %pushi/real 481423, 4045; load=3.18182
    %add/wr;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1762455012, 4067; load=3.28283
    %pushi/real 2613015, 4045; load=3.28283
    %add/wr;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1816684397, 4067; load=3.38384
    %pushi/real 550303, 4045; load=3.38384
    %add/wr;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1870913781, 4067; load=3.48485
    %pushi/real 2681896, 4045; load=3.48485
    %add/wr;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1925143171, 4067; load=3.58586
    %pushi/real 2165662, 4045; load=3.58586
    %add/wr;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1979372556, 4067; load=3.68687
    %pushi/real 102950, 4045; load=3.68687
    %add/wr;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2033601940, 4067; load=3.78788
    %pushi/real 2234543, 4045; load=3.78788
    %add/wr;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2087831325, 4067; load=3.88889
    %pushi/real 171831, 4045; load=3.88889
    %add/wr;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 2142060709, 4067; load=3.98990
    %pushi/real 2303423, 4045; load=3.98990
    %add/wr;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1098145047, 4068; load=4.09091
    %pushi/real 120356, 4046; load=4.09091
    %add/wr;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1125259739, 4068; load=4.19192
    %pushi/real 1186152, 4046; load=4.19192
    %add/wr;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1152374431, 4068; load=4.29293
    %pushi/real 2251948, 4046; load=4.29293
    %add/wr;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1179489123, 4068; load=4.39394
    %pushi/real 3317744, 4046; load=4.39394
    %add/wr;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1206603816, 4068; load=4.49495
    %pushi/real 189236, 4046; load=4.49495
    %add/wr;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1233718510, 4068; load=4.59596
    %pushi/real 4125423, 4046; load=4.59596
    %add/wr;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1260833203, 4068; load=4.69697
    %pushi/real 996916, 4046; load=4.69697
    %add/wr;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1287947895, 4068; load=4.79798
    %pushi/real 2062712, 4046; load=4.79798
    %add/wr;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1315062587, 4068; load=4.89899
    %pushi/real 3128508, 4046; load=4.89899
    %add/wr;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/real 1342177280, 4068; load=5.00000
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/reala v000002811f772290, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002811f771350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002811f7713f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002811f771990_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002811f771cb0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002811f772f10_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002811f7713f0_0, 0, 1;
    %vpi_call 2 116 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 117 "$display", "|   Input X (Real)  | Lane |  HW Output Y (Real) |  Hex Output |" {0 0 0};
    %vpi_call 2 118 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002811f7715d0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000002811f7715d0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_7.1, 5;
    %wait E_000002811f70a5e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002811f771990_0, 0, 1;
    %ix/getv/s 4, v000002811f7715d0_0;
    %load/ar v000002811f772290, 4;
    %store/real v000002811f63bef0_0;
    %callf/vec4 TD_tanh7slices_tb.to_fixed, S_000002811f7120f0;
    %store/vec4 v000002811f771cb0_0, 0, 16;
    %load/vec4 v000002811f7715d0_0;
    %addi 1, 0, 32;
    %cmpi/s 100, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v000002811f7715d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/ar v000002811f772290, 4;
    %store/real v000002811f63bef0_0;
    %callf/vec4 TD_tanh7slices_tb.to_fixed, S_000002811f7120f0;
    %store/vec4 v000002811f772f10_0, 0, 16;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002811f772f10_0, 0, 16;
T_7.3 ;
    %load/vec4 v000002811f7715d0_0;
    %addi 2, 0, 32;
    %store/vec4 v000002811f7715d0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %wait E_000002811f70a5e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002811f771990_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 142 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000002811f6c4a40;
T_8 ;
    %wait E_000002811f70a5e0;
    %load/vec4 v000002811f771ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002811f771850_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v000002811f7739b0_0;
    %store/vec4 v000002811f6929c0_0, 0, 16;
    %callf/real TD_tanh7slices_tb.to_real, S_000002811f712280;
    %vpi_call 2 152 "$display", "| %17.8f |  0   | %19.8f |     %h  |", &A<v000002811f772290, v000002811f771850_0 >, W<0,r>, v000002811f7739b0_0 {0 1 0};
T_8.2 ;
    %load/vec4 v000002811f771850_0;
    %addi 1, 0, 32;
    %cmpi/s 100, 0, 32;
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v000002811f771850_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/ar v000002811f772290, 4;
    %load/vec4 v000002811f772b50_0;
    %store/vec4 v000002811f6929c0_0, 0, 16;
    %callf/real TD_tanh7slices_tb.to_real, S_000002811f712280;
    %vpi_call 2 157 "$display", "| %17.8f |  1   | %19.8f |     %h  |", W<1,r>, W<0,r>, v000002811f772b50_0 {0 2 0};
T_8.4 ;
    %load/vec4 v000002811f771850_0;
    %addi 2, 0, 32;
    %store/vec4 v000002811f771850_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tanh7slices_tb.v";
    "./tanh7slices.v";
