read -sv run_verilog_mid/adder_32b_20_66_4296316190690375c325f320a96f3d2d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_66_4296316190690375c325f320a96f3d2d_yosys.v
