=====
SETUP
0.142
7.010
7.152
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/n147_s5
2.715
3.084
i2s_tx/n147_s4
3.086
3.503
i2s_tx/dacdat_s1
7.010
=====
SETUP
3.287
8.756
12.043
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n15_s0
8.343
8.756
i2s_tx/daclrc_nege_s0
8.756
=====
SETUP
3.287
8.756
12.043
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n13_s0
8.343
8.756
i2s_tx/daclrc_pose_s0
8.756
=====
SETUP
4.965
7.114
12.079
I2S_BCLK_ibuf
0.000
0.587
i2s_rx/adcdat_r1_s0
2.159
2.465
i2s_rx/reg_wrfifo_data_28_s1
7.114
=====
SETUP
4.988
7.066
12.055
I2S_BCLK_ibuf
0.000
0.587
i2s_rx/adcfifo_write_s1
2.145
2.451
i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_next_2_s4
3.236
3.468
i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_next_4_s4
3.787
4.208
i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_next_6_s4
4.338
4.548
i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_next_7_s3
5.139
5.349
i2s_rx/adc_fifo/async_fifo_ctrl_inst/n295_s0
5.894
6.344
i2s_rx/adc_fifo/async_fifo_ctrl_inst/n297_s0
6.653
7.066
i2s_rx/adc_fifo/async_fifo_ctrl_inst/full_s0
7.066
=====
SETUP
5.073
7.006
12.079
I2S_BCLK_ibuf
0.000
0.587
i2s_rx/adcdat_r1_s0
2.159
2.465
i2s_rx/reg_wrfifo_data_25_s1
7.006
=====
SETUP
5.120
3.061
8.181
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_12_s0
2.115
2.421
i2s_tx/dacfifo_rddata_r0_12_s0
3.061
=====
SETUP
5.120
3.061
8.181
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_14_s0
2.115
2.421
i2s_tx/dacfifo_rddata_r0_14_s0
3.061
=====
SETUP
3.039
3.883
6.922
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/n146_s8
2.549
2.970
i2s_tx/state_1_s3
3.098
3.467
i2s_tx/state_1_s1
3.883
=====
SETUP
3.189
3.731
6.920
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/n146_s8
2.549
2.970
i2s_tx/state_1_s3
3.098
3.467
i2s_tx/state_0_s1
3.731
=====
SETUP
3.520
3.400
6.920
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/bit_cnt_7_s6
2.549
2.966
i2s_tx/bit_cnt_1_s1
3.400
=====
SETUP
3.520
3.400
6.920
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/bit_cnt_7_s6
2.549
2.966
i2s_tx/bit_cnt_3_s1
3.400
=====
SETUP
3.546
3.572
7.118
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.129
2.435
i2s_tx/n68_s4
2.549
2.759
i2s_tx/n72_s1
3.159
3.572
i2s_tx/bit_cnt_3_s1
3.572
=====
SETUP
3.572
3.356
6.928
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/bit_cnt_7_s6
2.549
2.966
i2s_tx/bit_cnt_2_s1
3.356
=====
SETUP
3.669
3.250
6.919
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/bit_cnt_7_s6
2.549
2.966
i2s_tx/bit_cnt_4_s1
3.250
=====
SETUP
3.669
3.250
6.919
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/bit_cnt_7_s6
2.549
2.966
i2s_tx/bit_cnt_5_s1
3.250
=====
SETUP
3.669
3.250
6.919
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/bit_cnt_7_s6
2.549
2.966
i2s_tx/bit_cnt_6_s1
3.250
=====
SETUP
3.669
3.250
6.919
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/bit_cnt_7_s6
2.549
2.966
i2s_tx/bit_cnt_7_s1
3.250
=====
SETUP
3.729
3.395
7.124
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.129
2.435
i2s_tx/n146_s8
2.549
2.970
i2s_tx/n146_s6
2.974
3.395
i2s_tx/bit_cnt_0_s1
3.395
=====
SETUP
3.805
3.312
7.117
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.129
2.435
i2s_tx/n68_s4
2.549
2.759
i2s_tx/n70_s2
2.891
3.312
i2s_tx/bit_cnt_5_s1
3.312
=====
SETUP
3.853
3.264
7.117
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.129
2.435
i2s_tx/n68_s4
2.549
2.759
i2s_tx/n69_s1
2.895
3.264
i2s_tx/bit_cnt_6_s1
3.264
=====
SETUP
3.853
3.264
7.117
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.129
2.435
i2s_tx/n68_s4
2.549
2.759
i2s_tx/n68_s1
2.895
3.264
i2s_tx/bit_cnt_7_s1
3.264
=====
SETUP
3.857
3.261
7.118
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.129
2.435
i2s_tx/n68_s4
2.549
2.759
i2s_tx/n74_s1
3.051
3.261
i2s_tx/bit_cnt_1_s1
3.261
=====
SETUP
3.875
3.251
7.126
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.129
2.435
i2s_tx/n68_s4
2.549
2.759
i2s_tx/n73_s2
2.919
3.251
i2s_tx/bit_cnt_2_s1
3.251
=====
SETUP
4.139
2.978
7.117
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.129
2.435
i2s_tx/n71_s1
2.565
2.978
i2s_tx/bit_cnt_4_s1
2.978
=====
HOLD
-0.773
0.581
1.353
I2S_DACLRC_ibuf
0.000
0.581
i2s_tx/daclrc_r0_s0
0.581
=====
HOLD
0.201
1.522
1.321
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/adcfifo_writedata_30_s0
1.285
1.429
i2s_rx/adc_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s
1.522
=====
HOLD
0.208
1.525
1.317
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_7_s0
1.281
1.425
i2s_rx/adc_fifo/dpram_inst/use_bram.ram_use_bram.ram_0_0_s
1.525
=====
HOLD
0.263
1.576
1.313
clk_ibuf
0.000
0.581
i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_7_s0
1.285
1.429
i2s_tx/dac_fifo/dpram_inst/gowin_add_SDPB_use_bram.ram_use_bram.ram_0_0_s
1.576
=====
HOLD
0.273
6.598
6.325
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/state_1_s1
6.283
6.439
i2s_tx/n137_s7
6.445
6.598
i2s_tx/state_1_s1
6.598
=====
HOLD
0.275
1.519
1.244
clk_ibuf
0.000
0.581
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/gen_spram_coeff[1].spram_coeff_inst/mem[0]_10_s0
1.297
1.441
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/gen_spram_coeff[1].spram_coeff_inst/data_b_o_10_s0
1.519
=====
HOLD
0.275
1.507
1.232
clk_ibuf
0.000
0.581
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/gen_spram_coeff[4].spram_coeff_inst/mem[0]_2_s0
1.285
1.429
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/gen_spram_coeff[4].spram_coeff_inst/data_b_o_2_s0
1.507
=====
HOLD
0.275
1.582
1.307
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/bit_cnt_7_s1
1.282
1.423
i2s_rx/n401_s6
1.429
1.582
i2s_rx/bit_cnt_7_s1
1.582
=====
HOLD
0.275
1.587
1.312
clk_ibuf
0.000
0.581
reverb/delay_inst/counter_7_s0
1.287
1.428
reverb/delay_inst/n8265_s1
1.434
1.587
reverb/delay_inst/counter_7_s0
1.587
=====
HOLD
0.275
1.575
1.300
clk_ibuf
0.000
0.581
reverb/delay_inst/counter_4_s0
1.275
1.416
reverb/delay_inst/n8268_s1
1.422
1.575
reverb/delay_inst/counter_4_s0
1.575
=====
HOLD
0.275
1.595
1.320
clk_ibuf
0.000
0.581
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/ram_data_addra_0_s4
1.295
1.436
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/n128_s5
1.442
1.595
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/ram_data_addra_0_s4
1.595
=====
HOLD
0.275
1.604
1.329
clk_ibuf
0.000
0.581
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/coeff_index_cnt_0_s2
1.304
1.445
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/n559_s3
1.451
1.604
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/coeff_index_cnt_0_s2
1.604
=====
HOLD
0.275
1.590
1.315
clk_ibuf
0.000
0.581
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/ram_shift_addrb_limit_1_s1
1.290
1.431
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/n256_s2
1.437
1.590
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/ram_shift_addrb_limit_1_s1
1.590
=====
HOLD
0.275
1.599
1.324
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/Trans_Done_s2
1.299
1.440
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n484_s14
1.446
1.599
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/Trans_Done_s2
1.599
=====
HOLD
0.275
1.580
1.305
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_4_s1
1.280
1.421
WM8960_Init/I2C_Init_Dev/i2c_control/n270_s7
1.427
1.580
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_4_s1
1.580
=====
HOLD
0.275
1.608
1.333
clk_ibuf
0.000
0.581
WM8960_Init/Delay_Cnt_0_s1
1.308
1.449
WM8960_Init/n24_s3
1.455
1.608
WM8960_Init/Delay_Cnt_0_s1
1.608
=====
HOLD
0.278
1.583
1.305
clk_ibuf
0.000
0.581
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/coeff_index_cnt_2_s2
1.280
1.421
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/n557_s3
1.430
1.583
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/coeff_index_cnt_2_s2
1.583
=====
HOLD
0.278
1.594
1.316
clk_ibuf
0.000
0.581
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/ram_data_addra_0_s4
1.291
1.432
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/n128_s5
1.441
1.594
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/ram_data_addra_0_s4
1.594
=====
HOLD
0.278
1.578
1.300
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/i2c_sclk_s0
1.275
1.416
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n502_s18
1.425
1.578
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/i2c_sclk_s0
1.578
=====
HOLD
0.278
1.603
1.325
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/cnt_3_s1
1.300
1.441
WM8960_Init/I2C_Init_Dev/n23_s3
1.450
1.603
WM8960_Init/I2C_Init_Dev/cnt_3_s1
1.603
=====
HOLD
0.278
1.604
1.326
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/state_0_s0
1.301
1.442
WM8960_Init/I2C_Init_Dev/n77_s1
1.451
1.604
WM8960_Init/I2C_Init_Dev/state_0_s0
1.604
=====
HOLD
0.281
1.588
1.307
clk_ibuf
0.000
0.581
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/coeff_mem_addr_0_s0
1.282
1.423
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/n510_s2
1.435
1.588
filter_2/advanced_fir_filter_inst/fir_singlerate_inst/coeff_mem_addr_0_s0
1.588
=====
HOLD
0.281
1.601
1.320
clk_ibuf
0.000
0.581
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/cnt_chn_0_s1
1.295
1.436
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/n60_s4
1.448
1.601
filter_1/advanced_fir_filter_inst/fir_singlerate_inst/cnt_chn_0_s1
1.601
=====
HOLD
0.281
1.600
1.319
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/state.GEN_STO_s0
1.294
1.435
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n494_s13
1.447
1.600
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/state.GEN_STO_s0
1.600
=====
HOLD
0.281
1.596
1.315
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/state.GEN_ACK_s0
1.290
1.431
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n493_s13
1.443
1.596
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/state.GEN_ACK_s0
1.596
