\hypertarget{union__hw__lptmr__cnr}{}\section{\+\_\+hw\+\_\+lptmr\+\_\+cnr Union Reference}
\label{union__hw__lptmr__cnr}\index{\+\_\+hw\+\_\+lptmr\+\_\+cnr@{\+\_\+hw\+\_\+lptmr\+\_\+cnr}}


H\+W\+\_\+\+L\+P\+T\+M\+R\+\_\+\+C\+NR -\/ Low Power Timer Counter Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+lptmr.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__lptmr__cnr_1_1__hw__lptmr__cnr__bitfields}{\+\_\+hw\+\_\+lptmr\+\_\+cnr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__lptmr__cnr_a0c30ccd61f575f18f4aa5845cfc0454d}{}\label{union__hw__lptmr__cnr_a0c30ccd61f575f18f4aa5845cfc0454d}

\item 
struct \hyperlink{struct__hw__lptmr__cnr_1_1__hw__lptmr__cnr__bitfields}{\+\_\+hw\+\_\+lptmr\+\_\+cnr\+::\+\_\+hw\+\_\+lptmr\+\_\+cnr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__lptmr__cnr_a28fc6c7079689d4903ef15e66ae9e9c6}{}\label{union__hw__lptmr__cnr_a28fc6c7079689d4903ef15e66ae9e9c6}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+L\+P\+T\+M\+R\+\_\+\+C\+NR -\/ Low Power Timer Counter Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+lptmr.\+h\end{DoxyCompactItemize}
