verilog xil_defaultlib --include "../../../../Biriscv_Clint_FPGA.srcs/sources_1/ip/vio_1/hdl/verilog" --include "../../../../Biriscv_Clint_FPGA.srcs/sources_1/ip/vio_1/hdl" \
"../../../../Biriscv_Clint_FPGA.srcs/sources_1/ip/vio_1/sim/vio_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
