i<>.\src\Bitcell_NAND.v
i<>.\src\Testbench_bitcell_2.v
i<>.\src\Wordcell.v
i<>.\src\Testbench_wordcell.v
i<>.\src\Memory_unit.v
i<>.\src\Address_decoder.v
i<>.\src\Testbench_address_decoder.v
i<>.\src\Testbench_memory_unit.v
i<>.\src\FSM.v
i<>.\src\Testbench_FSM.v
i<>.\src\SRAM_with_FSM.v
i<>.\src\Testbench_SRAM_with_FSM.v
