Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
Finished loading tool scripts (7 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
          Version RC14.28 - v14.20-s067_1 (64-bit), built Jun 22 2016


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 289 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
================================================================================

rc:/> source / /t conf     config/t synth.tcl 
Sourcing './config/synth.tcl' (Fri Apr 07 19:45:29 -0300 2017)...
  Setting attribute of root '/': 'hdl_search_path' = ./rtl
  Setting attribute of root '/': 'information_level' = 9
  Setting attribute of root '/': 'lib_search_path' = /opt/techlib/ibm013/bicmos8hp/synopsys  /opt/techlib/ibm013/bicmos8hp/gds2  /opt/techlib/ibm013/bicmos8hp/lef   /opt/techlib/ibm013/bicmos8hp/captable  /opt/techlib/ibm013/bicmos8hp/ict  /opt/techlib/ibm013/bicmos8hp/tch
            Reading file '/opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib'
    Loading library typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : (PnomV1p20T025_STD_CELL_8HP_12T.lib, block starting at: 31) Unknown Liberty attribute (library_features) encountered. Ignoring
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_B' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_B' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_C' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_C' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_D' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_D' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_E' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_E' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_F' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_F' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_B' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_C' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_D' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_E' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_F' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_H' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_I' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_J' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_K' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND3_B' is not defined in the library.

  Message Summary for Library typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib:
  *****************************************************************************
  Could not find an attribute in the library. [LBR-436]: 433
  An unsupported construct was detected in this library. [LBR-40]: 1
  *****************************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'PnomV1p20T025_STD_CELL_8HP_12T.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE' must have an output pin.
  Setting attribute of root '/': 'library' = {typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib}
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_1x' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_1x_h' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_1x_v' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xh_h' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xv_v' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xn_v' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xs_v' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xw_h' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xe' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xe_h' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_1x' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xe' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_1x' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xe' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_1x' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xe' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xe' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xe' has no resistance value.
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_N' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_O' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_O' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_Q' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_O' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_Q' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DECAP_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FGTIE' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL1' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL128' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL16' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL2' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL32' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL4' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL64' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL8' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_N' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_O' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSRLV_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSRLV_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSRLV_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NWSX' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI2222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI2222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSRLV_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSRLV_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSRLV_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TIE0_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TIE1_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_I' has non-zero origin (200, 200).

  According to lef_library, there are total 7 routing layers [ V(3) / H(4) ]

Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 92 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
        : Check the parameter in technology section.
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 127 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 160 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 193 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MQ' [line 221 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'LY' [line 246 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'AM' [line 268 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 92 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 127 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 160 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 193 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'MQ' [line 221 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'LY' [line 246 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'AM' [line 268 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M1' [line 92 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M2' [line 127 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M3' [line 160 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M4' [line 193 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'MQ' [line 221 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'LY' [line 246 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'AM' [line 268 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.16, 2) of 'WIDTH' for layers 'M1' and 'AM' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.4, 8) of 'PITCH' for layers 'M1' and 'AM' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.16, 5) of 'MINSPACING' for layers 'M1' and 'AM' is too large.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_B' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_B' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_B'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_B' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_B' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_B'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_B' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_B' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_B'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_C' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_C' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_C'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_C' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_C' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_C'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_C' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_C' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_C'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_D' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_D' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_D'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_D' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_D' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_D'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_D' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_D' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_D'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_E' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_E' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_F'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_F'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_F'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B2' and 'Z' in libcell 'COMP2_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B1' and 'Z' in libcell 'COMP2_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'COMP2_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'COMP2_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B2' and 'Z' in libcell 'COMP2_C'.
  Library has 330 usable logic and 48 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'PnomV1p20T025_STD_CELL_8HP_12T.lib', Total cells: 382, Unusable cells: 2.
	List of unusable cells: 'DECAP_C FGTIE .'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'lef_library' = /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef /opt/techlib/ibm013/bicmos8hp/lef/IBM_BICMOS8HP_SC_1P2V_12T_RVT_091712.lef

  According to cap_table_file, there are total 7 routing layers [ V(3) / H(4) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.16, 2) of 'WIDTH' for layers 'M1' and 'M7' is too large.
  Setting attribute of root '/': 'cap_table_file' = /opt/techlib/ibm013/bicmos8hp/captable/bicmos8hp_7AM_41_nm.CapTbl
  Setting attribute of root '/': 'interconnect_mode' = ple
  Setting attribute of root '/': 'tns_opto' = true
            Reading Verilog file './rtl/tpu.sv'
            Reading Verilog file './rtl/rf.sv'
            Reading Verilog file './rtl/clock_gen.sv'
            Reading Verilog file './rtl/timer.sv'
Info    : Found unusable library cells. [LBR-415]
        : Library: 'PnomV1p20T025_STD_CELL_8HP_12T.lib', Total cells: 382, Unusable cells: 2.
	List of unusable cells: 'DECAP_C FGTIE .'
Info    : Found unusable library cells. [LBR-415]
        : Library: 'physical_cells', Total cells: 9, Unusable cells: 9.
	List of unusable cells: 'FILL1 FILL128 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 NWSX .'
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'tpu' from file './rtl/tpu.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'rf' from file './rtl/rf.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'rf' with default parameters value.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regfile' in module 'rf' in file './rtl/rf.sv' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...][...]' [3] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 36.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...][...]' [4] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 37.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...]' [8] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 38.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...]' [8] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 39.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...]' [8] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 40.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...]' [8] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...][...]' [1] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 56.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...][...]' [1] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 62.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...][...]' [1] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 68.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...][...]' [1] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 74.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'regfile[...][...]' [1] doesn't match the width of right hand side [32] in assignment in file './rtl/rf.sv' on line 82.
Info    : Unused module input port. [CDFG-500]
        : Input port 'TIME' is not used in module 'rf' in file './rtl/rf.sv' on line 8.
        : The value of the input port is not used within the design.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=6 Z=1) at line 91 in the file './rtl/rf.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=8 B=6 Z=1) at line 91 in the file './rtl/rf.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[0]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven net during elaboration.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[1]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[2]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[3]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[4]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[5]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[6]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[7]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[8]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[9]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[10]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[11]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[12]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[13]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[14]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[15]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[16]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[17]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[18]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[19]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[20]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[21]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[22]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[23]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[24]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[25]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[26]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[27]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[28]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[29]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[30]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[31]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[37]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[38]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[39]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[40]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[41]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[42]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[43]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[44]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[45]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[46]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[47]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[48]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[49]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[50]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[51]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[52]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[53]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[54]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[55]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[56]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[57]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[58]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[59]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[60]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[61]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[62]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'regfile[63]' in module 'rf' in file './rtl/rf.sv' on line 96, column 19.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'ready_rf' in module 'rf' in file './rtl/rf.sv' on line 9, column 23.
        : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (7) does not match width of port 'TIME' (1) of instance 'rf_instance' of module 'rf' in file './rtl/tpu.sv' on line 33.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'ready_rf' of instance 'rf_instance' of module 'rf' inside module 'tpu' in file './rtl/tpu.sv' on line 33.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timer' from file './rtl/timer.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'TIMER_COUNTER' [16] doesn't match the width of right hand side [32] in assignment in file './rtl/timer.sv' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'TIMER_COUNTER' [16] doesn't match the width of right hand side [32] in assignment in file './rtl/timer.sv' on line 25.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'TIMER_COUNTER' [16] doesn't match the width of right hand side [32] in assignment in file './rtl/timer.sv' on line 32.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'TPUINT' [1] doesn't match the width of right hand side [32] in assignment in file './rtl/timer.sv' on line 41.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=16 B=16 Z=1) at line 41 in the file './rtl/timer.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=16 B=16 Z=1) at line 41 in the file './rtl/timer.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/geq_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'GEQ_UNS_OP' (pin widths: A=16 B=16 Z=1) at line 30 in the file './rtl/timer.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'GEQ_UNS_OP' (pin widths: A=16 B=16 Z=1) at line 30 in the file './rtl/timer.sv' will be considered in the following order: {'/hdl_libraries/GB/components/geq_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/geq_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/geq_unsigned/implementations/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=1 Z=16) at line 35 in the file './rtl/timer.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=1 Z=16) at line 35 in the file './rtl/timer.sv' will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'clock_gen' from file './rtl/clock_gen.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'G_CLK_TX' [1] doesn't match the width of right hand side [32] in assignment in file './rtl/clock_gen.sv' on line 13.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'G_CLK_RX' [1] doesn't match the width of right hand side [32] in assignment in file './rtl/clock_gen.sv' on line 14.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=8 Z=1) at line 13 in the file './rtl/clock_gen.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=8 Z=1) at line 13 in the file './rtl/clock_gen.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=8 Z=1) at line 14 in the file './rtl/clock_gen.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=8 Z=1) at line 14 in the file './rtl/clock_gen.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'tpu'.
        Computing net loads.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      2 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "current_design"          - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      3 , failed      0 (runtime  0.00)
 "set_clock_gating_check"  - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"       - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"    - successful      2 , failed      0 (runtime  0.00)
 "set_load"                - successful      4 , failed      0 (runtime  0.00)
 "set_time_unit"           - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'tpu'

No empty modules in design 'tpu'

  Done Checking the design.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.90 ohm (from cap_table_file)
Site size           : 5.20 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         1.00        0.000263  
M2              V         1.00        0.000242  
M3              H         1.00        0.000242  
M4              V         1.00        0.000234  
M5              H         1.00        0.000199  
M6              V         1.00        0.000174  
M7              H         1.00        0.000190  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         1.00         0.443125  
M2              V         1.00         0.319500  
M3              H         1.00         0.319500  
M4              V         1.00         0.319500  
M5              H         1.00         0.093250  
M6              V         1.00         0.015132  
M7              H         1.00         0.003500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.160000  
M2              V         1.00         0.200000  
M3              H         1.00         0.200000  
M4              V         1.00         0.200000  
MQ              H         1.00         0.400000  
LY              V         1.00         1.520000  
AM              H         1.00         2.000000  

Warning : A combinational loop has been found. [TIM-20]
        : The design 'tpu' contains the following combinational loop:
          rf_instance/INTFLAG
          timer_instance/INTFLAG
          timer_instance/INTFLAG
          timer_instance/g5/in_1
          timer_instance/g5/z
          timer_instance/g6/in_0
          timer_instance/g6/z
          timer_instance/mux_41_68/in_0
          timer_instance/mux_41_68/in_0
          timer_instance/mux_41_68/g1/data0
          timer_instance/mux_41_68/g1/z
          timer_instance/mux_41_68/z
          timer_instance/mux_41_68/z
          timer_instance/TPUINT
          timer_instance/TPUINT
          rf_instance/TPUINT_RF
          rf_instance/TPUINT_RF
          rf_instance/g9/in_0
          rf_instance/g9/z
          rf_instance/mux_91_79/in_0
          rf_instance/mux_91_79/in_0
          rf_instance/mux_91_79/g1/data0
          rf_instance/mux_91_79/g1/z
          rf_instance/mux_91_79/z
          rf_instance/mux_91_79/z
          rf_instance/INTFLAG
          rf_instance/INTFLAG
The combinational loop has been disabled.
        : You can set case constants or disable cell arcs to break a combinational loop.  For detailed information see the 'Setting Constraints and Performing Timing Analysis Using Encounter RTL Compiler' documentation.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'tpu' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 6 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'rf_instance/mux_regfile[32]_34_5', 'rf_instance/mux_regfile[33]_34_5', 
'rf_instance/mux_regfile[34]_34_5', 'rf_instance/mux_regfile[35]_34_5', 
'rf_instance/mux_regfile[36]_34_5', 
'timer_instance/mux_TIMER_COUNTER_16_5'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'tpu' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'timer' using 'medium' effort and no timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=16 CI=1 Z=16) will be considered in the following order: {'/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'timer'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'timer'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      Yes
                  Allow CSA over Inverter:   Yes
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'tpu'.
      Removing temporary intermediate hierarchies under tpu
              Optimizing muxes in design 'clock_gen'.
              Optimizing muxes in design 'rf'.
              Optimizing muxes in design 'timer'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'tpu' to generic gates.
        Computing net loads.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.90 ohm (from cap_table_file)
Site size           : 5.20 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         1.00        0.000263  
M2              V         1.00        0.000242  
M3              H         1.00        0.000242  
M4              V         1.00        0.000234  
M5              H         1.00        0.000199  
M6              V         1.00        0.000174  
M7              H         1.00        0.000190  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         1.00         0.443125  
M2              V         1.00         0.319500  
M3              H         1.00         0.319500  
M4              V         1.00         0.319500  
M5              H         1.00         0.093250  
M6              V         1.00         0.015132  
M7              H         1.00         0.003500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.160000  
M2              V         1.00         0.200000  
M3              H         1.00         0.200000  
M4              V         1.00         0.200000  
MQ              H         1.00         0.400000  
LY              V         1.00         1.520000  
AM              H         1.00         2.000000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'tpu' using 'high' effort.
      Mapping 'tpu'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'gte_30_21' of datapath component 'geq_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_35_36_1' of datapath component 'increment_unsigned'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timer_instance' in module 'tpu' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'clock_gen_instance' in module 'tpu' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) tpu...
          Done structuring (delay-based) tpu
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 8 CPUs usable)
          Structuring (delay-based) logic partition in tpu...
            Starting partial collapsing  cb_part_189
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in tpu
        Mapping logic partition in tpu...
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) logic partition in tpu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in tpu
        Mapping logic partition in tpu...
          Structuring (delay-based) logic partition in tpu...
            Starting partial collapsing (xors only) cb_seq_185
            Finished partial collapsing.
            Starting partial collapsing  cb_seq_185
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in tpu
        Mapping logic partition in tpu...
          Structuring (delay-based) logic partition in tpu...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in tpu
        Mapping logic partition in tpu...
          Structuring (delay-based) cb_seq...
            Starting partial collapsing  cb_seq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'SYS_CLK' target slack: 29996 ps
Target path end-point (Pin: timer_instance_TIMER_COUNTER_reg[15]/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'tpu'.
        : Use 'report timing -lint' for more information.
                   Pin                               Type          Fanout Load  Arrival   
                                                                          (fF)   (ps)     
------------------------------------------------------------------------------------------
(clock SYS_CLK)                            <<<  launch                                0 R 
                                                latency                                   
cb_seqi
  timer_instance_TIMER_COUNTER_reg[1]/clk                                                 
  timer_instance_TIMER_COUNTER_reg[1]/q    (u)  unmapped_d_flop         5 38.5            
  g540/in_1                                                                               
  g540/z                                   (u)  unmapped_nand2          3 22.5            
  g539/in_1                                                                               
  g539/z                                   (u)  unmapped_complex2       3 22.5            
  g391/in_1                                                                               
  g391/z                                   (u)  unmapped_complex2       3 22.5            
  g526/in_1                                                                               
  g526/z                                   (u)  unmapped_complex2       3 22.5            
  g518/in_0                                                                               
  g518/z                                   (u)  unmapped_complex2       3 22.5            
  g514/in_0                                                                               
  g514/z                                   (u)  unmapped_complex2       3 22.5            
  g506/in_0                                                                               
  g506/z                                   (u)  unmapped_complex2       3 22.5            
  g497/in_1                                                                               
  g497/z                                   (u)  unmapped_complex2       3 22.5            
  g395/in_1                                                                               
  g395/z                                   (u)  unmapped_complex2       3 22.5            
  g398/in_1                                                                               
  g398/z                                   (u)  unmapped_complex2       3 22.5            
  g408/in_1                                                                               
  g408/z                                   (u)  unmapped_complex2       3 22.5            
  g396/in_1                                                                               
  g396/z                                   (u)  unmapped_complex2       3 22.5            
  g399/in_1                                                                               
  g399/z                                   (u)  unmapped_complex2       3 22.5            
  g425/in_1                                                                               
  g425/z                                   (u)  unmapped_complex2       2 15.0            
  g465/in_1                                                                               
  g465/z                                   (u)  unmapped_or2            1  7.5            
  g466/in_1                                                                               
  g466/z                                   (u)  unmapped_nand2          1  7.7            
  g560/in_0                                                                               
  g560/z                                   (u)  unmapped_complex2       1  7.7            
  timer_instance_TIMER_COUNTER_reg[15]/d   <<<  unmapped_d_flop                           
  timer_instance_TIMER_COUNTER_reg[15]/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock SYS_CLK)                                 capture                         1000000 R 
                                                latency                                   
------------------------------------------------------------------------------------------
Cost Group   : 'SYS_CLK' (path_group 'SYS_CLK')
Start-point  : cb_seqi/timer_instance_TIMER_COUNTER_reg[1]/clk
End-point    : cb_seqi/timer_instance_TIMER_COUNTER_reg[15]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 698949ps.
 
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 8 CPUs usable)
          Restructuring (delay-based) logic partition in tpu...
          Done restructuring (delay-based) logic partition in tpu
        Optimizing logic partition in tpu...
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in tpu...
          Done restructuring (delay-based) logic partition in tpu
        Optimizing logic partition in tpu...
          Restructuring (delay-based) logic partition in tpu...
          Done restructuring (delay-based) logic partition in tpu
        Optimizing logic partition in tpu...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
          Restructuring (delay-based) cb_part_189...
          Done restructuring (delay-based) cb_part_189
        Optimizing component cb_part_189...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'tpu'.
                   Pin                           Type     Fanout Load Slew  Delay  Arrival   
                                                                 (fF) (ps)  (ps)    (ps)     
---------------------------------------------------------------------------------------------
(clock SYS_CLK)                                 launch                                   0 R 
                                                latency                    +60000    60000 R 
cb_seqi
  timer_instance_TIMER_COUNTER_reg[0]/CLK                                0           60000 R 
  timer_instance_TIMER_COUNTER_reg[0]/Q         DFF_E          5 41.5  182   +230    60230 R 
  g824/A                                                                       +0    60230   
  g824/Z                                        NAND2_D        2 23.4  126    +94    60324 F 
  g823/A                                                                       +0    60324   
  g823/Z                                        INVERT_H       1 10.0   60    +49    60373 R 
  g819/A                                                                       +0    60373   
  g819/Z                                        NAND2_D        2 17.0   91    +56    60430 F 
  g816/A                                                                       +0    60430   
  g816/Z                                        NOR2_B         2 17.3  270   +158    60588 R 
  g811/A                                                                       +0    60588   
  g811/Z                                        NAND2_D        2 17.0  126    +90    60678 F 
  g807/A                                                                       +0    60678   
  g807/Z                                        NOR2_B         2 17.3  274   +168    60846 R 
  g802/A                                                                       +0    60846   
  g802/Z                                        NAND2_D        2 17.0  128    +91    60938 F 
  g798/A                                                                       +0    60938   
  g798/Z                                        NOR2_B         2 17.3  274   +168    61106 R 
  g793/A                                                                       +0    61106   
  g793/Z                                        NAND2_D        2 17.0  128    +91    61197 F 
  g789/A                                                                       +0    61197   
  g789/Z                                        NOR2_B         2 17.3  274   +168    61366 R 
  g784/A                                                                       +0    61366   
  g784/Z                                        NAND2_D        2 17.0  128    +91    61457 F 
  g780/A                                                                       +0    61457   
  g780/Z                                        NOR2_B         2 17.3  274   +168    61625 R 
  g775/A                                                                       +0    61625   
  g775/Z                                        NAND2_D        2 17.0  128    +91    61716 F 
  g771/A                                                                       +0    61716   
  g771/Z                                        NOR2_B         2 17.3  274   +168    61885 R 
  g766/A                                                                       +0    61885   
  g766/Z                                        NAND2_D        1 11.2  107    +74    61958 F 
  g761/B                                                                       +0    61958   
  g761/Z                                        XOR2_C         1  8.7  128   +106    62065 R 
  g758/A                                                                       +0    62065   
  g758/Z                                        NOR2_B         1  9.2  163    +83    62148 F 
  timer_instance_TIMER_COUNTER_reg[15]/D   <<<  DFF_E                          +0    62148   
  timer_instance_TIMER_COUNTER_reg[15]/CLK      setup                    0   +148    62296 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock SYS_CLK)                                 capture                            1000000 R 
                                                latency                    +60000  1060000 R 
---------------------------------------------------------------------------------------------
Cost Group   : 'SYS_CLK' (path_group 'SYS_CLK')
Timing slack :  997704ps 
Start-point  : cb_seqi/timer_instance_TIMER_COUNTER_reg[0]/CLK
End-point    : cb_seqi/timer_instance_TIMER_COUNTER_reg[15]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                57070        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       SYS_CLK             29996   997704  1000000 

 
Global incremental target info
==============================
Cost Group 'SYS_CLK' target slack: 19997 ps
Target path end-point (Pin: timer_instance_TIMER_COUNTER_reg[15]/D (DFF_E/D))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'tpu'.
                   Pin                           Type     Fanout Load  Arrival   
                                                                 (fF)   (ps)     
---------------------------------------------------------------------------------
(clock SYS_CLK)                            <<<  launch                       0 R 
                                                latency                          
cb_seqi
  timer_instance_TIMER_COUNTER_reg[0]/CLK                                        
  timer_instance_TIMER_COUNTER_reg[0]/Q         DFF_E          5 41.5            
  g824/A                                                                         
  g824/Z                                        NAND2_D        2 23.4            
  g823/A                                                                         
  g823/Z                                        INVERT_H       1 10.0            
  g819/A                                                                         
  g819/Z                                        NAND2_D        2 17.0            
  g816/A                                                                         
  g816/Z                                        NOR2_B         2 17.3            
  g811/A                                                                         
  g811/Z                                        NAND2_D        2 17.0            
  g807/A                                                                         
  g807/Z                                        NOR2_B         2 17.3            
  g802/A                                                                         
  g802/Z                                        NAND2_D        2 17.0            
  g798/A                                                                         
  g798/Z                                        NOR2_B         2 17.3            
  g793/A                                                                         
  g793/Z                                        NAND2_D        2 17.0            
  g789/A                                                                         
  g789/Z                                        NOR2_B         2 17.3            
  g784/A                                                                         
  g784/Z                                        NAND2_D        2 17.0            
  g780/A                                                                         
  g780/Z                                        NOR2_B         2 17.3            
  g775/A                                                                         
  g775/Z                                        NAND2_D        2 17.0            
  g771/A                                                                         
  g771/Z                                        NOR2_B         2 17.3            
  g766/A                                                                         
  g766/Z                                        NAND2_D        1 11.2            
  g761/B                                                                         
  g761/Z                                        XOR2_C         1  8.7            
  g758/A                                                                         
  g758/Z                                        NOR2_B         1  9.2            
  timer_instance_TIMER_COUNTER_reg[15]/D   <<<  DFF_E                            
  timer_instance_TIMER_COUNTER_reg[15]/CLK      setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock SYS_CLK)                                 capture                1000000 R 
                                                latency                          
---------------------------------------------------------------------------------
Cost Group   : 'SYS_CLK' (path_group 'SYS_CLK')
Start-point  : cb_seqi/timer_instance_TIMER_COUNTER_reg[0]/CLK
End-point    : cb_seqi/timer_instance_TIMER_COUNTER_reg[15]/D

The global mapper estimates a slack for this path of 698380ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'tpu'.
                   Pin                           Type     Fanout Load Slew  Delay  Arrival   
                                                                 (fF) (ps)  (ps)    (ps)     
---------------------------------------------------------------------------------------------
(clock SYS_CLK)                                 launch                                   0 R 
                                                latency                    +60000    60000 R 
cb_seqi
  timer_instance_TIMER_COUNTER_reg[0]/CLK                                0           60000 R 
  timer_instance_TIMER_COUNTER_reg[0]/Q         DFF_E          5 41.5  182   +230    60230 R 
  g824/A                                                                       +0    60230   
  g824/Z                                        NAND2_D        2 23.4  126    +94    60324 F 
  g823/A                                                                       +0    60324   
  g823/Z                                        INVERT_H       1 10.0   60    +49    60373 R 
  g819/A                                                                       +0    60373   
  g819/Z                                        NAND2_D        2 17.0   91    +56    60430 F 
  g816/A                                                                       +0    60430   
  g816/Z                                        NOR2_B         2 15.2  242   +144    60574 R 
  g811/A                                                                       +0    60574   
  g811/Z                                        NAND2_D        2 17.0  120    +87    60661 F 
  g807/A                                                                       +0    60661   
  g807/Z                                        NOR2_B         2 15.2  247   +153    60814 R 
  g802/A                                                                       +0    60814   
  g802/Z                                        NAND2_D        2 17.0  121    +88    60902 F 
  g798/A                                                                       +0    60902   
  g798/Z                                        NOR2_B         2 15.2  247   +153    61055 R 
  g793/A                                                                       +0    61055   
  g793/Z                                        NAND2_D        2 17.0  121    +88    61143 F 
  g789/A                                                                       +0    61143   
  g789/Z                                        NOR2_B         2 15.2  247   +153    61296 R 
  g784/A                                                                       +0    61296   
  g784/Z                                        NAND2_D        2 17.0  121    +88    61384 F 
  g780/A                                                                       +0    61384   
  g780/Z                                        NOR2_B         2 15.2  247   +153    61537 R 
  g775/A                                                                       +0    61537   
  g775/Z                                        NAND2_D        2 17.0  121    +88    61624 F 
  g771/A                                                                       +0    61624   
  g771/Z                                        NOR2_B         2 15.2  247   +153    61778 R 
  g2/B                                                                         +0    61778   
  g2/Z                                          XNOR2_A        1  8.7  305   +176    61954 R 
  g760/A                                                                       +0    61954   
  g760/Z                                        NOR2_B         1  9.2  163   +113    62067 F 
  timer_instance_TIMER_COUNTER_reg[14]/D   <<<  DFF_E                          +0    62067   
  timer_instance_TIMER_COUNTER_reg[14]/CLK      setup                    0   +148    62215 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock SYS_CLK)                                 capture                            1000000 R 
                                                latency                    +60000  1060000 R 
---------------------------------------------------------------------------------------------
Cost Group   : 'SYS_CLK' (path_group 'SYS_CLK')
Timing slack :  997785ps 
Start-point  : cb_seqi/timer_instance_TIMER_COUNTER_reg[0]/CLK
End-point    : cb_seqi/timer_instance_TIMER_COUNTER_reg[14]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               56058        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       SYS_CLK             19997   997785  1000000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'tpu' in file 'fv/tpu/rtl_to_g1.do' ...
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'tpu'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'tpu' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 26345        0         0      1168        0
 const_prop                26345        0         0      1168        0
 hi_fo_buf                 26345        0         0      1168        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                26345        0         0      1168        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  26345        0         0      1168        0
 incr_max_trans            26409        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         2  (        0 /        0 )  0.00
        plc_star         2  (        0 /        0 )  0.00
        drc_bufs         4  (        2 /        2 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  26409        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 26409        0         0         0        0
 rem_inv                   26386        0         0         0        0
 merge_bi                  26364        0         0         0        0
 rem_inv_qb                26213        0         0         0        0
 gate_comp                 26180        0         0         0        0
 glob_area                 26172        0         0         0        0
 area_down                 26169        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         2  (        0 /        2 )  0.00
         rem_inv         1  (        1 /        1 )  0.00
        merge_bi         1  (        1 /        1 )  0.00
      rem_inv_qb         9  (        1 /        1 )  0.01
    seq_res_area         2  (        0 /        0 )  0.23
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         1  (        1 /        1 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        18  (        1 /       18 )  0.00
       area_down         2  (        1 /        1 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         2  (        0 /        2 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                26169        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  26169        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  26169        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 26169        0         0         0        0
 glob_area                 26165        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         2  (        0 /        2 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        18  (        1 /       18 )  0.00
       area_down         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                26165        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  26165        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'tpu'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'tpu'.
Info    : Time taken to report power. [RPT-7]
        : 0.00 cpu seconds
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell cdn_loop_breaker.
        : Cell could be a loop breaker or its inputs could be driven by constants.
