{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2021.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "174.16"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "51", "@dc": "51", "@oc": "51", "@id": "40438899", "text": ":facetid:toc:db/conf/fpga/fpga2021.bht"}}, "hits": {"@total": "51", "@computed": "51", "@sent": "51", "@first": "0", "hit": [{"@score": "1", "@id": "926632", "info": {"authors": {"author": [{"@pid": "150/9436", "text": "Peipei Zhou 0001"}, {"@pid": "133/4300", "text": "Jiayi Sheng"}, {"@pid": "144/6124", "text": "Cody Hao Yu"}, {"@pid": "24/4134-4", "text": "Peng Wei 0004"}, {"@pid": "29/5259-22", "text": "Jie Wang 0022"}, {"@pid": "52/328-10", "text": "Di Wu 0010"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "MOCHA: Multinode Cost Optimization in Heterogeneous Clouds with Accelerators.", "venue": "FPGA", "pages": "273-279", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/0001SYWWWC21", "doi": "10.1145/3431920.3439304", "ee": "https://doi.org/10.1145/3431920.3439304", "url": "https://dblp.org/rec/conf/fpga/0001SYWWWC21"}, "url": "URL#926632"}, {"@score": "1", "@id": "926633", "info": {"authors": {"author": [{"@pid": "131/4868", "text": "Qijing Huang 0001"}, {"@pid": "168/4711", "text": "Dequan Wang"}, {"@pid": "60/1749", "text": "Zhen Dong"}, {"@pid": "132/7629", "text": "Yizhao Gao"}, {"@pid": "254/0855", "text": "Yaohui Cai"}, {"@pid": "91/7844", "text": "Tian Li"}, {"@pid": "130/1371", "text": "Bichen Wu"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}]}, "title": "CoDeNet: Efficient Deployment of Input-Adaptive Object Detection on Embedded FPGAs.", "venue": "FPGA", "pages": "206-216", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/0001WDGCLWKW21", "doi": "10.1145/3431920.3439295", "ee": "https://doi.org/10.1145/3431920.3439295", "url": "https://dblp.org/rec/conf/fpga/0001WDGCLWKW21"}, "url": "URL#926633"}, {"@score": "1", "@id": "926634", "info": {"authors": {"author": [{"@pid": "29/5259-22", "text": "Jie Wang 0022"}, {"@pid": "226/3843", "text": "Licheng Guo"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "AutoSA: A Polyhedral Compiler for High-Performance Systolic Arrays on FPGA.", "venue": "FPGA", "pages": "93-104", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/0022GC21", "doi": "10.1145/3431920.3439292", "ee": "https://doi.org/10.1145/3431920.3439292", "url": "https://dblp.org/rec/conf/fpga/0022GC21"}, "url": "URL#926634"}, {"@score": "1", "@id": "926635", "info": {"authors": {"author": [{"@pid": "75/912", "text": "Aman Arora"}, {"@pid": "286/1928", "text": "Samidh Mehta"}, {"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "j/LizyKurianJohn", "text": "Lizy K. John"}]}, "title": "Tensor Slices to the Rescue: Supercharging ML Acceleration on FPGAs.", "venue": "FPGA", "pages": "23-33", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AroraMBJ21", "doi": "10.1145/3431920.3439282", "ee": "https://doi.org/10.1145/3431920.3439282", "url": "https://dblp.org/rec/conf/fpga/AroraMBJ21"}, "url": "URL#926635"}, {"@score": "1", "@id": "926636", "info": {"authors": {"author": [{"@pid": "96/3374", "text": "Xinyu Chen"}, {"@pid": "265/6087", "text": "Hongshi Tan"}, {"@pid": "70/3621", "text": "Yao Chen"}, {"@pid": "h/BingshengHe", "text": "Bingsheng He"}, {"@pid": "37/1143", "text": "Weng-Fai Wong"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "ThunderGP: HLS-based Graph Processing Framework on FPGAs.", "venue": "FPGA", "pages": "69-80", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenTCHWC21", "doi": "10.1145/3431920.3439290", "ee": "https://doi.org/10.1145/3431920.3439290", "url": "https://dblp.org/rec/conf/fpga/ChenTCHWC21"}, "url": "URL#926636"}, {"@score": "1", "@id": "926637", "info": {"authors": {"author": [{"@pid": "190/7785", "text": "Jianyi Cheng"}, {"@pid": "21/7915", "text": "John Wickerson"}, {"@pid": "38/1966", "text": "George A. Constantinides"}]}, "title": "Probabilistic Optimization for High-Level Synthesis.", "venue": "FPGA", "pages": "145", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChengWC21", "doi": "10.1145/3431920.3439455", "ee": "https://doi.org/10.1145/3431920.3439455", "url": "https://dblp.org/rec/conf/fpga/ChengWC21"}, "url": "URL#926637"}, {"@score": "1", "@id": "926638", "info": {"authors": {"author": [{"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "226/3843", "text": "Licheng Guo"}, {"@pid": "90/8053", "text": "Young-kyu Choi"}, {"@pid": "29/5259-22", "text": "Jie Wang 0022"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Extending High-Level Synthesis for Task-Parallel Programs.", "venue": "FPGA", "pages": "225", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChiGC0C21", "doi": "10.1145/3431920.3439470", "ee": "https://doi.org/10.1145/3431920.3439470", "url": "https://dblp.org/rec/conf/fpga/ChiGC0C21"}, "url": "URL#926638"}, {"@score": "1", "@id": "926639", "info": {"authors": {"author": [{"@pid": "90/8053", "text": "Young-kyu Choi"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "214/9831", "text": "Weikang Qiao"}, {"@pid": "270/3974", "text": "Nikola Samardzic"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "HBM Connect: High-Performance HLS Interconnect for FPGA HBM.", "venue": "FPGA", "pages": "116-126", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChoiCQSC21", "doi": "10.1145/3431920.3439301", "ee": "https://doi.org/10.1145/3431920.3439301", "url": "https://dblp.org/rec/conf/fpga/ChoiCQSC21"}, "url": "URL#926639"}, {"@score": "1", "@id": "926640", "info": {"authors": {"author": [{"@pid": "224/1533", "text": "Davide Conficconi"}, {"@pid": "202/6627", "text": "Eleonora D&apos;Arnese"}, {"@pid": "179/3087", "text": "Emanuele Del Sozzo"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}, {"@pid": "94/5486", "text": "Marco D. Santambrogio"}]}, "title": "A Framework for Customizable FPGA-based Image Registration Accelerators.", "venue": "FPGA", "pages": "251-261", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ConficconiDSSS21", "doi": "10.1145/3431920.3439291", "ee": "https://doi.org/10.1145/3431920.3439291", "url": "https://dblp.org/rec/conf/fpga/ConficconiDSSS21"}, "url": "URL#926640"}, {"@score": "1", "@id": "926641", "info": {"authors": {"author": [{"@pid": "274/2869", "text": "Zewei Du"}, {"@pid": "259/3594", "text": "Yann Herklotz"}, {"@pid": "149/4043", "text": "Nadesh Ramanathan"}, {"@pid": "21/7915", "text": "John Wickerson"}]}, "title": "Fuzzing High-Level Synthesis Tools.", "venue": "FPGA", "pages": "148", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DuHRW21", "doi": "10.1145/3431920.3439466", "ee": "https://doi.org/10.1145/3431920.3439466", "url": "https://dblp.org/rec/conf/fpga/DuHRW21"}, "url": "URL#926641"}, {"@score": "1", "@id": "926642", "info": {"authors": {"author": [{"@pid": "259/3908", "text": "Mahyar Emami"}, {"@pid": "56/9202", "text": "Endri Bezati"}, {"@pid": "79/2141", "text": "J\u00f6rn W. Janneck"}, {"@pid": "l/JamesRLarus", "text": "James R. Larus"}]}, "title": "Triggered Scheduling: Efficient Detection of Dataflow Network Idleness on Heterogeneous Systems.", "venue": "FPGA", "pages": "226-227", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/EmamiBJL21", "doi": "10.1145/3431920.3439473", "ee": "https://doi.org/10.1145/3431920.3439473", "url": "https://dblp.org/rec/conf/fpga/EmamiBJL21"}, "url": "URL#926642"}, {"@score": "1", "@id": "926643", "info": {"authors": {"author": [{"@pid": "268/1939", "text": "Ayokunle Fadamiro"}, {"@pid": "268/1955", "text": "Pouyan Rezaie"}, {"@pid": "123/8635", "text": "Spencer K. Millican"}, {"@pid": "130/4018", "text": "Christopher Harris"}]}, "title": "Simulating and Evaluating a Quaternary Logic FPGA Based on Floating-gate Memories and Voltage Division.", "venue": "FPGA", "pages": "226", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FadamiroRMH21", "doi": "10.1145/3431920.3439471", "ee": "https://doi.org/10.1145/3431920.3439471", "url": "https://dblp.org/rec/conf/fpga/FadamiroRMH21"}, "url": "URL#926643"}, {"@score": "1", "@id": "926644", "info": {"authors": {"author": [{"@pid": "36/2917", "text": "Behnam Ghavami"}, {"@pid": "254/2576", "text": "Seyed Milad Ebrahimi"}, {"@pid": "44/10032", "text": "Zhenman Fang"}, {"@pid": "42/1149", "text": "Lesley Shannon"}]}, "title": "LEAP: A Deep Learning based Aging-Aware Architecture Exploration Framework for FPGAs.", "venue": "FPGA", "pages": "146", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GhavamiEFS21", "doi": "10.1145/3431920.3439459", "ee": "https://doi.org/10.1145/3431920.3439459", "url": "https://dblp.org/rec/conf/fpga/GhavamiEFS21"}, "url": "URL#926644"}, {"@score": "1", "@id": "926645", "info": {"authors": {"author": [{"@pid": "229/4197", "text": "Mustafa S. Gobulukoglu"}, {"@pid": "286/1946", "text": "Colin Drewes"}, {"@pid": "170/2873", "text": "Bill Hunter"}, {"@pid": "136/3850", "text": "Dustin Richmond"}, {"@pid": "15/3231", "text": "Ryan Kastner"}]}, "title": "Classifying Computations on Multi-Tenant FPGAs.", "venue": "FPGA", "pages": "227", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GobulukogluDHRK21", "doi": "10.1145/3431920.3439475", "ee": "https://doi.org/10.1145/3431920.3439475", "url": "https://dblp.org/rec/conf/fpga/GobulukogluDHRK21"}, "url": "URL#926645"}, {"@score": "1", "@id": "926646", "info": {"authors": {"author": [{"@pid": "226/3843", "text": "Licheng Guo"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "29/5259-22", "text": "Jie Wang 0022"}, {"@pid": "243/1089", "text": "Jason Lau"}, {"@pid": "214/9831", "text": "Weikang Qiao"}, {"@pid": "214/9817", "text": "Ecenur Ustun"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "AutoBridge: Coupling Coarse-Grained Floorplanning and Pipelining for High-Frequency HLS Design on Multi-Die FPGAs.", "venue": "FPGA", "pages": "81-92", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoC0LQUZC21", "doi": "10.1145/3431920.3439289", "ee": "https://doi.org/10.1145/3431920.3439289", "url": "https://dblp.org/rec/conf/fpga/GuoC0LQUZC21"}, "url": "URL#926646"}, {"@score": "1", "@id": "926647", "info": {"authors": {"author": {"@pid": "176/9152", "text": "Philip Harris"}}, "title": "Scientific Applications of FPGAs at the LHC.", "venue": "FPGA", "pages": "68", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Harris21", "doi": "10.1145/3431920.3437119", "ee": "https://doi.org/10.1145/3431920.3437119", "url": "https://dblp.org/rec/conf/fpga/Harris21"}, "url": "URL#926647"}, {"@score": "1", "@id": "926648", "info": {"authors": {"author": [{"@pid": "126/3480", "text": "Sitao Huang"}, {"@pid": "60/1724", "text": "Kun Wu"}, {"@pid": "286/1937", "text": "Hyunmin Jeong"}, {"@pid": "277/5345", "text": "Chengyue Wang"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "03/4630", "text": "Wen-Mei Hwu"}]}, "title": "PyLog: An Algorithm-Centric Python-Based FPGA Programming and Synthesis Flow.", "venue": "FPGA", "pages": "227-228", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangWJWCH21", "doi": "10.1145/3431920.3439478", "ee": "https://doi.org/10.1145/3431920.3439478", "url": "https://dblp.org/rec/conf/fpga/HuangWJWCH21"}, "url": "URL#926648"}, {"@score": "1", "@id": "926649", "info": {"authors": {"author": [{"@pid": "233/0724", "text": "Dillon Huff"}, {"@pid": "80/10397", "text": "Steve Dai"}, {"@pid": "h/PatHanrahan", "text": "Pat Hanrahan"}]}, "title": "Clockwork: Resource-Efficient Static Scheduling for Multi-Rate Image Processing Applications on FPGAs.", "venue": "FPGA", "pages": "145-146", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuffDH21", "doi": "10.1145/3431920.3439457", "ee": "https://doi.org/10.1145/3431920.3439457", "url": "https://dblp.org/rec/conf/fpga/HuffDH21"}, "url": "URL#926649"}, {"@score": "1", "@id": "926650", "info": {"authors": {"author": [{"@pid": "251/3222", "text": "Beilei Jiang"}, {"@pid": "221/2876", "text": "Xianwei Cheng"}, {"@pid": "241/6192", "text": "Sihai Tang"}, {"@pid": "77/9370-5", "text": "Xu Ma 0005"}, {"@pid": "259/6420", "text": "Zhaochen Gu"}, {"@pid": "39/6153-13", "text": "Hui Zhao 0013"}, {"@pid": "57/2335", "text": "Song Fu"}]}, "title": "APCNN: Explore Multi-Layer Cooperation for CNN Optimization and Acceleration on FPGA.", "venue": "FPGA", "pages": "146-147", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JiangCT0G0F21", "doi": "10.1145/3431920.3439461", "ee": "https://doi.org/10.1145/3431920.3439461", "url": "https://dblp.org/rec/conf/fpga/JiangCT0G0F21"}, "url": "URL#926650"}, {"@score": "1", "@id": "926651", "info": {"authors": {"author": [{"@pid": "200/2746", "text": "Lana Josipovic"}, {"@pid": "286/1941", "text": "Axel Marmet"}, {"@pid": "193/4432", "text": "Andrea Guerrieri"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Resource Sharing in Dataflow Circuits.", "venue": "FPGA", "pages": "226", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JosipovicMGI21", "doi": "10.1145/3431920.3439472", "ee": "https://doi.org/10.1145/3431920.3439472", "url": "https://dblp.org/rec/conf/fpga/JosipovicMGI21"}, "url": "URL#926651"}, {"@score": "1", "@id": "926652", "info": {"authors": {"author": [{"@pid": "154/1636", "text": "Hamza Khan"}, {"@pid": "240/1879", "text": "Asma Khan"}, {"@pid": "286/1935", "text": "Zainab Khan"}, {"@pid": "97/6658", "text": "Lun Bin Huang"}, {"@pid": "05/1958-5", "text": "Kun Wang 0005"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "NPE: An FPGA-based Overlay Processor for Natural Language Processing.", "venue": "FPGA", "pages": "227", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KhanKKHWH21", "doi": "10.1145/3431920.3439477", "ee": "https://doi.org/10.1145/3431920.3439477", "url": "https://dblp.org/rec/conf/fpga/KhanKKHWH21"}, "url": "URL#926652"}, {"@score": "1", "@id": "926653", "info": {"authors": {"author": [{"@pid": "171/7938", "text": "Alireza Khodamoradi"}, {"@pid": "49/799", "text": "Kristof Denolf"}, {"@pid": "15/3231", "text": "Ryan Kastner"}]}, "title": "S2N2: A FPGA Accelerator for Streaming Spiking Neural Networks.", "venue": "FPGA", "pages": "194-205", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KhodamoradiDK21", "doi": "10.1145/3431920.3439283", "ee": "https://doi.org/10.1145/3431920.3439283", "url": "https://dblp.org/rec/conf/fpga/KhodamoradiDK21"}, "url": "URL#926653"}, {"@score": "1", "@id": "926654", "info": {"authors": {"author": [{"@pid": "60/5993", "text": "Dirk Koch"}, {"@pid": "286/1927", "text": "Nguyen Dao"}, {"@pid": "286/1943", "text": "Bea Healy"}, {"@pid": "42/6466-14", "text": "Jing Yu 0014"}, {"@pid": "65/11052", "text": "Andrew Attwood"}]}, "title": "FABulous: An Embedded FPGA Framework.", "venue": "FPGA", "pages": "45-56", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KochDHYA21", "doi": "10.1145/3431920.3439302", "ee": "https://doi.org/10.1145/3431920.3439302", "url": "https://dblp.org/rec/conf/fpga/KochDHYA21"}, "url": "URL#926654"}, {"@score": "1", "@id": "926655", "info": {"authors": {"author": [{"@pid": "86/4036", "text": "Martin Langhammer"}, {"@pid": "43/3042", "text": "Eriko Nurvitadhi"}, {"@pid": "31/8122", "text": "Bogdan Pasca 0001"}, {"@pid": "236/6718", "text": "Sergey Gribok"}]}, "title": "Stratix 10 NX Architecture and Applications.", "venue": "FPGA", "pages": "57-67", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LanghammerNPG21", "doi": "10.1145/3431920.3439293", "ee": "https://doi.org/10.1145/3431920.3439293", "url": "https://dblp.org/rec/conf/fpga/LanghammerNPG21"}, "url": "URL#926655"}, {"@score": "1", "@id": "926656", "info": {"authors": {"author": [{"@pid": "86/4036", "text": "Martin Langhammer"}, {"@pid": "31/8122", "text": "Bogdan Pasca 0001"}]}, "title": "Folded Integer Multiplication for FPGAs.", "venue": "FPGA", "pages": "160-170", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LanghammerP21", "doi": "10.1145/3431920.3439299", "ee": "https://doi.org/10.1145/3431920.3439299", "url": "https://dblp.org/rec/conf/fpga/LanghammerP21"}, "url": "URL#926656"}, {"@score": "1", "@id": "926657", "info": {"authors": {"author": [{"@pid": "86/4036", "text": "Martin Langhammer"}, {"@pid": "31/8122", "text": "Bogdan Pasca 0001"}]}, "title": "Efficient FPGA Modular Multiplication Implementation.", "venue": "FPGA", "pages": "217-223", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LanghammerP21a", "doi": "10.1145/3431920.3439306", "ee": "https://doi.org/10.1145/3431920.3439306", "url": "https://dblp.org/rec/conf/fpga/LanghammerP21a"}, "url": "URL#926657"}, {"@score": "1", "@id": "926658", "info": {"authors": {"author": [{"@pid": "262/8248", "text": "Lukas Leuenberger"}, {"@pid": "188/5191", "text": "Dorian Amiet"}, {"@pid": "64/5099", "text": "Tao Wei"}, {"@pid": "169/5915", "text": "Paul Zbinden"}]}, "title": "An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components.", "venue": "FPGA", "pages": "240-250", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeuenbergerAWZ21", "doi": "10.1145/3431920.3439287", "ee": "https://doi.org/10.1145/3431920.3439287", "url": "https://dblp.org/rec/conf/fpga/LeuenbergerAWZ21"}, "url": "URL#926658"}, {"@score": "1", "@id": "926659", "info": {"authors": {"author": [{"@pid": "33/2805", "text": "Ang Li"}, {"@pid": "49/4239", "text": "David Wentzlaff"}]}, "title": "PRGA: An Open-Source FPGA Research and Prototyping Framework.", "venue": "FPGA", "pages": "127-137", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiW21", "doi": "10.1145/3431920.3439294", "ee": "https://doi.org/10.1145/3431920.3439294", "url": "https://dblp.org/rec/conf/fpga/LiW21"}, "url": "URL#926659"}, {"@score": "1", "@id": "926660", "info": {"authors": {"author": [{"@pid": "230/3683", "text": "Chenhao Liu"}, {"@pid": "16/611", "text": "Zhiyuan Shao"}, {"@pid": "86/8898", "text": "Kexin Li"}, {"@pid": "286/1932", "text": "Minkang Wu"}, {"@pid": "180/9365", "text": "Jiajie Chen"}, {"@pid": "236/6766", "text": "Ruoshi Li"}, {"@pid": "56/4402", "text": "Xiaofei Liao"}, {"@pid": "98/4156", "text": "Hai Jin 0001"}]}, "title": "ScalaBFS: A Scalable BFS Accelerator on FPGA-HBM Platform.", "venue": "FPGA", "pages": "147", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuSLWCLL021", "doi": "10.1145/3431920.3439463", "ee": "https://doi.org/10.1145/3431920.3439463", "url": "https://dblp.org/rec/conf/fpga/LiuSLWCLL021"}, "url": "URL#926660"}, {"@score": "1", "@id": "926661", "info": {"authors": {"author": [{"@pid": "243/1147", "text": "Alec Lu"}, {"@pid": "44/10032", "text": "Zhenman Fang"}, {"@pid": "57/1406", "text": "Weihua Liu"}, {"@pid": "42/1149", "text": "Lesley Shannon"}]}, "title": "Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers through Microbenchmarking.", "venue": "FPGA", "pages": "105-115", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LuFLS21", "doi": "10.1145/3431920.3439284", "ee": "https://doi.org/10.1145/3431920.3439284", "url": "https://dblp.org/rec/conf/fpga/LuFLS21"}, "url": "URL#926661"}, {"@score": "1", "@id": "926662", "info": {"authors": {"author": [{"@pid": "194/3924", "text": "Thomas Luinaud"}, {"@pid": "190/7310", "text": "Jeferson Santiago da Silva"}, {"@pid": "93/6531", "text": "J. M. Pierre Langlois"}, {"@pid": "s/YvonSavaria", "text": "Yvon Savaria"}]}, "title": "Design Principles for Packet Deparsers on FPGAs.", "venue": "FPGA", "pages": "280-286", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LuinaudSLS21", "doi": "10.1145/3431920.3439303", "ee": "https://doi.org/10.1145/3431920.3439303", "url": "https://dblp.org/rec/conf/fpga/LuinaudSLS21"}, "url": "URL#926662"}, {"@score": "1", "@id": "926663", "info": {"authors": {"author": [{"@pid": "32/333-2", "text": "Yufei Ma 0002"}, {"@pid": "151/1165", "text": "Gokul Krishnan"}, {"@pid": "68/6563-1", "text": "Yu Cao 0001"}, {"@pid": "94/9850", "text": "Le Ye"}, {"@pid": "47/5619", "text": "Ru Huang"}]}, "title": "SWIFT: Small-World-based Structural Pruning to Accelerate DNN Inference on FPGA.", "venue": "FPGA", "pages": "148", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MaK0YH21", "doi": "10.1145/3431920.3439465", "ee": "https://doi.org/10.1145/3431920.3439465", "url": "https://dblp.org/rec/conf/fpga/MaK0YH21"}, "url": "URL#926663"}, {"@score": "1", "@id": "926664", "info": {"authors": {"author": [{"@pid": "133/0658", "text": "Yuan Meng"}, {"@pid": "158/4879", "text": "Sanmukh R. Kuppannagari"}, {"@pid": "66/2538", "text": "Rajgopal Kannan"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "DYNAMAP: Dynamic Algorithm Mapping Framework for Low Latency CNN Inference.", "venue": "FPGA", "pages": "183-193", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MengKKP21", "doi": "10.1145/3431920.3439286", "ee": "https://doi.org/10.1145/3431920.3439286", "url": "https://dblp.org/rec/conf/fpga/MengKKP21"}, "url": "URL#926664"}, {"@score": "1", "@id": "926665", "info": {"authors": {"author": [{"@pid": "268/2165", "text": "Marco Antonio Merlini"}, {"@pid": "286/1933", "text": "Isamu Poy"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "Interactive Debugging at IP Block Interfaces in FPGAs.", "venue": "FPGA", "pages": "138-144", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MerliniPC21", "doi": "10.1145/3431920.3439305", "ee": "https://doi.org/10.1145/3431920.3439305", "url": "https://dblp.org/rec/conf/fpga/MerliniPC21"}, "url": "URL#926665"}, {"@score": "1", "@id": "926666", "info": {"authors": {"author": [{"@pid": "31/1036", "text": "Prashanth Mohan"}, {"@pid": "259/3560", "text": "Oguz Atli"}, {"@pid": "259/3680", "text": "Onur O. Kibar"}, {"@pid": "147/2256", "text": "V. Mohammed Zackriya"}, {"@pid": "p/LawrenceTPileggi", "text": "Larry T. Pileggi"}, {"@pid": "20/513", "text": "Ken Mai"}]}, "title": "Top-down Physical Design of Soft Embedded FPGA Fabrics.", "venue": "FPGA", "pages": "1-10", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MohanAKZPM21", "doi": "10.1145/3431920.3439297", "ee": "https://doi.org/10.1145/3431920.3439297", "url": "https://dblp.org/rec/conf/fpga/MohanAKZPM21"}, "url": "URL#926666"}, {"@score": "1", "@id": "926667", "info": {"authors": {"author": [{"@pid": "140/2264", "text": "Ho-Cheung Ng"}, {"@pid": "257/9283", "text": "Izaak Coleman"}, {"@pid": "161/4657", "text": "Shuanglong Liu"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Reconfigurable Acceleration of Short Read Mapping with Biological Consideration.", "venue": "FPGA", "pages": "229-239", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NgCLL21", "doi": "10.1145/3431920.3439280", "ee": "https://doi.org/10.1145/3431920.3439280", "url": "https://dblp.org/rec/conf/fpga/NgCLL21"}, "url": "URL#926667"}, {"@score": "1", "@id": "926668", "info": {"authors": {"author": [{"@pid": "152/5687", "text": "Stefan Nikolic"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "60/3778", "text": "Zsolt Tokei"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Global Is the New Local: FPGA Architecture at 5nm and Beyond.", "venue": "FPGA", "pages": "34-44", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NikolicCTI21", "doi": "10.1145/3431920.3439300", "ee": "https://doi.org/10.1145/3431920.3439300", "url": "https://dblp.org/rec/conf/fpga/NikolicCTI21"}, "url": "URL#926668"}, {"@score": "1", "@id": "926669", "info": {"authors": {"author": [{"@pid": "232/0269", "text": "Morten B. Petersen"}, {"@pid": "152/5687", "text": "Stefan Nikolic"}, {"@pid": "68/11156", "text": "Mirjana Stojilovic"}]}, "title": "NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs.", "venue": "FPGA", "pages": "11-22", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PetersenNS21", "doi": "10.1145/3431920.3439285", "ee": "https://doi.org/10.1145/3431920.3439285", "url": "https://dblp.org/rec/conf/fpga/PetersenNS21"}, "url": "URL#926669"}, {"@score": "1", "@id": "926670", "info": {"authors": {"author": [{"@pid": "296/1238", "text": "Seyedramin Rasoulinezhad"}, {"@pid": "23/5076", "text": "David Boland"}, {"@pid": "54/222", "text": "Philip H. W. Leong"}]}, "title": "MLBlocks: FPGA Blocks for Machine Learning Applications.", "venue": "FPGA", "pages": "228", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RasoulinezhadBL21", "doi": "10.1145/3431920.3439479", "ee": "https://doi.org/10.1145/3431920.3439479", "url": "https://dblp.org/rec/conf/fpga/RasoulinezhadBL21"}, "url": "URL#926670"}, {"@score": "1", "@id": "926671", "info": {"authors": {"author": [{"@pid": "199/6597", "text": "Sahand Salamat"}, {"@pid": "207/7238", "text": "Armin Haj Aboutalebi"}, {"@pid": "144/4477", "text": "Behnam Khaleghi"}, {"@pid": "40/2645", "text": "Joo Hwan Lee"}, {"@pid": "261/1987", "text": "Yang-Seok Ki"}, {"@pid": "s/TajanaSimunic", "text": "Tajana Rosing"}]}, "title": "NASCENT: Near-Storage Acceleration of Database Sort on SmartSSD.", "venue": "FPGA", "pages": "262-272", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SalamatAKLKR21", "doi": "10.1145/3431920.3439298", "ee": "https://doi.org/10.1145/3431920.3439298", "url": "https://dblp.org/rec/conf/fpga/SalamatAKLKR21"}, "url": "URL#926671"}, {"@score": "1", "@id": "926672", "info": {"authors": {"author": [{"@pid": "90/4848", "text": "Varun Sharma"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "Exploring PGAS Communication for Heterogeneous Clusters with FPGAs.", "venue": "FPGA", "pages": "225", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SharmaC21", "doi": "10.1145/3431920.3439469", "ee": "https://doi.org/10.1145/3431920.3439469", "url": "https://dblp.org/rec/conf/fpga/SharmaC21"}, "url": "URL#926672"}, {"@score": "1", "@id": "926673", "info": {"authors": {"author": [{"@pid": "238/9832", "text": "Qianfeng Clark Shen"}, {"@pid": "93/3489", "text": "Jun Zheng"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "RIFL: A Reliable Link Layer Network Protocol for FPGA-to-FPGA Communication.", "venue": "FPGA", "pages": "148", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShenZC21", "doi": "10.1145/3431920.3439467", "ee": "https://doi.org/10.1145/3431920.3439467", "url": "https://dblp.org/rec/conf/fpga/ShenZC21"}, "url": "URL#926673"}, {"@score": "1", "@id": "926674", "info": {"authors": {"author": [{"@pid": "64/3747-2", "text": "Gagandeep Singh 0002"}, {"@pid": "52/10071", "text": "Dionysios Diamantopoulos"}, {"@pid": "28/7411", "text": "Juan G\u00f3mez-Luna"}, {"@pid": "42/6513", "text": "Sander Stuijk"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "53/6375", "text": "Henk Corporaal"}]}, "title": "Modeling FPGA-Based Systems via Few-Shot Learning.", "venue": "FPGA", "pages": "146", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SinghDGSMC21", "doi": "10.1145/3431920.3439460", "ee": "https://doi.org/10.1145/3431920.3439460", "url": "https://dblp.org/rec/conf/fpga/SinghDGSMC21"}, "url": "URL#926674"}, {"@score": "1", "@id": "926675", "info": {"authors": {"author": [{"@pid": "259/3786", "text": "Atefeh Sohrabizadeh"}, {"@pid": "144/6124", "text": "Cody Hao Yu"}, {"@pid": "45/1016-3", "text": "Min Gao 0003"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "AutoDSE: Enabling Software Programmers Design Efficient FPGA Accelerators.", "venue": "FPGA", "pages": "147", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SohrabizadehYGC21", "doi": "10.1145/3431920.3439464", "ee": "https://doi.org/10.1145/3431920.3439464", "url": "https://dblp.org/rec/conf/fpga/SohrabizadehYGC21"}, "url": "URL#926675"}, {"@score": "1", "@id": "926676", "info": {"authors": {"author": [{"@pid": "15/457", "text": "Qinggang Wang"}, {"@pid": "68/6274-3", "text": "Long Zheng 0003"}, {"@pid": "39/6301-13", "text": "Yu Huang 0013"}, {"@pid": "183/5361", "text": "Pengcheng Yao"}, {"@pid": "236/5968", "text": "Chuangyi Gui"}, {"@pid": "56/4402", "text": "Xiaofei Liao"}, {"@pid": "98/4156", "text": "Hai Jin 0001"}, {"@pid": "96/5583", "text": "Wenbin Jiang"}, {"@pid": "86/7815", "text": "Fubing Mao"}]}, "title": "GraSU: A Fast Graph Update Library for FPGA-based Dynamic Graph Processing.", "venue": "FPGA", "pages": "149-159", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Wang00YGL0JM21", "doi": "10.1145/3431920.3439288", "ee": "https://doi.org/10.1145/3431920.3439288", "url": "https://dblp.org/rec/conf/fpga/Wang00YGL0JM21"}, "url": "URL#926676"}, {"@score": "1", "@id": "926677", "info": {"authors": {"author": {"@pid": "04/862", "text": "Dan Werthimer"}}, "title": "Are We Alone? Searching for ET with FPGAs.", "venue": "FPGA", "pages": "224", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Werthimer21", "doi": "10.1145/3431920.3437118", "ee": "https://doi.org/10.1145/3431920.3437118", "url": "https://dblp.org/rec/conf/fpga/Werthimer21"}, "url": "URL#926677"}, {"@score": "1", "@id": "926678", "info": {"authors": {"author": [{"@pid": "211/7708", "text": "Shulin Zeng"}, {"@pid": "147/1470", "text": "Guohao Dai"}, {"@pid": "218/1157", "text": "Hanbo Sun"}, {"@pid": "95/3736", "text": "Jun Liu"}, {"@pid": "286/1939", "text": "Hongren Zheng"}, {"@pid": "255/5686", "text": "Yusong Wu"}, {"@pid": "21/3626", "text": "Fan Zhang"}, {"@pid": "145/4408", "text": "Xinhao Yang"}, {"@pid": "58/3467-3", "text": "Yi Cai 0003"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "3M-AI: A Multi-task and Multi-core Virtualization Framework for Multi-FPGA AI Systems in the Cloud.", "venue": "FPGA", "pages": "228", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZengDSLZWZYCWY21", "doi": "10.1145/3431920.3439480", "ee": "https://doi.org/10.1145/3431920.3439480", "url": "https://dblp.org/rec/conf/fpga/ZengDSLZWZYCWY21"}, "url": "URL#926678"}, {"@score": "1", "@id": "926679", "info": {"authors": {"author": [{"@pid": "18/267", "text": "Bingyi Zhang"}, {"@pid": "66/2538", "text": "Rajgopal Kannan"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "A Framework for Optimizing GCN Inference on FPGA.", "venue": "FPGA", "pages": "145", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangKP21", "doi": "10.1145/3431920.3439456", "ee": "https://doi.org/10.1145/3431920.3439456", "url": "https://dblp.org/rec/conf/fpga/ZhangKP21"}, "url": "URL#926679"}, {"@score": "1", "@id": "926680", "info": {"authors": {"author": [{"@pid": "86/7054", "text": "Yichi Zhang"}, {"@pid": "192/2812", "text": "Junhao Pan"}, {"@pid": "175/6186", "text": "Xinheng Liu"}, {"@pid": "236/6631", "text": "Hongzheng Chen"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations.", "venue": "FPGA", "pages": "171-182", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangPLCCZ21", "doi": "10.1145/3431920.3439296", "ee": "https://doi.org/10.1145/3431920.3439296", "url": "https://dblp.org/rec/conf/fpga/ZhangPLCCZ21"}, "url": "URL#926680"}, {"@score": "1", "@id": "926681", "info": {"authors": {"author": [{"@pid": "186/7504", "text": "Yicheng Zhang"}, {"@pid": "279/8155", "text": "Rozhin Yasaei"}, {"@pid": "175/3324", "text": "Hao Chen"}, {"@pid": "62/4119-1", "text": "Zhou Li 0001"}, {"@pid": "06/1521", "text": "Mohammad Abdullah Al Faruque"}]}, "title": "Stealing Neural Network Structure through Remote FPGA Side-channel Analysis.", "venue": "FPGA", "pages": "225", "year": "2021", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangYC0F21", "doi": "10.1145/3431920.3439468", "ee": "https://doi.org/10.1145/3431920.3439468", "url": "https://dblp.org/rec/conf/fpga/ZhangYC0F21"}, "url": "URL#926681"}, {"@score": "1", "@id": "1042262", "info": {"authors": {"author": [{"@pid": "42/1149", "text": "Lesley Shannon"}, {"@pid": "21/2181", "text": "Michael Adler"}]}, "title": "FPGA &apos;21: The 2021 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Virtual Event, USA, February 28 - March 2, 2021", "venue": "FPGA", "publisher": "ACM", "year": "2021", "type": "Editorship", "key": "conf/fpga/2021", "doi": "10.1145/3431920", "ee": "https://doi.org/10.1145/3431920", "url": "https://dblp.org/rec/conf/fpga/2021"}, "url": "URL#1042262"}]}}}