Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 24 18:03:58 2024
| Host         : HP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bist_timing_summary_routed.rpt -pb bist_timing_summary_routed.pb -rpx bist_timing_summary_routed.rpx -warn_on_violation
| Design       : bist
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.140        0.000                      0                  485        0.115        0.000                      0                  485        4.500        0.000                       0                   253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.140        0.000                      0                  485        0.115        0.000                      0                  485        4.500        0.000                       0                   253  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 func/multiplier1/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/part_res_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 2.001ns (40.627%)  route 2.924ns (59.373%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.637     5.240    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  func/multiplier1/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     5.718 f  func/multiplier1/ctr_reg[2]/Q
                         net (fo=15, routed)          1.253     6.971    func/multiplier1/ctr[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.295     7.266 r  func/multiplier1/part_res[0]_i_11/O
                         net (fo=4, routed)           1.049     8.315    func/multiplier1/part_res[0]_i_11_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.439 r  func/multiplier1/part_res[4]_i_12/O
                         net (fo=1, routed)           0.622     9.061    func/multiplier1/part_res[4]_i_12_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  func/multiplier1/part_res[4]_i_5/O
                         net (fo=1, routed)           0.000     9.185    func/multiplier1/part_res[4]_i_5_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.717 r  func/multiplier1/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    func/multiplier1/part_res_reg[4]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  func/multiplier1/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    func/multiplier1/part_res_reg[8]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.165 r  func/multiplier1/part_res_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.165    func/multiplier1/part_res_reg[12]_i_1_n_6
    SLICE_X7Y84          FDRE                                         r  func/multiplier1/part_res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.597    15.020    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  func/multiplier1/part_res_reg[13]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.062    15.305    func/multiplier1/part_res_reg[13]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 func/multiplier1/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/part_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 1.980ns (40.372%)  route 2.924ns (59.628%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.637     5.240    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  func/multiplier1/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     5.718 f  func/multiplier1/ctr_reg[2]/Q
                         net (fo=15, routed)          1.253     6.971    func/multiplier1/ctr[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.295     7.266 r  func/multiplier1/part_res[0]_i_11/O
                         net (fo=4, routed)           1.049     8.315    func/multiplier1/part_res[0]_i_11_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.439 r  func/multiplier1/part_res[4]_i_12/O
                         net (fo=1, routed)           0.622     9.061    func/multiplier1/part_res[4]_i_12_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  func/multiplier1/part_res[4]_i_5/O
                         net (fo=1, routed)           0.000     9.185    func/multiplier1/part_res[4]_i_5_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.717 r  func/multiplier1/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    func/multiplier1/part_res_reg[4]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  func/multiplier1/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    func/multiplier1/part_res_reg[8]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.144 r  func/multiplier1/part_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.144    func/multiplier1/part_res_reg[12]_i_1_n_4
    SLICE_X7Y84          FDRE                                         r  func/multiplier1/part_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.597    15.020    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  func/multiplier1/part_res_reg[15]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.062    15.305    func/multiplier1/part_res_reg[15]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 func/multiplier1/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/part_res_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.906ns (39.459%)  route 2.924ns (60.541%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.637     5.240    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  func/multiplier1/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     5.718 f  func/multiplier1/ctr_reg[2]/Q
                         net (fo=15, routed)          1.253     6.971    func/multiplier1/ctr[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.295     7.266 r  func/multiplier1/part_res[0]_i_11/O
                         net (fo=4, routed)           1.049     8.315    func/multiplier1/part_res[0]_i_11_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.439 r  func/multiplier1/part_res[4]_i_12/O
                         net (fo=1, routed)           0.622     9.061    func/multiplier1/part_res[4]_i_12_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  func/multiplier1/part_res[4]_i_5/O
                         net (fo=1, routed)           0.000     9.185    func/multiplier1/part_res[4]_i_5_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.717 r  func/multiplier1/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    func/multiplier1/part_res_reg[4]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  func/multiplier1/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    func/multiplier1/part_res_reg[8]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.070 r  func/multiplier1/part_res_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.070    func/multiplier1/part_res_reg[12]_i_1_n_5
    SLICE_X7Y84          FDRE                                         r  func/multiplier1/part_res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.597    15.020    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  func/multiplier1/part_res_reg[14]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.062    15.305    func/multiplier1/part_res_reg[14]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 func/multiplier1/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/part_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.890ns (39.258%)  route 2.924ns (60.742%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.637     5.240    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  func/multiplier1/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     5.718 f  func/multiplier1/ctr_reg[2]/Q
                         net (fo=15, routed)          1.253     6.971    func/multiplier1/ctr[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.295     7.266 r  func/multiplier1/part_res[0]_i_11/O
                         net (fo=4, routed)           1.049     8.315    func/multiplier1/part_res[0]_i_11_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.439 r  func/multiplier1/part_res[4]_i_12/O
                         net (fo=1, routed)           0.622     9.061    func/multiplier1/part_res[4]_i_12_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  func/multiplier1/part_res[4]_i_5/O
                         net (fo=1, routed)           0.000     9.185    func/multiplier1/part_res[4]_i_5_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.717 r  func/multiplier1/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    func/multiplier1/part_res_reg[4]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.831 r  func/multiplier1/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.831    func/multiplier1/part_res_reg[8]_i_1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.054 r  func/multiplier1/part_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.054    func/multiplier1/part_res_reg[12]_i_1_n_7
    SLICE_X7Y84          FDRE                                         r  func/multiplier1/part_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.597    15.020    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  func/multiplier1/part_res_reg[12]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.062    15.305    func/multiplier1/part_res_reg[12]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 func/multiplier1/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/part_res_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.887ns (39.220%)  route 2.924ns (60.780%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.637     5.240    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  func/multiplier1/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     5.718 f  func/multiplier1/ctr_reg[2]/Q
                         net (fo=15, routed)          1.253     6.971    func/multiplier1/ctr[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.295     7.266 r  func/multiplier1/part_res[0]_i_11/O
                         net (fo=4, routed)           1.049     8.315    func/multiplier1/part_res[0]_i_11_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.439 r  func/multiplier1/part_res[4]_i_12/O
                         net (fo=1, routed)           0.622     9.061    func/multiplier1/part_res[4]_i_12_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  func/multiplier1/part_res[4]_i_5/O
                         net (fo=1, routed)           0.000     9.185    func/multiplier1/part_res[4]_i_5_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.717 r  func/multiplier1/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    func/multiplier1/part_res_reg[4]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.051 r  func/multiplier1/part_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.051    func/multiplier1/part_res_reg[8]_i_1_n_6
    SLICE_X7Y83          FDRE                                         r  func/multiplier1/part_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.596    15.019    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  func/multiplier1/part_res_reg[9]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.062    15.304    func/multiplier1/part_res_reg[9]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 func/multiplier1/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/part_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.866ns (38.953%)  route 2.924ns (61.047%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.637     5.240    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  func/multiplier1/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     5.718 f  func/multiplier1/ctr_reg[2]/Q
                         net (fo=15, routed)          1.253     6.971    func/multiplier1/ctr[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.295     7.266 r  func/multiplier1/part_res[0]_i_11/O
                         net (fo=4, routed)           1.049     8.315    func/multiplier1/part_res[0]_i_11_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.439 r  func/multiplier1/part_res[4]_i_12/O
                         net (fo=1, routed)           0.622     9.061    func/multiplier1/part_res[4]_i_12_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  func/multiplier1/part_res[4]_i_5/O
                         net (fo=1, routed)           0.000     9.185    func/multiplier1/part_res[4]_i_5_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.717 r  func/multiplier1/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    func/multiplier1/part_res_reg[4]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.030 r  func/multiplier1/part_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.030    func/multiplier1/part_res_reg[8]_i_1_n_4
    SLICE_X7Y83          FDRE                                         r  func/multiplier1/part_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.596    15.019    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  func/multiplier1/part_res_reg[11]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.062    15.304    func/multiplier1/part_res_reg[11]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 func/multiplier1/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/part_res_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 1.792ns (37.996%)  route 2.924ns (62.004%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.637     5.240    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  func/multiplier1/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.478     5.718 f  func/multiplier1/ctr_reg[2]/Q
                         net (fo=15, routed)          1.253     6.971    func/multiplier1/ctr[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I0_O)        0.295     7.266 r  func/multiplier1/part_res[0]_i_11/O
                         net (fo=4, routed)           1.049     8.315    func/multiplier1/part_res[0]_i_11_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.439 r  func/multiplier1/part_res[4]_i_12/O
                         net (fo=1, routed)           0.622     9.061    func/multiplier1/part_res[4]_i_12_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.124     9.185 r  func/multiplier1/part_res[4]_i_5/O
                         net (fo=1, routed)           0.000     9.185    func/multiplier1/part_res[4]_i_5_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.717 r  func/multiplier1/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.717    func/multiplier1/part_res_reg[4]_i_1_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.956 r  func/multiplier1/part_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.956    func/multiplier1/part_res_reg[8]_i_1_n_5
    SLICE_X7Y83          FDRE                                         r  func/multiplier1/part_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.596    15.019    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  func/multiplier1/part_res_reg[10]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.062    15.304    func/multiplier1/part_res_reg[10]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 func/multiplier1/y_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/b_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.430ns (32.768%)  route 2.934ns (67.232%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.713     5.316    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  func/multiplier1/y_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  func/multiplier1/y_bo_reg[3]/Q
                         net (fo=7, routed)           1.167     7.001    func/multiplier1/y_bo_reg_n_0_[3]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.125 r  func/multiplier1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.125    func/multiplier1_n_21
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.675 r  func/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.675    func/state1_inferred__0/i__carry_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 f  func/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=7, routed)           0.918     8.707    func/multiplier1/b_reg_reg[0][0]
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.831 r  func/multiplier1/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.849     9.680    func/multiplier1_n_49
    SLICE_X3Y83          FDRE                                         r  func/b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.598    15.021    func/clk_i_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  func/b_reg_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.205    15.039    func/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 func/multiplier1/y_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/b_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.430ns (32.768%)  route 2.934ns (67.232%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.713     5.316    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  func/multiplier1/y_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  func/multiplier1/y_bo_reg[3]/Q
                         net (fo=7, routed)           1.167     7.001    func/multiplier1/y_bo_reg_n_0_[3]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.125 r  func/multiplier1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.125    func/multiplier1_n_21
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.675 r  func/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.675    func/state1_inferred__0/i__carry_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 f  func/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=7, routed)           0.918     8.707    func/multiplier1/b_reg_reg[0][0]
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.831 r  func/multiplier1/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.849     9.680    func/multiplier1_n_49
    SLICE_X3Y83          FDRE                                         r  func/b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.598    15.021    func/clk_i_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  func/b_reg_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.205    15.039    func/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 func/multiplier1/y_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/b_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.430ns (32.768%)  route 2.934ns (67.232%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.713     5.316    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  func/multiplier1/y_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  func/multiplier1/y_bo_reg[3]/Q
                         net (fo=7, routed)           1.167     7.001    func/multiplier1/y_bo_reg_n_0_[3]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     7.125 r  func/multiplier1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.125    func/multiplier1_n_21
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.675 r  func/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.675    func/state1_inferred__0/i__carry_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 f  func/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=7, routed)           0.918     8.707    func/multiplier1/b_reg_reg[0][0]
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.831 r  func/multiplier1/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.849     9.680    func/multiplier1_n_49
    SLICE_X3Y83          FDRE                                         r  func/b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.598    15.021    func/clk_i_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  func/b_reg_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y83          FDRE (Setup_fdre_C_CE)      -0.205    15.039    func/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 lfsr2_obj/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr2_obj/result_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.117%)  route 0.063ns (30.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.597     1.516    lfsr2_obj/CLK
    SLICE_X3Y81          FDRE                                         r  lfsr2_obj/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  lfsr2_obj/num_reg[3]/Q
                         net (fo=2, routed)           0.063     1.720    lfsr2_obj/num_reg_n_0_[3]
    SLICE_X2Y81          FDRE                                         r  lfsr2_obj/result_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.868     2.033    lfsr2_obj/CLK
    SLICE_X2Y81          FDRE                                         r  lfsr2_obj/result_o_reg[3]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.076     1.605    lfsr2_obj/result_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 lfsr1_obj/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr1_obj/num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.595     1.514    lfsr1_obj/CLK
    SLICE_X0Y79          FDRE                                         r  lfsr1_obj/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  lfsr1_obj/num_reg[6]/Q
                         net (fo=3, routed)           0.074     1.729    lfsr1_obj/num[6]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.045     1.774 r  lfsr1_obj/num[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.774    lfsr1_obj/num[7]_i_2__0_n_0
    SLICE_X1Y79          FDRE                                         r  lfsr1_obj/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.866     2.031    lfsr1_obj/CLK
    SLICE_X1Y79          FDRE                                         r  lfsr1_obj/num_reg[7]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.092     1.619    lfsr1_obj/num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 func/multiplier1/part_res_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/y_bo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.489%)  route 0.113ns (44.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.598     1.517    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  func/multiplier1/part_res_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  func/multiplier1/part_res_reg[8]/Q
                         net (fo=3, routed)           0.113     1.771    func/multiplier1/part_res_reg[8]
    SLICE_X6Y83          FDRE                                         r  func/multiplier1/y_bo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.867     2.032    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  func/multiplier1/y_bo_reg[8]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.085     1.615    func/multiplier1/y_bo_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 lfsr1_obj/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr1_obj/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.677%)  route 0.077ns (29.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.595     1.514    lfsr1_obj/CLK
    SLICE_X0Y79          FDRE                                         r  lfsr1_obj/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  lfsr1_obj/num_reg[6]/Q
                         net (fo=3, routed)           0.077     1.732    lfsr1_obj/num[6]
    SLICE_X1Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  lfsr1_obj/num[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.777    lfsr1_obj/num[0]_i_1__0_n_0
    SLICE_X1Y79          FDRE                                         r  lfsr1_obj/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.866     2.031    lfsr1_obj/CLK
    SLICE_X1Y79          FDRE                                         r  lfsr1_obj/num_reg[0]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.092     1.619    lfsr1_obj/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 lfsr1_obj/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr1_obj/result_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.338%)  route 0.109ns (43.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.595     1.514    lfsr1_obj/CLK
    SLICE_X1Y79          FDRE                                         r  lfsr1_obj/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  lfsr1_obj/num_reg[3]/Q
                         net (fo=3, routed)           0.109     1.765    lfsr1_obj/num[3]
    SLICE_X2Y79          FDRE                                         r  lfsr1_obj/result_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.866     2.031    lfsr1_obj/CLK
    SLICE_X2Y79          FDRE                                         r  lfsr1_obj/result_o_reg[3]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.076     1.604    lfsr1_obj/result_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lfsr1_init_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr1_obj/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.595     1.514    clk_i_IBUF_BUFG
    SLICE_X3Y79          FDSE                                         r  lfsr1_init_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  lfsr1_init_reg[2]/Q
                         net (fo=1, routed)           0.110     1.766    lfsr1_obj/Q[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.811 r  lfsr1_obj/num[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    lfsr1_obj/num[2]_i_1__0_n_0
    SLICE_X2Y78          FDRE                                         r  lfsr1_obj/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.865     2.030    lfsr1_obj/CLK
    SLICE_X2Y78          FDRE                                         r  lfsr1_obj/num_reg[2]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     1.647    lfsr1_obj/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 func/mult1_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.570     1.489    func/clk_i_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  func/mult1_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  func/mult1_reg2_reg[5]/Q
                         net (fo=1, routed)           0.110     1.740    func/multiplier1/b_reg[7]_0[5]
    SLICE_X9Y82          FDRE                                         r  func/multiplier1/b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.838     2.003    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  func/multiplier1/b_reg[5]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.071     1.573    func/multiplier1/b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lfsr1_obj/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lfsr1_obj/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.182%)  route 0.101ns (41.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.594     1.513    lfsr1_obj/CLK
    SLICE_X3Y78          FDRE                                         r  lfsr1_obj/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  lfsr1_obj/FSM_onehot_state_reg[1]/Q
                         net (fo=12, routed)          0.101     1.756    lfsr1_obj/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y78          FDRE                                         r  lfsr1_obj/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.865     2.030    lfsr1_obj/CLK
    SLICE_X3Y78          FDRE                                         r  lfsr1_obj/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.075     1.588    lfsr1_obj/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 func/mult1_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.570     1.489    func/clk_i_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  func/mult1_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  func/mult1_reg2_reg[4]/Q
                         net (fo=1, routed)           0.113     1.743    func/multiplier1/b_reg[7]_0[4]
    SLICE_X9Y82          FDRE                                         r  func/multiplier1/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.838     2.003    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  func/multiplier1/b_reg[4]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X9Y82          FDRE (Hold_fdre_C_D)         0.072     1.574    func/multiplier1/b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 func/multiplier1/part_res_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            func/multiplier1/y_bo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.599     1.518    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  func/multiplier1/part_res_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  func/multiplier1/part_res_reg[13]/Q
                         net (fo=2, routed)           0.112     1.771    func/multiplier1/part_res_reg[13]
    SLICE_X5Y84          FDRE                                         r  func/multiplier1/y_bo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.868     2.033    func/multiplier1/clk_i_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  func/multiplier1/y_bo_reg[13]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.070     1.602    func/multiplier1/y_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     a_func_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     a_func_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     a_func_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     a_func_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     func/multiplier1/part_res_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     func/multiplier1/part_res_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     func/multiplier1/part_res_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     func/multiplier1/part_res_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     func/multiplier1/part_res_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     func/multiplier1/part_res_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y82     func/multiplier1/part_res_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     func/b_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82     func/multiplier1/a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y82     func/multiplier1/a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     func/multiplier1/part_res_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     func/multiplier1/part_res_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     func/multiplier1/part_res_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     func/multiplier1/part_res_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     func/multiplier1/part_res_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     func/multiplier1/part_res_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     func/multiplier1/part_res_reg[8]/C



