
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011230 <.init>:
   11230:	push	{r3, lr}
   11234:	bl	13c78 <ftello64@plt+0x2638>
   11238:	pop	{r3, pc}

Disassembly of section .plt:

0001123c <pthread_mutex_unlock@plt-0x14>:
   1123c:	push	{lr}		; (str lr, [sp, #-4]!)
   11240:	ldr	lr, [pc, #4]	; 1124c <pthread_mutex_unlock@plt-0x4>
   11244:	add	lr, pc, lr
   11248:	ldr	pc, [lr, #8]!
   1124c:			; <UNDEFINED> instruction: 0x0002adb4

00011250 <pthread_mutex_unlock@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #172032	; 0x2a000
   11258:	ldr	pc, [ip, #3508]!	; 0xdb4

0001125c <calloc@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #172032	; 0x2a000
   11264:	ldr	pc, [ip, #3500]!	; 0xdac

00011268 <fputs_unlocked@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #172032	; 0x2a000
   11270:	ldr	pc, [ip, #3492]!	; 0xda4

00011274 <wctype@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #172032	; 0x2a000
   1127c:	ldr	pc, [ip, #3484]!	; 0xd9c

00011280 <wcrtomb@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #172032	; 0x2a000
   11288:	ldr	pc, [ip, #3476]!	; 0xd94

0001128c <iconv_close@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #172032	; 0x2a000
   11294:	ldr	pc, [ip, #3468]!	; 0xd8c

00011298 <iswctype@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #172032	; 0x2a000
   112a0:	ldr	pc, [ip, #3460]!	; 0xd84

000112a4 <iconv@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #172032	; 0x2a000
   112ac:	ldr	pc, [ip, #3452]!	; 0xd7c

000112b0 <strcmp@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #172032	; 0x2a000
   112b8:	ldr	pc, [ip, #3444]!	; 0xd74

000112bc <pthread_mutex_destroy@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #172032	; 0x2a000
   112c4:	ldr	pc, [ip, #3436]!	; 0xd6c

000112c8 <fflush@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #172032	; 0x2a000
   112d0:	ldr	pc, [ip, #3428]!	; 0xd64

000112d4 <wcwidth@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #172032	; 0x2a000
   112dc:	ldr	pc, [ip, #3420]!	; 0xd5c

000112e0 <memmove@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #172032	; 0x2a000
   112e8:	ldr	pc, [ip, #3412]!	; 0xd54

000112ec <free@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #172032	; 0x2a000
   112f4:	ldr	pc, [ip, #3404]!	; 0xd4c

000112f8 <pthread_mutex_lock@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #172032	; 0x2a000
   11300:	ldr	pc, [ip, #3396]!	; 0xd44

00011304 <ferror@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #172032	; 0x2a000
   1130c:	ldr	pc, [ip, #3388]!	; 0xd3c

00011310 <_exit@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #172032	; 0x2a000
   11318:	ldr	pc, [ip, #3380]!	; 0xd34

0001131c <memcpy@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #172032	; 0x2a000
   11324:	ldr	pc, [ip, #3372]!	; 0xd2c

00011328 <pthread_mutex_init@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #172032	; 0x2a000
   11330:	ldr	pc, [ip, #3364]!	; 0xd24

00011334 <towlower@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #172032	; 0x2a000
   1133c:	ldr	pc, [ip, #3356]!	; 0xd1c

00011340 <mbsinit@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #172032	; 0x2a000
   11348:	ldr	pc, [ip, #3348]!	; 0xd14

0001134c <fwrite_unlocked@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #172032	; 0x2a000
   11354:	ldr	pc, [ip, #3340]!	; 0xd0c

00011358 <memcmp@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #172032	; 0x2a000
   11360:	ldr	pc, [ip, #3332]!	; 0xd04

00011364 <stpcpy@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #172032	; 0x2a000
   1136c:	ldr	pc, [ip, #3324]!	; 0xcfc

00011370 <fputc_unlocked@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #172032	; 0x2a000
   11378:	ldr	pc, [ip, #3316]!	; 0xcf4

0001137c <dcgettext@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #172032	; 0x2a000
   11384:	ldr	pc, [ip, #3308]!	; 0xcec

00011388 <strdup@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #172032	; 0x2a000
   11390:	ldr	pc, [ip, #3300]!	; 0xce4

00011394 <dup2@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #172032	; 0x2a000
   1139c:	ldr	pc, [ip, #3292]!	; 0xcdc

000113a0 <realloc@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #172032	; 0x2a000
   113a8:	ldr	pc, [ip, #3284]!	; 0xcd4

000113ac <textdomain@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #172032	; 0x2a000
   113b4:	ldr	pc, [ip, #3276]!	; 0xccc

000113b8 <iswcntrl@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #172032	; 0x2a000
   113c0:	ldr	pc, [ip, #3268]!	; 0xcc4

000113c4 <iswprint@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #172032	; 0x2a000
   113cc:	ldr	pc, [ip, #3260]!	; 0xcbc

000113d0 <__fxstat64@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #172032	; 0x2a000
   113d8:	ldr	pc, [ip, #3252]!	; 0xcb4

000113dc <fwrite@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #172032	; 0x2a000
   113e4:	ldr	pc, [ip, #3244]!	; 0xcac

000113e8 <lseek64@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #172032	; 0x2a000
   113f0:	ldr	pc, [ip, #3236]!	; 0xca4

000113f4 <__ctype_get_mb_cur_max@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #172032	; 0x2a000
   113fc:	ldr	pc, [ip, #3228]!	; 0xc9c

00011400 <fread@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #172032	; 0x2a000
   11408:	ldr	pc, [ip, #3220]!	; 0xc94

0001140c <__fpending@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #172032	; 0x2a000
   11414:	ldr	pc, [ip, #3212]!	; 0xc8c

00011418 <mbrtowc@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #172032	; 0x2a000
   11420:	ldr	pc, [ip, #3204]!	; 0xc84

00011424 <error@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #172032	; 0x2a000
   1142c:	ldr	pc, [ip, #3196]!	; 0xc7c

00011430 <open64@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #172032	; 0x2a000
   11438:	ldr	pc, [ip, #3188]!	; 0xc74

0001143c <malloc@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #172032	; 0x2a000
   11444:	ldr	pc, [ip, #3180]!	; 0xc6c

00011448 <iconv_open@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #172032	; 0x2a000
   11450:	ldr	pc, [ip, #3172]!	; 0xc64

00011454 <__libc_start_main@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #172032	; 0x2a000
   1145c:	ldr	pc, [ip, #3164]!	; 0xc5c

00011460 <__freading@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #172032	; 0x2a000
   11468:	ldr	pc, [ip, #3156]!	; 0xc54

0001146c <__ctype_tolower_loc@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #172032	; 0x2a000
   11474:	ldr	pc, [ip, #3148]!	; 0xc4c

00011478 <__ctype_toupper_loc@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #172032	; 0x2a000
   11480:	ldr	pc, [ip, #3140]!	; 0xc44

00011484 <__gmon_start__@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #172032	; 0x2a000
   1148c:	ldr	pc, [ip, #3132]!	; 0xc3c

00011490 <freopen64@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #172032	; 0x2a000
   11498:	ldr	pc, [ip, #3124]!	; 0xc34

0001149c <getopt_long@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #172032	; 0x2a000
   114a4:	ldr	pc, [ip, #3116]!	; 0xc2c

000114a8 <__ctype_b_loc@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #172032	; 0x2a000
   114b0:	ldr	pc, [ip, #3108]!	; 0xc24

000114b4 <exit@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #172032	; 0x2a000
   114bc:	ldr	pc, [ip, #3100]!	; 0xc1c

000114c0 <iswspace@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #172032	; 0x2a000
   114c8:	ldr	pc, [ip, #3092]!	; 0xc14

000114cc <strlen@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #172032	; 0x2a000
   114d4:	ldr	pc, [ip, #3084]!	; 0xc0c

000114d8 <strchr@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #172032	; 0x2a000
   114e0:	ldr	pc, [ip, #3076]!	; 0xc04

000114e4 <__errno_location@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #172032	; 0x2a000
   114ec:	ldr	pc, [ip, #3068]!	; 0xbfc

000114f0 <iswalnum@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #172032	; 0x2a000
   114f8:	ldr	pc, [ip, #3060]!	; 0xbf4

000114fc <__sprintf_chk@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #172032	; 0x2a000
   11504:	ldr	pc, [ip, #3052]!	; 0xbec

00011508 <__cxa_atexit@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #172032	; 0x2a000
   11510:	ldr	pc, [ip, #3044]!	; 0xbe4

00011514 <setvbuf@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #172032	; 0x2a000
   1151c:	ldr	pc, [ip, #3036]!	; 0xbdc

00011520 <memset@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #172032	; 0x2a000
   11528:	ldr	pc, [ip, #3028]!	; 0xbd4

0001152c <btowc@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #172032	; 0x2a000
   11534:	ldr	pc, [ip, #3020]!	; 0xbcc

00011538 <__printf_chk@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #172032	; 0x2a000
   11540:	ldr	pc, [ip, #3012]!	; 0xbc4

00011544 <fileno@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #172032	; 0x2a000
   1154c:	ldr	pc, [ip, #3004]!	; 0xbbc

00011550 <__fprintf_chk@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #172032	; 0x2a000
   11558:	ldr	pc, [ip, #2996]!	; 0xbb4

0001155c <memchr@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #172032	; 0x2a000
   11564:	ldr	pc, [ip, #2988]!	; 0xbac

00011568 <fclose@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #172032	; 0x2a000
   11570:	ldr	pc, [ip, #2980]!	; 0xba4

00011574 <strnlen@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #172032	; 0x2a000
   1157c:	ldr	pc, [ip, #2972]!	; 0xb9c

00011580 <fseeko64@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #172032	; 0x2a000
   11588:	ldr	pc, [ip, #2964]!	; 0xb94

0001158c <__overflow@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #172032	; 0x2a000
   11594:	ldr	pc, [ip, #2956]!	; 0xb8c

00011598 <setlocale@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #172032	; 0x2a000
   115a0:	ldr	pc, [ip, #2948]!	; 0xb84

000115a4 <__explicit_bzero_chk@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #172032	; 0x2a000
   115ac:	ldr	pc, [ip, #2940]!	; 0xb7c

000115b0 <strrchr@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #172032	; 0x2a000
   115b8:	ldr	pc, [ip, #2932]!	; 0xb74

000115bc <nl_langinfo@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #172032	; 0x2a000
   115c4:	ldr	pc, [ip, #2924]!	; 0xb6c

000115c8 <clearerr_unlocked@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #172032	; 0x2a000
   115d0:	ldr	pc, [ip, #2916]!	; 0xb64

000115d4 <__strtoll_internal@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #172032	; 0x2a000
   115dc:	ldr	pc, [ip, #2908]!	; 0xb5c

000115e0 <fopen64@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #172032	; 0x2a000
   115e8:	ldr	pc, [ip, #2900]!	; 0xb54

000115ec <qsort@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #172032	; 0x2a000
   115f4:	ldr	pc, [ip, #2892]!	; 0xb4c

000115f8 <bindtextdomain@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #172032	; 0x2a000
   11600:	ldr	pc, [ip, #2884]!	; 0xb44

00011604 <towupper@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #172032	; 0x2a000
   1160c:	ldr	pc, [ip, #2876]!	; 0xb3c

00011610 <strncmp@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #172032	; 0x2a000
   11618:	ldr	pc, [ip, #2868]!	; 0xb34

0001161c <abort@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #172032	; 0x2a000
   11624:	ldr	pc, [ip, #2860]!	; 0xb2c

00011628 <close@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #172032	; 0x2a000
   11630:	ldr	pc, [ip, #2852]!	; 0xb24

00011634 <__assert_fail@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #172032	; 0x2a000
   1163c:	ldr	pc, [ip, #2844]!	; 0xb1c

00011640 <ftello64@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #172032	; 0x2a000
   11648:	ldr	pc, [ip, #2836]!	; 0xb14

Disassembly of section .text:

0001164c <.text>:
   1164c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11650:	strd	r6, [sp, #8]
   11654:	mov	r6, r1
   11658:	ldr	r7, [pc, #3996]	; 125fc <ftello64@plt+0xfbc>
   1165c:	strd	r8, [sp, #16]
   11660:	mov	r8, r0
   11664:	strd	sl, [sp, #24]
   11668:	str	lr, [sp, #32]
   1166c:	sub	sp, sp, #132	; 0x84
   11670:	ldr	r0, [r1]
   11674:	bl	15274 <ftello64@plt+0x3c34>
   11678:	movw	r1, #43912	; 0xab88
   1167c:	movt	r1, #2
   11680:	mov	r0, #6
   11684:	sub	r9, r7, #20
   11688:	bl	11598 <setlocale@plt>
   1168c:	movw	r1, #45376	; 0xb140
   11690:	movt	r1, #2
   11694:	movw	r0, #45196	; 0xb08c
   11698:	movt	r0, #2
   1169c:	bl	115f8 <bindtextdomain@plt>
   116a0:	movw	r0, #45196	; 0xb08c
   116a4:	movt	r0, #2
   116a8:	bl	113ac <textdomain@plt>
   116ac:	movw	r0, #20256	; 0x4f20
   116b0:	movt	r0, #1
   116b4:	bl	2a7ac <ftello64@plt+0x1916c>
   116b8:	movw	r4, #45492	; 0xb1b4
   116bc:	movt	r4, #2
   116c0:	mov	r5, #0
   116c4:	mov	r3, r7
   116c8:	mov	r2, r4
   116cc:	str	r5, [sp]
   116d0:	mov	r1, r6
   116d4:	mov	r0, r8
   116d8:	bl	1149c <getopt_long@plt>
   116dc:	cmn	r0, #1
   116e0:	beq	11bdc <ftello64@plt+0x59c>
   116e4:	add	r0, r0, #3
   116e8:	cmp	r0, #122	; 0x7a
   116ec:	ldrls	pc, [pc, r0, lsl #2]
   116f0:	b	12b8c <ftello64@plt+0x154c>
   116f4:	andeq	r1, r1, r4, lsl #23
   116f8:	ldrdeq	r3, [r1], -r4
   116fc:	andeq	r2, r1, ip, lsl #23
   11700:	andeq	r2, r1, ip, lsl #23
   11704:	andeq	r2, r1, ip, lsl #23
   11708:	andeq	r2, r1, ip, lsl #23
   1170c:	andeq	r2, r1, ip, lsl #23
   11710:	andeq	r2, r1, ip, lsl #23
   11714:	andeq	r2, r1, ip, lsl #23
   11718:	andeq	r2, r1, ip, lsl #23
   1171c:	andeq	r2, r1, ip, lsl #23
   11720:	andeq	r2, r1, ip, lsl #23
   11724:	andeq	r2, r1, ip, lsl #23
   11728:	andeq	r1, r1, r4, lsr #22
   1172c:	andeq	r2, r1, ip, lsl #23
   11730:	andeq	r2, r1, ip, lsl #23
   11734:	andeq	r2, r1, ip, lsl #23
   11738:	andeq	r2, r1, ip, lsl #23
   1173c:	andeq	r2, r1, ip, lsl #23
   11740:	andeq	r2, r1, ip, lsl #23
   11744:	andeq	r2, r1, ip, lsl #23
   11748:	andeq	r2, r1, ip, lsl #23
   1174c:	andeq	r2, r1, ip, lsl #23
   11750:	andeq	r2, r1, ip, lsl #23
   11754:	andeq	r2, r1, ip, lsl #23
   11758:	andeq	r2, r1, ip, lsl #23
   1175c:	andeq	r2, r1, ip, lsl #23
   11760:	andeq	r2, r1, ip, lsl #23
   11764:	andeq	r2, r1, ip, lsl #23
   11768:	andeq	r2, r1, ip, lsl #23
   1176c:	andeq	r2, r1, ip, lsl #23
   11770:	andeq	r2, r1, ip, lsl #23
   11774:	andeq	r2, r1, ip, lsl #23
   11778:	andeq	r2, r1, ip, lsl #23
   1177c:	andeq	r2, r1, ip, lsl #23
   11780:	andeq	r2, r1, ip, lsl #23
   11784:	andeq	r2, r1, ip, lsl #23
   11788:	andeq	r2, r1, ip, lsl #23
   1178c:	andeq	r2, r1, ip, lsl #23
   11790:	andeq	r2, r1, ip, lsl #23
   11794:	andeq	r2, r1, ip, lsl #23
   11798:	andeq	r2, r1, ip, lsl #23
   1179c:	andeq	r2, r1, ip, lsl #23
   117a0:	andeq	r2, r1, ip, lsl #23
   117a4:	andeq	r2, r1, ip, lsl #23
   117a8:	andeq	r2, r1, ip, lsl #23
   117ac:	andeq	r2, r1, ip, lsl #23
   117b0:	andeq	r2, r1, ip, lsl #23
   117b4:	andeq	r2, r1, ip, lsl #23
   117b8:	andeq	r2, r1, ip, lsl #23
   117bc:	andeq	r2, r1, ip, lsl #23
   117c0:	andeq	r2, r1, ip, lsl #23
   117c4:	andeq	r2, r1, ip, lsl #23
   117c8:	andeq	r2, r1, ip, lsl #23
   117cc:	andeq	r2, r1, ip, lsl #23
   117d0:	andeq	r2, r1, ip, lsl #23
   117d4:	andeq	r2, r1, ip, lsl #23
   117d8:	andeq	r2, r1, ip, lsl #23
   117dc:	andeq	r2, r1, ip, lsl #23
   117e0:	andeq	r2, r1, ip, lsl #23
   117e4:	andeq	r2, r1, ip, lsl #23
   117e8:	andeq	r2, r1, ip, lsl #23
   117ec:	andeq	r2, r1, ip, lsl #23
   117f0:	andeq	r2, r1, ip, lsl #23
   117f4:	andeq	r2, r1, ip, lsl #23
   117f8:	andeq	r2, r1, ip, lsl #23
   117fc:	andeq	r2, r1, ip, lsl #23
   11800:	andeq	r2, r1, ip, lsl #23
   11804:	andeq	r1, r1, r0, lsl fp
   11808:	andeq	r2, r1, ip, lsl #23
   1180c:	andeq	r2, r1, ip, lsl #23
   11810:	andeq	r2, r1, ip, lsl #23
   11814:	andeq	r2, r1, ip, lsl #23
   11818:	andeq	r1, r1, ip, ror #21
   1181c:	ldrdeq	r1, [r1], -r8
   11820:	andeq	r2, r1, ip, lsl #23
   11824:	andeq	r2, r1, ip, lsl #23
   11828:	andeq	r2, r1, ip, lsl #23
   1182c:	andeq	r2, r1, ip, lsl #23
   11830:	andeq	r2, r1, ip, lsl #23
   11834:			; <UNDEFINED> instruction: 0x00011abc
   11838:	andeq	r2, r1, ip, lsl #23
   1183c:	andeq	r1, r1, r8, lsr #21
   11840:	andeq	r2, r1, ip, lsl #23
   11844:	andeq	r2, r1, ip, lsl #23
   11848:	muleq	r1, r4, sl
   1184c:	andeq	r1, r1, r0, ror sl
   11850:	andeq	r1, r1, ip, asr sl
   11854:	andeq	r2, r1, ip, lsl #23
   11858:	andeq	r2, r1, ip, lsl #23
   1185c:	andeq	r1, r1, r8, lsr #20
   11860:	andeq	r2, r1, ip, lsl #23
   11864:	andeq	r2, r1, ip, lsl #23
   11868:	andeq	r2, r1, ip, lsl #23
   1186c:	andeq	r2, r1, ip, lsl #23
   11870:	andeq	r2, r1, ip, lsl #23
   11874:	andeq	r2, r1, ip, lsl #23
   11878:	andeq	r2, r1, ip, lsl #23
   1187c:	andeq	r2, r1, ip, lsl #23
   11880:	andeq	r2, r1, ip, lsl #23
   11884:	andeq	r2, r1, ip, lsl #23
   11888:	andeq	r1, r1, ip, lsl #20
   1188c:	andeq	r2, r1, ip, lsl #23
   11890:	andeq	r2, r1, ip, lsl #23
   11894:	andeq	r2, r1, ip, lsl #23
   11898:	strdeq	r1, [r1], -r8
   1189c:	muleq	r1, r8, r9
   118a0:	andeq	r2, r1, ip, lsl #23
   118a4:	andeq	r1, r1, ip, ror r9
   118a8:	andeq	r2, r1, ip, lsl #23
   118ac:	andeq	r2, r1, ip, lsl #23
   118b0:	andeq	r2, r1, ip, lsl #23
   118b4:	andeq	r2, r1, ip, lsl #23
   118b8:	andeq	r2, r1, ip, lsl #23
   118bc:	andeq	r1, r1, r0, ror #18
   118c0:	andeq	r2, r1, ip, lsl #23
   118c4:	andeq	r2, r1, ip, lsl #23
   118c8:	andeq	r1, r1, ip, asr #18
   118cc:	andeq	r2, r1, ip, lsl #23
   118d0:	andeq	r1, r1, r4, asr #13
   118d4:	andeq	r2, r1, ip, lsl #23
   118d8:	andeq	r2, r1, ip, lsl #23
   118dc:	andeq	r1, r1, r0, ror #17
   118e0:	movw	r1, #43912	; 0xab88
   118e4:	movt	r1, #2
   118e8:	mov	r2, #0
   118ec:	movw	r4, #49648	; 0xc1f0
   118f0:	movt	r4, #3
   118f4:	add	r3, sp, #104	; 0x68
   118f8:	str	r1, [sp]
   118fc:	mov	r1, r2
   11900:	ldr	r0, [r4]
   11904:	bl	27368 <ftello64@plt+0x15d28>
   11908:	cmp	r0, #0
   1190c:	bne	13bec <ftello64@plt+0x25ac>
   11910:	ldr	ip, [sp, #104]	; 0x68
   11914:	mov	r1, #0
   11918:	mvn	r0, #-2147483647	; 0x80000001
   1191c:	ldr	r3, [sp, #108]	; 0x6c
   11920:	subs	r2, ip, #1
   11924:	sbc	r3, r3, #0
   11928:	strd	r2, [sp, #16]
   1192c:	ldrd	r2, [sp, #16]
   11930:	cmp	r3, r1
   11934:	cmpeq	r2, r0
   11938:	bhi	13bec <ftello64@plt+0x25ac>
   1193c:	movw	r3, #49516	; 0xc16c
   11940:	movt	r3, #3
   11944:	str	ip, [r3, #8]
   11948:	b	116b8 <ftello64@plt+0x78>
   1194c:	movw	r3, #49656	; 0xc1f8
   11950:	movt	r3, #3
   11954:	mov	r2, #1
   11958:	strb	r2, [r3, #528]	; 0x210
   1195c:	b	116b8 <ftello64@plt+0x78>
   11960:	movw	r3, #49648	; 0xc1f0
   11964:	movt	r3, #3
   11968:	ldr	r2, [r3]
   1196c:	movw	r3, #49656	; 0xc1f8
   11970:	movt	r3, #3
   11974:	str	r2, [r3, #524]	; 0x20c
   11978:	b	116b8 <ftello64@plt+0x78>
   1197c:	movw	r3, #49648	; 0xc1f0
   11980:	movt	r3, #3
   11984:	ldr	r2, [r3]
   11988:	movw	r3, #49656	; 0xc1f8
   1198c:	movt	r3, #3
   11990:	str	r2, [r3, #520]	; 0x208
   11994:	b	116b8 <ftello64@plt+0x78>
   11998:	movw	r1, #43912	; 0xab88
   1199c:	movt	r1, #2
   119a0:	mov	r2, #0
   119a4:	movw	r4, #49648	; 0xc1f0
   119a8:	movt	r4, #3
   119ac:	add	r3, sp, #104	; 0x68
   119b0:	str	r1, [sp]
   119b4:	mov	r1, r2
   119b8:	ldr	r0, [r4]
   119bc:	bl	27368 <ftello64@plt+0x15d28>
   119c0:	cmp	r0, #0
   119c4:	bne	13bb8 <ftello64@plt+0x2578>
   119c8:	ldrd	r2, [sp, #104]	; 0x68
   119cc:	mov	r1, #0
   119d0:	mvn	r0, #-2147483647	; 0x80000001
   119d4:	subs	sl, r2, #1
   119d8:	sbc	fp, r3, #0
   119dc:	cmp	fp, r1
   119e0:	cmpeq	sl, r0
   119e4:	bhi	13bb8 <ftello64@plt+0x2578>
   119e8:	movw	r3, #49516	; 0xc16c
   119ec:	movt	r3, #3
   119f0:	str	r2, [r3, #4]
   119f4:	b	116b8 <ftello64@plt+0x78>
   119f8:	movw	r3, #49656	; 0xc1f8
   119fc:	movt	r3, #3
   11a00:	mov	r2, #1
   11a04:	strb	r2, [r3]
   11a08:	b	116b8 <ftello64@plt+0x78>
   11a0c:	movw	r3, #49648	; 0xc1f0
   11a10:	movt	r3, #3
   11a14:	ldr	r2, [r3]
   11a18:	movw	r3, #49656	; 0xc1f8
   11a1c:	movt	r3, #3
   11a20:	str	r2, [r3, #516]	; 0x204
   11a24:	b	116b8 <ftello64@plt+0x78>
   11a28:	movw	r3, #49648	; 0xc1f0
   11a2c:	movt	r3, #3
   11a30:	ldr	r3, [r3]
   11a34:	movw	r4, #49656	; 0xc1f8
   11a38:	movt	r4, #3
   11a3c:	mov	r0, r3
   11a40:	str	r3, [r4, #832]	; 0x340
   11a44:	bl	13e6c <ftello64@plt+0x282c>
   11a48:	ldr	r3, [r4, #832]	; 0x340
   11a4c:	ldrb	r3, [r3]
   11a50:	cmp	r3, #0
   11a54:	streq	r3, [r4, #832]	; 0x340
   11a58:	b	116b8 <ftello64@plt+0x78>
   11a5c:	movw	r3, #49656	; 0xc1f8
   11a60:	movt	r3, #3
   11a64:	mov	r2, #3
   11a68:	str	r2, [r3, #532]	; 0x214
   11a6c:	b	116b8 <ftello64@plt+0x78>
   11a70:	movw	r3, #49648	; 0xc1f0
   11a74:	movt	r3, #3
   11a78:	ldr	r2, [r3]
   11a7c:	movw	r3, #49656	; 0xc1f8
   11a80:	movt	r3, #3
   11a84:	mov	r0, r2
   11a88:	str	r2, [r3, #540]	; 0x21c
   11a8c:	bl	13e6c <ftello64@plt+0x282c>
   11a90:	b	116b8 <ftello64@plt+0x78>
   11a94:	movw	r3, #49656	; 0xc1f8
   11a98:	movt	r3, #3
   11a9c:	mov	r2, #1
   11aa0:	strb	r2, [r3, #536]	; 0x218
   11aa4:	b	116b8 <ftello64@plt+0x78>
   11aa8:	movw	r3, #49656	; 0xc1f8
   11aac:	movt	r3, #3
   11ab0:	mov	r2, #2
   11ab4:	str	r2, [r3, #532]	; 0x214
   11ab8:	b	116b8 <ftello64@plt+0x78>
   11abc:	movw	r3, #49648	; 0xc1f0
   11ac0:	movt	r3, #3
   11ac4:	ldr	r2, [r3]
   11ac8:	movw	r3, #49516	; 0xc16c
   11acc:	movt	r3, #3
   11ad0:	str	r2, [r3, #16]
   11ad4:	b	116b8 <ftello64@plt+0x78>
   11ad8:	movw	r3, #49516	; 0xc16c
   11adc:	movt	r3, #3
   11ae0:	mov	r2, #0
   11ae4:	strb	r2, [r3]
   11ae8:	b	116b8 <ftello64@plt+0x78>
   11aec:	movw	r3, #49648	; 0xc1f0
   11af0:	movt	r3, #3
   11af4:	ldr	r2, [r3]
   11af8:	movw	r3, #49516	; 0xc16c
   11afc:	movt	r3, #3
   11b00:	mov	r0, r2
   11b04:	str	r2, [r3, #12]
   11b08:	bl	13e6c <ftello64@plt+0x282c>
   11b0c:	b	116b8 <ftello64@plt+0x78>
   11b10:	movw	r3, #49656	; 0xc1f8
   11b14:	movt	r3, #3
   11b18:	mov	r2, #1
   11b1c:	strb	r2, [r3, #529]	; 0x211
   11b20:	b	116b8 <ftello64@plt+0x78>
   11b24:	movw	r3, #49540	; 0xc184
   11b28:	movt	r3, #3
   11b2c:	ldr	r2, [pc, #2764]	; 12600 <ftello64@plt+0xfc0>
   11b30:	mov	lr, #1
   11b34:	mov	r0, #4
   11b38:	ldr	ip, [r3]
   11b3c:	movw	r1, #49648	; 0xc1f0
   11b40:	movt	r1, #3
   11b44:	mov	r3, r9
   11b48:	str	r0, [sp]
   11b4c:	movw	r0, #45448	; 0xb188
   11b50:	movt	r0, #2
   11b54:	str	lr, [sp, #8]
   11b58:	ldr	r1, [r1]
   11b5c:	str	ip, [sp, #4]
   11b60:	bl	14df4 <ftello64@plt+0x37b4>
   11b64:	movw	r3, #42960	; 0xa7d0
   11b68:	movt	r3, #2
   11b6c:	add	r0, r3, r0, lsl #2
   11b70:	movw	r3, #49656	; 0xc1f8
   11b74:	movt	r3, #3
   11b78:	ldr	r2, [r0, #56]	; 0x38
   11b7c:	str	r2, [r3, #532]	; 0x214
   11b80:	b	116b8 <ftello64@plt+0x78>
   11b84:	movw	r2, #49644	; 0xc1ec
   11b88:	movt	r2, #3
   11b8c:	movw	r3, #49536	; 0xc180
   11b90:	movt	r3, #3
   11b94:	ldr	r5, [r2]
   11b98:	mov	r4, #0
   11b9c:	movw	r1, #45460	; 0xb194
   11ba0:	movt	r1, #2
   11ba4:	ldr	r6, [r3]
   11ba8:	movw	r0, #45480	; 0xb1a8
   11bac:	movt	r0, #2
   11bb0:	bl	15c58 <ftello64@plt+0x4618>
   11bb4:	movw	r2, #45192	; 0xb088
   11bb8:	movt	r2, #2
   11bbc:	stm	sp, {r0, r4}
   11bc0:	movw	r1, #43424	; 0xa9a0
   11bc4:	movt	r1, #2
   11bc8:	mov	r0, r5
   11bcc:	mov	r3, r6
   11bd0:	bl	26ce4 <ftello64@plt+0x156a4>
   11bd4:	mov	r0, r4
   11bd8:	bl	114b4 <exit@plt>
   11bdc:	movw	r7, #49624	; 0xc1d8
   11be0:	movt	r7, #3
   11be4:	ldr	r3, [r7]
   11be8:	cmp	r3, r8
   11bec:	beq	12f58 <ftello64@plt+0x1918>
   11bf0:	movw	r2, #49516	; 0xc16c
   11bf4:	movt	r2, #3
   11bf8:	ldrb	r2, [r2]
   11bfc:	cmp	r2, #0
   11c00:	beq	12a90 <ftello64@plt+0x1450>
   11c04:	sub	r3, r8, r3
   11c08:	movw	r9, #49656	; 0xc1f8
   11c0c:	movt	r9, #3
   11c10:	mov	r0, r3
   11c14:	mov	r1, #4
   11c18:	str	r3, [r9, #1136]	; 0x470
   11c1c:	bl	26f5c <ftello64@plt+0x1591c>
   11c20:	mov	r1, #8
   11c24:	str	r0, [r9, #1124]	; 0x464
   11c28:	ldr	r0, [r9, #1136]	; 0x470
   11c2c:	bl	26f5c <ftello64@plt+0x1591c>
   11c30:	mov	r1, #8
   11c34:	str	r0, [r9, #1128]	; 0x468
   11c38:	ldr	r0, [r9, #1136]	; 0x470
   11c3c:	bl	26f5c <ftello64@plt+0x1591c>
   11c40:	ldr	sl, [r9, #1136]	; 0x470
   11c44:	str	r0, [r9, #1132]	; 0x46c
   11c48:	cmp	sl, #0
   11c4c:	ble	11cc0 <ftello64@plt+0x680>
   11c50:	ldr	r4, [r7]
   11c54:	mvn	fp, #3
   11c58:	movw	r2, #43420	; 0xa99c
   11c5c:	movt	r2, #2
   11c60:	mov	r8, #0
   11c64:	str	r9, [sp, #16]
   11c68:	ldr	r3, [r9, #1124]	; 0x464
   11c6c:	mov	r9, r7
   11c70:	mov	r7, r2
   11c74:	add	r6, r6, r4, lsl #2
   11c78:	add	sl, sl, r4
   11c7c:	mla	fp, fp, r4, r3
   11c80:	ldr	r5, [r6], #4
   11c84:	ldrb	r3, [r5]
   11c88:	cmp	r3, #0
   11c8c:	beq	11ca8 <ftello64@plt+0x668>
   11c90:	mov	r1, r7
   11c94:	mov	r0, r5
   11c98:	bl	112b0 <strcmp@plt>
   11c9c:	cmp	r0, #0
   11ca0:	strne	r5, [fp, r4, lsl #2]
   11ca4:	bne	11cac <ftello64@plt+0x66c>
   11ca8:	str	r8, [fp, r4, lsl #2]
   11cac:	add	r4, r4, #1
   11cb0:	cmp	r4, sl
   11cb4:	str	r4, [r9]
   11cb8:	bne	11c80 <ftello64@plt+0x640>
   11cbc:	ldr	r9, [sp, #16]
   11cc0:	ldr	r3, [r9, #532]	; 0x214
   11cc4:	cmp	r3, #0
   11cc8:	bne	11ce8 <ftello64@plt+0x6a8>
   11ccc:	movw	r3, #49516	; 0xc16c
   11cd0:	movt	r3, #3
   11cd4:	ldrb	r3, [r3]
   11cd8:	cmp	r3, #0
   11cdc:	movne	r3, #1
   11ce0:	moveq	r3, #2
   11ce4:	str	r3, [r9, #532]	; 0x214
   11ce8:	ldrb	r3, [r9]
   11cec:	cmp	r3, #0
   11cf0:	beq	11d1c <ftello64@plt+0x6dc>
   11cf4:	bl	11478 <__ctype_toupper_loc@plt>
   11cf8:	ldr	r3, [pc, #2308]	; 12604 <ftello64@plt+0xfc4>
   11cfc:	mov	r2, #0
   11d00:	add	ip, r3, #256	; 0x100
   11d04:	ldr	r1, [r0]
   11d08:	ldr	r1, [r1, r2]
   11d0c:	add	r2, r2, #4
   11d10:	strb	r1, [r3, #1]!
   11d14:	cmp	ip, r3
   11d18:	bne	11d04 <ftello64@plt+0x6c4>
   11d1c:	ldr	r3, [r9, #540]	; 0x21c
   11d20:	cmp	r3, #0
   11d24:	beq	12f18 <ftello64@plt+0x18d8>
   11d28:	ldrb	r3, [r3]
   11d2c:	cmp	r3, #0
   11d30:	streq	r3, [r9, #540]	; 0x21c
   11d34:	beq	11d40 <ftello64@plt+0x700>
   11d38:	ldr	r0, [pc, #2248]	; 12608 <ftello64@plt+0xfc8>
   11d3c:	bl	14104 <ftello64@plt+0x2ac4>
   11d40:	ldr	r3, [r9, #832]	; 0x340
   11d44:	cmp	r3, #0
   11d48:	beq	12e9c <ftello64@plt+0x185c>
   11d4c:	ldr	r0, [pc, #2232]	; 1260c <ftello64@plt+0xfcc>
   11d50:	bl	14104 <ftello64@plt+0x2ac4>
   11d54:	ldr	r4, [r9, #516]	; 0x204
   11d58:	cmp	r4, #0
   11d5c:	bne	12ea8 <ftello64@plt+0x1868>
   11d60:	ldr	r0, [r9, #520]	; 0x208
   11d64:	cmp	r0, #0
   11d68:	beq	11d80 <ftello64@plt+0x740>
   11d6c:	ldr	r1, [pc, #2204]	; 12610 <ftello64@plt+0xfd0>
   11d70:	bl	145b0 <ftello64@plt+0x2f70>
   11d74:	ldr	r3, [r9, #1404]	; 0x57c
   11d78:	cmp	r3, #0
   11d7c:	streq	r3, [r9, #520]	; 0x208
   11d80:	ldr	r0, [r9, #524]	; 0x20c
   11d84:	cmp	r0, #0
   11d88:	beq	11da0 <ftello64@plt+0x760>
   11d8c:	ldr	r1, [pc, #2176]	; 12614 <ftello64@plt+0xfd4>
   11d90:	bl	145b0 <ftello64@plt+0x2f70>
   11d94:	ldr	r3, [r9, #1416]	; 0x588
   11d98:	cmp	r3, #0
   11d9c:	streq	r3, [r9, #524]	; 0x20c
   11da0:	ldr	r2, [r9, #1136]	; 0x470
   11da4:	mov	r3, #0
   11da8:	mov	r0, #0
   11dac:	mov	r1, #0
   11db0:	str	r3, [r9, #1420]	; 0x58c
   11db4:	str	r3, [r9, #1432]	; 0x598
   11db8:	str	r3, [r9, #1436]	; 0x59c
   11dbc:	cmp	r2, r3
   11dc0:	ldr	r2, [pc, #2144]	; 12628 <ftello64@plt+0xfe8>
   11dc4:	strd	r0, [r2]
   11dc8:	ble	121b8 <ftello64@plt+0xb78>
   11dcc:	str	r3, [sp, #72]	; 0x48
   11dd0:	mov	r3, r2
   11dd4:	mov	fp, r9
   11dd8:	sub	r2, r2, #880	; 0x370
   11ddc:	add	r3, r3, #28
   11de0:	str	r3, [sp, #76]	; 0x4c
   11de4:	str	r2, [sp, #80]	; 0x50
   11de8:	ldr	r5, [sp, #72]	; 0x48
   11dec:	ldr	r3, [fp, #1124]	; 0x464
   11df0:	ldr	r1, [fp, #1132]	; 0x46c
   11df4:	lsl	r4, r5, #3
   11df8:	ldr	r0, [r3, r5, lsl #2]
   11dfc:	str	r4, [sp, #84]	; 0x54
   11e00:	add	r1, r1, r4
   11e04:	add	r2, r1, #4
   11e08:	bl	144c0 <ftello64@plt+0x2e80>
   11e0c:	ldr	r3, [fp, #1132]	; 0x46c
   11e10:	ldrb	r2, [fp, #528]	; 0x210
   11e14:	add	r1, r3, r4
   11e18:	ldr	r9, [r3, r5, lsl #3]
   11e1c:	cmp	r2, #0
   11e20:	str	r1, [sp, #48]	; 0x30
   11e24:	beq	12e84 <ftello64@plt+0x1844>
   11e28:	ldr	r4, [r1, #4]
   11e2c:	cmp	r9, r4
   11e30:	bcs	13aec <ftello64@plt+0x24ac>
   11e34:	bl	114a8 <__ctype_b_loc@plt>
   11e38:	mov	r2, r9
   11e3c:	ldr	r0, [r0]
   11e40:	b	11e54 <ftello64@plt+0x814>
   11e44:	cmp	r4, r3
   11e48:	mov	r2, r3
   11e4c:	mov	r8, r3
   11e50:	beq	13af0 <ftello64@plt+0x24b0>
   11e54:	mov	r3, r2
   11e58:	mov	r8, r2
   11e5c:	ldrb	r1, [r3], #1
   11e60:	lsl	r1, r1, #1
   11e64:	ldrh	r1, [r0, r1]
   11e68:	tst	r1, #8192	; 0x2000
   11e6c:	beq	11e44 <ftello64@plt+0x804>
   11e70:	sub	r1, r2, r9
   11e74:	cmp	r4, r2
   11e78:	str	r1, [sp, #52]	; 0x34
   11e7c:	bhi	11e94 <ftello64@plt+0x854>
   11e80:	b	11eb0 <ftello64@plt+0x870>
   11e84:	cmp	r4, r3
   11e88:	mov	r8, r3
   11e8c:	beq	11eb0 <ftello64@plt+0x870>
   11e90:	add	r3, r3, #1
   11e94:	mov	r8, r2
   11e98:	mov	r2, r3
   11e9c:	ldrb	r1, [r8]
   11ea0:	lsl	r1, r1, #1
   11ea4:	ldrh	r1, [r0, r1]
   11ea8:	tst	r1, #8192	; 0x2000
   11eac:	bne	11e84 <ftello64@plt+0x844>
   11eb0:	cmp	r4, r9
   11eb4:	mov	sl, fp
   11eb8:	str	r9, [sp, #28]
   11ebc:	mov	fp, r8
   11ec0:	str	r4, [sp, #36]	; 0x24
   11ec4:	bls	12158 <ftello64@plt+0xb18>
   11ec8:	ldr	r3, [sl, #540]	; 0x21c
   11ecc:	cmp	r3, #0
   11ed0:	beq	11f30 <ftello64@plt+0x8f0>
   11ed4:	ldr	r2, [pc, #1852]	; 12618 <ftello64@plt+0xfd8>
   11ed8:	sub	r4, r4, r9
   11edc:	mov	r3, #0
   11ee0:	mov	r1, r9
   11ee4:	str	r4, [sp]
   11ee8:	ldr	r0, [sp, #80]	; 0x50
   11eec:	str	r2, [sp, #4]
   11ef0:	mov	r2, r4
   11ef4:	bl	261c4 <ftello64@plt+0x14b84>
   11ef8:	cmn	r0, #1
   11efc:	mov	r6, r0
   11f00:	beq	11f24 <ftello64@plt+0x8e4>
   11f04:	cmp	r0, #0
   11f08:	beq	13b7c <ftello64@plt+0x253c>
   11f0c:	cmn	r0, #2
   11f10:	beq	12e98 <ftello64@plt+0x1858>
   11f14:	ldr	r3, [sl, #1448]	; 0x5a8
   11f18:	ldr	r3, [r3]
   11f1c:	add	r3, r9, r3
   11f20:	str	r3, [sp, #36]	; 0x24
   11f24:	ldr	r3, [sp, #36]	; 0x24
   11f28:	cmp	r9, r3
   11f2c:	bcs	12e54 <ftello64@plt+0x1814>
   11f30:	bl	114a8 <__ctype_b_loc@plt>
   11f34:	ldr	r1, [r0]
   11f38:	ldr	r3, [sp, #36]	; 0x24
   11f3c:	b	11f48 <ftello64@plt+0x908>
   11f40:	cmp	r9, r3
   11f44:	bcs	12e54 <ftello64@plt+0x1814>
   11f48:	ldrb	r2, [r3, #-1]
   11f4c:	mov	r6, r3
   11f50:	sub	r3, r3, #1
   11f54:	lsl	r2, r2, #1
   11f58:	ldrh	r2, [r1, r2]
   11f5c:	tst	r2, #8192	; 0x2000
   11f60:	bne	11f40 <ftello64@plt+0x900>
   11f64:	mov	r8, r9
   11f68:	mov	r7, r6
   11f6c:	ldr	r3, [sl, #832]	; 0x340
   11f70:	b	120f4 <ftello64@plt+0xab4>
   11f74:	ldr	r1, [sp, #76]	; 0x4c
   11f78:	sub	ip, r7, r9
   11f7c:	mov	r3, #0
   11f80:	mov	r2, ip
   11f84:	ldr	r0, [pc, #1680]	; 1261c <ftello64@plt+0xfdc>
   11f88:	str	ip, [sp]
   11f8c:	str	r1, [sp, #4]
   11f90:	mov	r1, r9
   11f94:	bl	261c4 <ftello64@plt+0x14b84>
   11f98:	cmn	r0, #2
   11f9c:	beq	12e98 <ftello64@plt+0x1858>
   11fa0:	cmn	r0, #1
   11fa4:	beq	12140 <ftello64@plt+0xb00>
   11fa8:	ldr	r3, [sl, #1456]	; 0x5b0
   11fac:	ldr	r2, [sl, #1460]	; 0x5b4
   11fb0:	ldr	r3, [r3]
   11fb4:	ldr	r2, [r2]
   11fb8:	add	r2, r9, r2
   11fbc:	add	r9, r9, r3
   11fc0:	str	r2, [sp, #16]
   11fc4:	ldr	r3, [sp, #16]
   11fc8:	cmp	r9, r3
   11fcc:	beq	12d20 <ftello64@plt+0x16e0>
   11fd0:	ldr	r3, [sp, #16]
   11fd4:	str	r9, [sp, #88]	; 0x58
   11fd8:	ldr	r2, [sl, #1432]	; 0x598
   11fdc:	sub	r3, r3, r9
   11fe0:	cmp	r3, r2
   11fe4:	str	r3, [sp, #92]	; 0x5c
   11fe8:	strgt	r3, [sl, #1432]	; 0x598
   11fec:	ldrb	r3, [sl, #528]	; 0x210
   11ff0:	cmp	r3, #0
   11ff4:	str	r3, [sp, #32]
   11ff8:	bne	12dc4 <ftello64@plt+0x1784>
   11ffc:	ldr	r3, [sl, #520]	; 0x208
   12000:	add	r6, sp, #88	; 0x58
   12004:	cmp	r3, #0
   12008:	beq	12024 <ftello64@plt+0x9e4>
   1200c:	mov	r0, r6
   12010:	ldr	r1, [sl, #1396]	; 0x574
   12014:	ldr	r2, [sl, #1404]	; 0x57c
   12018:	bl	1444c <ftello64@plt+0x2e0c>
   1201c:	cmp	r0, #0
   12020:	bne	12cc4 <ftello64@plt+0x1684>
   12024:	ldr	r3, [sl, #524]	; 0x20c
   12028:	cmp	r3, #0
   1202c:	beq	12048 <ftello64@plt+0xa08>
   12030:	mov	r0, r6
   12034:	ldr	r1, [sl, #1408]	; 0x580
   12038:	ldr	r2, [sl, #1416]	; 0x588
   1203c:	bl	1444c <ftello64@plt+0x2e0c>
   12040:	cmp	r0, #0
   12044:	beq	12cc4 <ftello64@plt+0x1684>
   12048:	ldr	r3, [sl, #1420]	; 0x58c
   1204c:	ldr	r0, [sl, #1464]	; 0x5b8
   12050:	mov	r2, r3
   12054:	ldr	r3, [sl, #1468]	; 0x5bc
   12058:	str	r2, [sp, #40]	; 0x28
   1205c:	cmp	r2, r3
   12060:	beq	12d30 <ftello64@plt+0x16f0>
   12064:	ldrb	r3, [sl, #529]	; 0x211
   12068:	ldr	r2, [sp, #40]	; 0x28
   1206c:	cmp	r3, #0
   12070:	str	r3, [sp, #44]	; 0x2c
   12074:	add	r4, r0, r2, lsl #5
   12078:	bne	12b94 <ftello64@plt+0x1554>
   1207c:	ldr	r3, [sp, #32]
   12080:	cmp	r3, #0
   12084:	beq	120c0 <ftello64@plt+0xa80>
   12088:	ldr	r3, [sp, #28]
   1208c:	ldr	r1, [sl, #1436]	; 0x59c
   12090:	sub	r2, r3, r9
   12094:	asr	r3, r2, #31
   12098:	strd	r2, [r4, #16]
   1209c:	ldr	r3, [sp, #52]	; 0x34
   120a0:	cmp	r1, r3
   120a4:	strlt	r3, [sl, #1436]	; 0x59c
   120a8:	ldrd	r2, [sp, #28]
   120ac:	cmp	r2, r8
   120b0:	movne	r3, #0
   120b4:	andeq	r3, r3, #1
   120b8:	cmp	r3, #0
   120bc:	bne	12d54 <ftello64@plt+0x1714>
   120c0:	ldrd	r2, [r6]
   120c4:	sub	r0, r8, r9
   120c8:	sub	r9, r7, r9
   120cc:	ldr	r1, [sp, #40]	; 0x28
   120d0:	ldr	ip, [sp, #72]	; 0x48
   120d4:	strd	r2, [r4]
   120d8:	ldr	r3, [sl, #832]	; 0x340
   120dc:	add	r1, r1, #1
   120e0:	str	r0, [r4, #8]
   120e4:	str	r9, [r4, #12]
   120e8:	str	ip, [r4, #24]
   120ec:	str	r1, [sl, #1420]	; 0x58c
   120f0:	ldr	r9, [sp, #16]
   120f4:	cmp	r3, #0
   120f8:	bne	11f74 <ftello64@plt+0x934>
   120fc:	cmp	r9, r7
   12100:	bcs	12e68 <ftello64@plt+0x1828>
   12104:	ldrb	r2, [r9]
   12108:	add	r2, sl, r2
   1210c:	ldrb	r2, [r2, #1140]	; 0x474
   12110:	cmp	r2, #0
   12114:	addeq	r2, r9, #1
   12118:	beq	12134 <ftello64@plt+0xaf4>
   1211c:	b	12cd4 <ftello64@plt+0x1694>
   12120:	ldrb	r1, [r2], #1
   12124:	add	r1, sl, r1
   12128:	ldrb	r1, [r1, #1140]	; 0x474
   1212c:	cmp	r1, #0
   12130:	bne	12ccc <ftello64@plt+0x168c>
   12134:	cmp	r7, r2
   12138:	mov	r9, r2
   1213c:	bne	12120 <ftello64@plt+0xae0>
   12140:	ldr	r9, [sp, #36]	; 0x24
   12144:	ldr	r3, [sp, #48]	; 0x30
   12148:	ldr	r4, [r3, #4]
   1214c:	cmp	r4, r9
   12150:	str	r4, [sp, #36]	; 0x24
   12154:	bhi	11ec8 <ftello64@plt+0x888>
   12158:	ldr	r2, [pc, #1224]	; 12628 <ftello64@plt+0xfe8>
   1215c:	mov	fp, sl
   12160:	ldr	r1, [sp, #72]	; 0x48
   12164:	ldr	r4, [sp, #84]	; 0x54
   12168:	mov	ip, r2
   1216c:	ldr	r3, [r2]
   12170:	add	lr, r1, #1
   12174:	ldr	r1, [ip, #4]
   12178:	str	lr, [sp, #72]	; 0x48
   1217c:	ldr	r2, [sl, #1128]	; 0x468
   12180:	adds	r3, r3, #1
   12184:	ldr	r0, [sl, #1136]	; 0x470
   12188:	adc	r1, r1, #0
   1218c:	str	r3, [ip]
   12190:	str	r3, [r2, r4]
   12194:	add	r2, r2, r4
   12198:	str	r1, [ip, #4]
   1219c:	cmp	r0, lr
   121a0:	str	r1, [r2, #4]
   121a4:	bgt	11de8 <ftello64@plt+0x7a8>
   121a8:	ldr	r1, [sl, #1420]	; 0x58c
   121ac:	mov	r9, sl
   121b0:	cmp	r1, #0
   121b4:	bne	135bc <ftello64@plt+0x1f7c>
   121b8:	ldrb	r3, [r9, #529]	; 0x211
   121bc:	cmp	r3, #0
   121c0:	bne	12f98 <ftello64@plt+0x1958>
   121c4:	ldrb	r3, [r9, #528]	; 0x210
   121c8:	cmp	r3, #0
   121cc:	bne	13060 <ftello64@plt+0x1a20>
   121d0:	movw	r3, #49516	; 0xc16c
   121d4:	movt	r3, #3
   121d8:	str	r3, [sp, #16]
   121dc:	ldr	r2, [sp, #16]
   121e0:	ldr	r3, [r2, #8]
   121e4:	cmp	r3, #0
   121e8:	movlt	r3, #0
   121ec:	strlt	r3, [r2, #8]
   121f0:	ldr	r3, [sp, #16]
   121f4:	ldr	r5, [r3, #4]
   121f8:	ldr	r4, [r3, #8]
   121fc:	ldr	r0, [r3, #12]
   12200:	add	r4, r4, r4, lsr #31
   12204:	asr	r4, r4, #1
   12208:	cmp	r0, #0
   1220c:	sub	r5, r4, r5
   12210:	str	r4, [r9, #1480]	; 0x5c8
   12214:	str	r5, [r9, #1484]	; 0x5cc
   12218:	str	r4, [r9, #1488]	; 0x5d0
   1221c:	beq	13890 <ftello64@plt+0x2250>
   12220:	ldrb	r3, [r0]
   12224:	cmp	r3, #0
   12228:	beq	13890 <ftello64@plt+0x2250>
   1222c:	bl	114cc <strlen@plt>
   12230:	str	r0, [r9, #1492]	; 0x5d4
   12234:	ldr	r3, [sp, #16]
   12238:	ldrb	r2, [r3]
   1223c:	ldr	r3, [r9, #1492]	; 0x5d4
   12240:	cmp	r2, #0
   12244:	lsl	r3, r3, #1
   12248:	addeq	r3, r3, #1
   1224c:	beq	12260 <ftello64@plt+0xc20>
   12250:	subs	r5, r5, r3
   12254:	movmi	r2, #0
   12258:	strpl	r5, [r9, #1484]	; 0x5cc
   1225c:	strmi	r2, [r9, #1484]	; 0x5cc
   12260:	sub	r3, r4, r3
   12264:	str	r3, [r9, #1488]	; 0x5d0
   12268:	bl	114a8 <__ctype_b_loc@plt>
   1226c:	mov	r3, r0
   12270:	ldr	r2, [pc, #936]	; 12620 <ftello64@plt+0xfe0>
   12274:	ldr	r1, [r3]
   12278:	str	r3, [sp, #28]
   1227c:	add	r0, r2, #256	; 0x100
   12280:	sub	r1, r1, #2
   12284:	ldrh	r3, [r1, #2]!
   12288:	ubfx	r3, r3, #13, #1
   1228c:	strb	r3, [r2], #1
   12290:	cmp	r0, r2
   12294:	bne	12284 <ftello64@plt+0xc44>
   12298:	ldr	r3, [r9, #532]	; 0x214
   1229c:	mov	r1, #1
   122a0:	strb	r1, [r9, #272]	; 0x110
   122a4:	cmp	r3, #2
   122a8:	strbeq	r1, [r9, #294]	; 0x126
   122ac:	beq	122d8 <ftello64@plt+0xc98>
   122b0:	cmp	r3, #3
   122b4:	bne	122d8 <ftello64@plt+0xc98>
   122b8:	movw	r2, #45364	; 0xb134
   122bc:	movt	r2, #2
   122c0:	mov	r3, #36	; 0x24
   122c4:	add	r0, r9, r3
   122c8:	ldrb	r3, [r2, #1]!
   122cc:	strb	r1, [r0, #260]	; 0x104
   122d0:	cmp	r3, #0
   122d4:	bne	122c4 <ftello64@plt+0xc84>
   122d8:	ldr	r2, [r9, #1420]	; 0x58c
   122dc:	mov	r3, #0
   122e0:	str	r3, [r9, #1496]	; 0x5d8
   122e4:	str	r3, [r9, #1500]	; 0x5dc
   122e8:	strb	r3, [r9, #1504]	; 0x5e0
   122ec:	cmp	r2, r3
   122f0:	str	r3, [r9, #1508]	; 0x5e4
   122f4:	str	r3, [r9, #1512]	; 0x5e8
   122f8:	strb	r3, [r9, #1516]	; 0x5ec
   122fc:	ldr	r2, [r9, #1464]	; 0x5b8
   12300:	ble	132d8 <ftello64@plt+0x1c98>
   12304:	str	r3, [sp, #36]	; 0x24
   12308:	movw	r3, #43912	; 0xab88
   1230c:	movt	r3, #2
   12310:	ldr	fp, [pc, #772]	; 1261c <ftello64@plt+0xfdc>
   12314:	add	r8, r2, #32
   12318:	str	r3, [sp, #48]	; 0x30
   1231c:	movw	r3, #45644	; 0xb24c
   12320:	movt	r3, #2
   12324:	str	r3, [sp, #52]	; 0x34
   12328:	add	r3, fp, #696	; 0x2b8
   1232c:	str	r3, [sp, #56]	; 0x38
   12330:	ldr	r2, [r9, #1132]	; 0x46c
   12334:	ldr	r1, [r8, #-8]
   12338:	ldr	r3, [r8, #-32]	; 0xffffffe0
   1233c:	ldr	r5, [r8, #-28]	; 0xffffffe4
   12340:	add	ip, r2, r1, lsl #3
   12344:	ldr	r4, [r8, #-24]	; 0xffffffe8
   12348:	str	r3, [r9, #1520]	; 0x5f0
   1234c:	ldr	r6, [r8, #-20]	; 0xffffffec
   12350:	add	r5, r3, r5
   12354:	ldr	r2, [r2, r1, lsl #3]
   12358:	str	r5, [r9, #1524]	; 0x5f4
   1235c:	ldr	r0, [r9, #1488]	; 0x5d0
   12360:	add	r6, r3, r6
   12364:	cmp	r5, r6
   12368:	ldr	r7, [ip, #4]
   1236c:	str	r2, [sp, #32]
   12370:	add	r2, r3, r4
   12374:	add	r3, r3, r0
   12378:	str	r2, [sp, #40]	; 0x28
   1237c:	bcs	12438 <ftello64@plt+0xdf8>
   12380:	cmp	r5, r3
   12384:	bhi	13710 <ftello64@plt+0x20d0>
   12388:	mov	r4, #0
   1238c:	b	123d8 <ftello64@plt+0xd98>
   12390:	mov	r3, #0
   12394:	sub	r2, r6, r5
   12398:	str	r4, [sp]
   1239c:	mov	r1, r5
   123a0:	mov	r0, fp
   123a4:	bl	26190 <ftello64@plt+0x14b50>
   123a8:	cmn	r0, #2
   123ac:	beq	12e98 <ftello64@plt+0x1858>
   123b0:	cmn	r0, #1
   123b4:	moveq	r0, #1
   123b8:	add	r5, r5, r0
   123bc:	cmp	r6, r5
   123c0:	bls	12434 <ftello64@plt+0xdf4>
   123c4:	ldr	r2, [r9, #1488]	; 0x5d0
   123c8:	ldr	r3, [r9, #1520]	; 0x5f0
   123cc:	add	r3, r3, r2
   123d0:	cmp	r5, r3
   123d4:	bhi	1370c <ftello64@plt+0x20cc>
   123d8:	ldr	r3, [r9, #832]	; 0x340
   123dc:	str	r5, [r9, #1524]	; 0x5f4
   123e0:	cmp	r3, #0
   123e4:	bne	12390 <ftello64@plt+0xd50>
   123e8:	ldrb	r3, [r5]
   123ec:	add	r3, r9, r3
   123f0:	ldrb	r3, [r3, #1140]	; 0x474
   123f4:	cmp	r3, #0
   123f8:	addeq	r5, r5, #1
   123fc:	beq	123bc <ftello64@plt+0xd7c>
   12400:	cmp	r6, r5
   12404:	bls	12434 <ftello64@plt+0xdf4>
   12408:	add	r3, r5, #1
   1240c:	b	12428 <ftello64@plt+0xde8>
   12410:	ldrb	r2, [r3]
   12414:	add	r3, r3, #1
   12418:	add	r2, r9, r2
   1241c:	ldrb	r2, [r2, #1140]	; 0x474
   12420:	cmp	r2, #0
   12424:	beq	123c4 <ftello64@plt+0xd84>
   12428:	cmp	r6, r3
   1242c:	mov	r5, r3
   12430:	bne	12410 <ftello64@plt+0xdd0>
   12434:	ldr	r4, [r8, #-24]	; 0xffffffe8
   12438:	ldr	r3, [r9, #1488]	; 0x5d0
   1243c:	ldr	r1, [r9, #1520]	; 0x5f0
   12440:	add	r3, r1, r3
   12444:	cmp	r5, r3
   12448:	strls	r5, [r9, #1524]	; 0x5f4
   1244c:	ldr	r3, [sp, #16]
   12450:	ldr	r2, [r3, #12]
   12454:	ldr	r3, [r9, #1524]	; 0x5f4
   12458:	cmp	r2, #0
   1245c:	beq	1246c <ftello64@plt+0xe2c>
   12460:	cmp	r6, r3
   12464:	movls	r2, #0
   12468:	movhi	r2, #1
   1246c:	cmp	r1, r3
   12470:	strb	r2, [r9, #1528]	; 0x5f8
   12474:	bcs	124b4 <ftello64@plt+0xe74>
   12478:	ldr	r2, [sp, #28]
   1247c:	mov	lr, #0
   12480:	ldr	ip, [r2]
   12484:	b	12494 <ftello64@plt+0xe54>
   12488:	cmp	r1, r3
   1248c:	mov	lr, #1
   12490:	beq	13718 <ftello64@plt+0x20d8>
   12494:	mov	r0, r3
   12498:	ldrb	r2, [r3, #-1]!
   1249c:	lsl	r2, r2, #1
   124a0:	ldrh	r2, [ip, r2]
   124a4:	tst	r2, #8192	; 0x2000
   124a8:	bne	12488 <ftello64@plt+0xe48>
   124ac:	cmp	lr, #0
   124b0:	strne	r0, [r9, #1524]	; 0x5f4
   124b4:	ldr	r2, [r9, #1432]	; 0x598
   124b8:	rsb	r3, r4, #0
   124bc:	ldr	r0, [r9, #1480]	; 0x5c8
   124c0:	add	r2, r0, r2
   124c4:	cmp	r3, r2
   124c8:	ble	1369c <ftello64@plt+0x205c>
   124cc:	ldr	r3, [r9, #832]	; 0x340
   124d0:	sub	r4, r1, r2
   124d4:	cmp	r3, #0
   124d8:	beq	13784 <ftello64@plt+0x2144>
   124dc:	mov	r0, #0
   124e0:	mov	r1, r4
   124e4:	mov	r3, r0
   124e8:	str	r0, [sp]
   124ec:	mov	r0, fp
   124f0:	bl	26190 <ftello64@plt+0x14b50>
   124f4:	cmn	r0, #2
   124f8:	beq	12e98 <ftello64@plt+0x1858>
   124fc:	cmn	r0, #1
   12500:	moveq	r0, #1
   12504:	add	r4, r4, r0
   12508:	ldr	r3, [r9, #1520]	; 0x5f0
   1250c:	str	r4, [r9, #1532]	; 0x5fc
   12510:	cmp	r4, r3
   12514:	str	r3, [r9, #1536]	; 0x600
   12518:	bcs	12558 <ftello64@plt+0xf18>
   1251c:	ldr	r2, [sp, #28]
   12520:	mov	r0, #0
   12524:	ldr	r1, [r2]
   12528:	b	12538 <ftello64@plt+0xef8>
   1252c:	cmp	r4, r3
   12530:	mov	r0, #1
   12534:	beq	13720 <ftello64@plt+0x20e0>
   12538:	mov	ip, r3
   1253c:	ldrb	r2, [r3, #-1]!
   12540:	lsl	r2, r2, #1
   12544:	ldrh	r2, [r1, r2]
   12548:	tst	r2, #8192	; 0x2000
   1254c:	bne	1252c <ftello64@plt+0xeec>
   12550:	cmp	r0, #0
   12554:	strne	ip, [r9, #1536]	; 0x600
   12558:	ldr	r3, [r9, #1484]	; 0x5cc
   1255c:	mov	r1, r4
   12560:	mov	r5, #0
   12564:	ldr	r2, [r9, #1536]	; 0x600
   12568:	add	r0, r4, r3
   1256c:	cmp	r2, r0
   12570:	bls	125c4 <ftello64@plt+0xf84>
   12574:	ldr	ip, [r9, #832]	; 0x340
   12578:	cmp	ip, #0
   1257c:	beq	135dc <ftello64@plt+0x1f9c>
   12580:	sub	r2, r2, r1
   12584:	mov	r3, #0
   12588:	str	r5, [sp]
   1258c:	mov	r0, fp
   12590:	bl	26190 <ftello64@plt+0x14b50>
   12594:	cmn	r0, #2
   12598:	beq	12e98 <ftello64@plt+0x1858>
   1259c:	ldr	r3, [r9, #1484]	; 0x5cc
   125a0:	cmn	r0, #1
   125a4:	moveq	r0, #1
   125a8:	ldr	r1, [r9, #1532]	; 0x5fc
   125ac:	ldr	r2, [r9, #1536]	; 0x600
   125b0:	add	r1, r1, r0
   125b4:	add	r0, r1, r3
   125b8:	cmp	r2, r0
   125bc:	str	r1, [r9, #1532]	; 0x5fc
   125c0:	bhi	12574 <ftello64@plt+0xf34>
   125c4:	ldr	r0, [sp, #16]
   125c8:	ldr	r0, [r0, #12]
   125cc:	cmp	r0, #0
   125d0:	strbeq	r0, [r9, #1540]	; 0x604
   125d4:	beq	1268c <ftello64@plt+0x104c>
   125d8:	ldr	ip, [sp, #32]
   125dc:	cmp	ip, r1
   125e0:	bcs	13ae4 <ftello64@plt+0x24a4>
   125e4:	ldr	lr, [sp, #28]
   125e8:	mov	r0, r1
   125ec:	str	r6, [sp, #44]	; 0x2c
   125f0:	mov	r6, ip
   125f4:	ldr	r5, [lr]
   125f8:	b	12650 <ftello64@plt+0x1010>
   125fc:	andeq	sl, r2, ip, lsl r8
   12600:	andeq	sl, r2, r0, lsl r8
   12604:	strdeq	ip, [r3], -fp
   12608:	andeq	ip, r3, r4, lsl r4
   1260c:	andeq	ip, r3, r8, lsr r5
   12610:	andeq	ip, r3, ip, ror #14
   12614:	andeq	ip, r3, r8, ror r7
   12618:	muleq	r3, r8, r7
   1261c:	andeq	ip, r3, ip, lsr r5
   12620:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   12624:			; <UNDEFINED> instruction: 0x0003c7b4
   12628:	andeq	ip, r3, r8, lsl #15
   1262c:	andeq	ip, r3, ip, ror #12
   12630:	andeq	ip, r3, fp, ror #12
   12634:	ldrdeq	ip, [r3], -r0
   12638:	andeq	ip, r3, r8, ror #15
   1263c:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   12640:	strdeq	ip, [r3], -r4
   12644:			; <UNDEFINED> instruction: 0x0003c7b8
   12648:	cmp	r6, r0
   1264c:	beq	13758 <ftello64@plt+0x2118>
   12650:	sub	lr, r0, #1
   12654:	ldrb	ip, [lr]
   12658:	mov	sl, r0
   1265c:	mov	r0, lr
   12660:	lsl	ip, ip, #1
   12664:	ldrh	ip, [r5, ip]
   12668:	tst	ip, #8192	; 0x2000
   1266c:	bne	12648 <ftello64@plt+0x1008>
   12670:	ldr	r6, [sp, #44]	; 0x2c
   12674:	mov	lr, sl
   12678:	ldr	r0, [sp, #40]	; 0x28
   1267c:	cmp	r0, lr
   12680:	movcs	lr, #0
   12684:	movcc	lr, #1
   12688:	strb	lr, [r9, #1540]	; 0x604
   1268c:	cmp	r7, r1
   12690:	bls	126d8 <ftello64@plt+0x1098>
   12694:	ldr	r0, [sp, #28]
   12698:	mov	r5, #0
   1269c:	ldr	lr, [r0]
   126a0:	mov	r0, r1
   126a4:	b	126b8 <ftello64@plt+0x1078>
   126a8:	cmp	r7, r0
   126ac:	mov	r1, r0
   126b0:	mov	r5, #1
   126b4:	beq	13728 <ftello64@plt+0x20e8>
   126b8:	mov	r1, r0
   126bc:	ldrb	ip, [r0], #1
   126c0:	lsl	ip, ip, #1
   126c4:	ldrh	ip, [lr, ip]
   126c8:	tst	ip, #8192	; 0x2000
   126cc:	bne	126a8 <ftello64@plt+0x1068>
   126d0:	cmp	r5, #0
   126d4:	strne	r1, [r9, #1532]	; 0x5fc
   126d8:	ldr	r0, [sp, #16]
   126dc:	sub	r1, r2, r1
   126e0:	sub	r1, r3, r1
   126e4:	ldr	sl, [r0, #4]
   126e8:	sub	sl, r1, sl
   126ec:	cmp	sl, #0
   126f0:	ble	13730 <ftello64@plt+0x20f0>
   126f4:	ldr	r5, [r9, #1524]	; 0x5f4
   126f8:	cmp	r7, r5
   126fc:	str	r5, [r9, #1496]	; 0x5d8
   12700:	bls	1274c <ftello64@plt+0x110c>
   12704:	ldr	r2, [sp, #28]
   12708:	mov	r3, r5
   1270c:	mov	r1, #0
   12710:	ldr	r0, [r2]
   12714:	b	12728 <ftello64@plt+0x10e8>
   12718:	cmp	r7, r3
   1271c:	mov	r5, r3
   12720:	mov	r1, #1
   12724:	beq	12748 <ftello64@plt+0x1108>
   12728:	mov	r5, r3
   1272c:	ldrb	r2, [r3], #1
   12730:	lsl	r2, r2, #1
   12734:	ldrh	r2, [r0, r2]
   12738:	tst	r2, #8192	; 0x2000
   1273c:	bne	12718 <ftello64@plt+0x10d8>
   12740:	cmp	r1, #0
   12744:	beq	1274c <ftello64@plt+0x110c>
   12748:	str	r5, [r9, #1496]	; 0x5d8
   1274c:	ldr	r3, [r9, #1496]	; 0x5d8
   12750:	cmp	r6, r5
   12754:	str	r5, [r9, #1500]	; 0x5dc
   12758:	add	r3, r3, sl
   1275c:	bls	12810 <ftello64@plt+0x11d0>
   12760:	cmp	r5, r3
   12764:	bcs	13760 <ftello64@plt+0x2120>
   12768:	mov	r7, #0
   1276c:	b	127b4 <ftello64@plt+0x1174>
   12770:	mov	r3, #0
   12774:	sub	r2, r6, r5
   12778:	str	r7, [sp]
   1277c:	mov	r1, r5
   12780:	mov	r0, fp
   12784:	bl	26190 <ftello64@plt+0x14b50>
   12788:	cmn	r0, #2
   1278c:	beq	12e98 <ftello64@plt+0x1858>
   12790:	cmn	r0, #1
   12794:	moveq	r0, #1
   12798:	add	r5, r5, r0
   1279c:	cmp	r6, r5
   127a0:	bls	12810 <ftello64@plt+0x11d0>
   127a4:	ldr	r3, [r9, #1496]	; 0x5d8
   127a8:	add	r3, r3, sl
   127ac:	cmp	r5, r3
   127b0:	bcs	13760 <ftello64@plt+0x2120>
   127b4:	ldr	r3, [r9, #832]	; 0x340
   127b8:	str	r5, [r9, #1500]	; 0x5dc
   127bc:	cmp	r3, #0
   127c0:	bne	12770 <ftello64@plt+0x1130>
   127c4:	ldrb	r3, [r5]
   127c8:	add	r3, r9, r3
   127cc:	ldrb	r3, [r3, #1140]	; 0x474
   127d0:	cmp	r3, #0
   127d4:	addeq	r5, r5, #1
   127d8:	beq	1279c <ftello64@plt+0x115c>
   127dc:	cmp	r6, r5
   127e0:	bls	12810 <ftello64@plt+0x11d0>
   127e4:	add	r3, r5, #1
   127e8:	b	12804 <ftello64@plt+0x11c4>
   127ec:	ldrb	r2, [r3]
   127f0:	add	r3, r3, #1
   127f4:	add	r2, r9, r2
   127f8:	ldrb	r2, [r2, #1140]	; 0x474
   127fc:	cmp	r2, #0
   12800:	beq	127a4 <ftello64@plt+0x1164>
   12804:	cmp	r6, r3
   12808:	mov	r5, r3
   1280c:	bne	127ec <ftello64@plt+0x11ac>
   12810:	ldr	r2, [r9, #1496]	; 0x5d8
   12814:	add	sl, r2, sl
   12818:	cmp	r5, sl
   1281c:	strcc	r5, [r9, #1500]	; 0x5dc
   12820:	ldr	r3, [r9, #1500]	; 0x5dc
   12824:	cmp	r3, r2
   12828:	movls	r3, #0
   1282c:	strbls	r3, [r9, #1504]	; 0x5e0
   12830:	bls	1289c <ftello64@plt+0x125c>
   12834:	ldr	r2, [sp, #16]
   12838:	mov	r1, #0
   1283c:	cmp	r6, r3
   12840:	mov	r0, r1
   12844:	strb	r1, [r9, #1528]	; 0x5f8
   12848:	ldr	lr, [r9, #1496]	; 0x5d8
   1284c:	ldr	ip, [r2, #12]
   12850:	movls	r2, #0
   12854:	movhi	r2, #1
   12858:	cmp	ip, r1
   1285c:	moveq	r2, r1
   12860:	ldr	r1, [sp, #28]
   12864:	strb	r2, [r9, #1504]	; 0x5e0
   12868:	ldr	r1, [r1]
   1286c:	b	1287c <ftello64@plt+0x123c>
   12870:	cmp	lr, r3
   12874:	mov	r0, #1
   12878:	bcs	13768 <ftello64@plt+0x2128>
   1287c:	mov	ip, r3
   12880:	ldrb	r2, [r3, #-1]!
   12884:	lsl	r2, r2, #1
   12888:	ldrh	r2, [r1, r2]
   1288c:	tst	r2, #8192	; 0x2000
   12890:	bne	12870 <ftello64@plt+0x1230>
   12894:	cmp	r0, #0
   12898:	strne	ip, [r9, #1500]	; 0x5dc
   1289c:	ldr	r2, [sp, #16]
   128a0:	ldr	r5, [r9, #1488]	; 0x5d0
   128a4:	ldr	r1, [r9, #1520]	; 0x5f0
   128a8:	ldr	r3, [r9, #1524]	; 0x5f4
   128ac:	ldr	r2, [r2, #4]
   128b0:	sub	r3, r3, r1
   128b4:	sub	r5, r5, r3
   128b8:	sub	r5, r5, r2
   128bc:	cmp	r5, #0
   128c0:	ble	13744 <ftello64@plt+0x2104>
   128c4:	ldr	lr, [sp, #32]
   128c8:	ldr	r3, [r9, #1532]	; 0x5fc
   128cc:	cmp	lr, r3
   128d0:	str	r3, [r9, #1512]	; 0x5e8
   128d4:	bcs	12914 <ftello64@plt+0x12d4>
   128d8:	ldr	r2, [sp, #28]
   128dc:	mov	r0, #0
   128e0:	ldr	r1, [r2]
   128e4:	b	128f4 <ftello64@plt+0x12b4>
   128e8:	cmp	lr, r3
   128ec:	mov	r0, #1
   128f0:	beq	13770 <ftello64@plt+0x2130>
   128f4:	mov	ip, r3
   128f8:	ldrb	r2, [r3, #-1]!
   128fc:	lsl	r2, r2, #1
   12900:	ldrh	r2, [r1, r2]
   12904:	tst	r2, #8192	; 0x2000
   12908:	bne	128e8 <ftello64@plt+0x12a8>
   1290c:	cmp	r0, #0
   12910:	strne	ip, [r9, #1512]	; 0x5e8
   12914:	ldr	r2, [r9, #1512]	; 0x5e8
   12918:	add	r3, r4, r5
   1291c:	mov	r7, #0
   12920:	str	r4, [r9, #1508]	; 0x5e4
   12924:	cmp	r2, r3
   12928:	bls	1297c <ftello64@plt+0x133c>
   1292c:	ldr	r1, [r9, #832]	; 0x340
   12930:	cmp	r1, #0
   12934:	beq	13600 <ftello64@plt+0x1fc0>
   12938:	sub	r2, r2, r4
   1293c:	mov	r1, r4
   12940:	str	r7, [sp]
   12944:	mov	r3, #0
   12948:	mov	r0, fp
   1294c:	bl	26190 <ftello64@plt+0x14b50>
   12950:	cmn	r0, #2
   12954:	beq	12e98 <ftello64@plt+0x1858>
   12958:	ldr	r4, [r9, #1508]	; 0x5e4
   1295c:	cmn	r0, #1
   12960:	moveq	r0, #1
   12964:	ldr	r2, [r9, #1512]	; 0x5e8
   12968:	add	r4, r4, r0
   1296c:	add	r3, r4, r5
   12970:	cmp	r2, r3
   12974:	str	r4, [r9, #1508]	; 0x5e4
   12978:	bhi	1292c <ftello64@plt+0x12ec>
   1297c:	cmp	r2, r4
   12980:	movls	r3, #0
   12984:	strbls	r3, [r9, #1516]	; 0x5ec
   12988:	bls	129f4 <ftello64@plt+0x13b4>
   1298c:	ldr	r3, [sp, #16]
   12990:	mov	r0, #0
   12994:	ldr	ip, [sp, #28]
   12998:	strb	r0, [r9, #1540]	; 0x604
   1299c:	ldr	r1, [r3, #12]
   129a0:	ldr	r3, [sp, #40]	; 0x28
   129a4:	ldr	ip, [ip]
   129a8:	cmp	r3, r4
   129ac:	movcs	r3, #0
   129b0:	movcc	r3, #1
   129b4:	cmp	r1, r0
   129b8:	moveq	r3, r0
   129bc:	strb	r3, [r9, #1516]	; 0x5ec
   129c0:	b	129d0 <ftello64@plt+0x1390>
   129c4:	cmp	r2, r4
   129c8:	mov	r0, #1
   129cc:	beq	1377c <ftello64@plt+0x213c>
   129d0:	mov	r1, r4
   129d4:	add	r4, r4, #1
   129d8:	ldrb	r3, [r1]
   129dc:	lsl	r3, r3, #1
   129e0:	ldrh	r3, [ip, r3]
   129e4:	tst	r3, #8192	; 0x2000
   129e8:	bne	129c4 <ftello64@plt+0x1384>
   129ec:	cmp	r0, #0
   129f0:	strne	r1, [r9, #1508]	; 0x5e4
   129f4:	ldrb	r0, [r9, #529]	; 0x211
   129f8:	cmp	r0, #0
   129fc:	beq	136a4 <ftello64@plt+0x2064>
   12a00:	ldr	r2, [r9, #1124]	; 0x464
   12a04:	ldr	r3, [r8, #-8]
   12a08:	ldr	r6, [r8, #-16]
   12a0c:	ldr	r4, [r8, #-12]
   12a10:	ldr	r1, [r2, r3, lsl #2]
   12a14:	ldr	r2, [sp, #48]	; 0x30
   12a18:	cmp	r1, #0
   12a1c:	moveq	r1, r2
   12a20:	adds	r6, r6, #1
   12a24:	adc	r4, r4, #0
   12a28:	cmp	r3, #0
   12a2c:	ble	12a44 <ftello64@plt+0x1404>
   12a30:	ldr	r2, [r9, #1128]	; 0x468
   12a34:	add	r3, r2, r3, lsl #3
   12a38:	ldrd	r2, [r3, #-8]
   12a3c:	subs	r6, r6, r2
   12a40:	sbc	r4, r4, r3
   12a44:	ldr	r0, [r9, #1472]	; 0x5c0
   12a48:	bl	11364 <stpcpy@plt>
   12a4c:	mvn	r2, #0
   12a50:	mov	r1, #1
   12a54:	str	r6, [sp]
   12a58:	str	r4, [sp, #4]
   12a5c:	mov	r5, r0
   12a60:	ldr	r3, [sp, #52]	; 0x34
   12a64:	bl	114fc <__sprintf_chk@plt>
   12a68:	add	r0, r5, r0
   12a6c:	str	r0, [r9, #1476]	; 0x5c4
   12a70:	ldr	r3, [r9, #532]	; 0x214
   12a74:	cmp	r3, #3
   12a78:	ldrls	pc, [pc, r3, lsl #2]
   12a7c:	b	132bc <ftello64@plt+0x1c7c>
   12a80:			; <UNDEFINED> instruction: 0x000134bc
   12a84:			; <UNDEFINED> instruction: 0x000134bc
   12a88:	strdeq	r3, [r1], -r8
   12a8c:	ldrdeq	r3, [r1], -r4
   12a90:	mov	r3, #1
   12a94:	movw	r9, #49656	; 0xc1f8
   12a98:	movt	r9, #3
   12a9c:	mov	r0, #4
   12aa0:	str	r3, [r9, #1136]	; 0x470
   12aa4:	bl	26df4 <ftello64@plt+0x157b4>
   12aa8:	str	r0, [r9, #1124]	; 0x464
   12aac:	mov	r0, #8
   12ab0:	bl	26df4 <ftello64@plt+0x157b4>
   12ab4:	str	r0, [r9, #1128]	; 0x468
   12ab8:	mov	r0, #8
   12abc:	bl	26df4 <ftello64@plt+0x157b4>
   12ac0:	ldr	r4, [r7]
   12ac4:	str	r0, [r9, #1132]	; 0x46c
   12ac8:	ldr	r5, [r6, r4, lsl #2]
   12acc:	lsl	sl, r4, #2
   12ad0:	ldrb	r3, [r5]
   12ad4:	cmp	r3, #0
   12ad8:	beq	12afc <ftello64@plt+0x14bc>
   12adc:	movw	r1, #43420	; 0xa99c
   12ae0:	movt	r1, #2
   12ae4:	mov	r0, r5
   12ae8:	bl	112b0 <strcmp@plt>
   12aec:	cmp	r0, #0
   12af0:	ldrne	r3, [r9, #1124]	; 0x464
   12af4:	strne	r5, [r3]
   12af8:	bne	12b08 <ftello64@plt+0x14c8>
   12afc:	ldr	r3, [r9, #1124]	; 0x464
   12b00:	mov	r2, #0
   12b04:	str	r2, [r3]
   12b08:	add	r4, r4, #1
   12b0c:	cmp	r4, r8
   12b10:	str	r4, [r7]
   12b14:	bge	11cc0 <ftello64@plt+0x680>
   12b18:	add	r3, r6, sl
   12b1c:	movw	r2, #49644	; 0xc1ec
   12b20:	movt	r2, #3
   12b24:	movw	r1, #45520	; 0xb1d0
   12b28:	movt	r1, #2
   12b2c:	ldr	r2, [r2]
   12b30:	ldr	r0, [r3, #4]
   12b34:	bl	150d8 <ftello64@plt+0x3a98>
   12b38:	subs	r4, r0, #0
   12b3c:	beq	13bf8 <ftello64@plt+0x25b8>
   12b40:	ldr	r3, [r7]
   12b44:	add	r3, r3, #1
   12b48:	cmp	r3, r8
   12b4c:	str	r3, [r7]
   12b50:	bge	11cc0 <ftello64@plt+0x680>
   12b54:	mov	r2, #5
   12b58:	movw	r1, #45524	; 0xb1d4
   12b5c:	movt	r1, #2
   12b60:	mov	r0, #0
   12b64:	bl	1137c <dcgettext@plt>
   12b68:	ldr	r3, [r7]
   12b6c:	mov	r4, r0
   12b70:	ldr	r0, [r6, r3, lsl #2]
   12b74:	bl	181cc <ftello64@plt+0x6b8c>
   12b78:	mov	r1, #0
   12b7c:	mov	r3, r0
   12b80:	mov	r2, r4
   12b84:	mov	r0, r1
   12b88:	bl	11424 <error@plt>
   12b8c:	mov	r0, #1
   12b90:	bl	146b0 <ftello64@plt+0x3070>
   12b94:	ldr	r3, [pc, #-1396]	; 12628 <ftello64@plt+0xfe8>
   12b98:	cmp	r9, fp
   12b9c:	ldrd	r2, [r3]
   12ba0:	strd	r2, [sp, #56]	; 0x38
   12ba4:	bls	12c98 <ftello64@plt+0x1658>
   12ba8:	mov	ip, r3
   12bac:	mov	r1, #0
   12bb0:	ldr	r0, [sp, #28]
   12bb4:	mov	r3, r7
   12bb8:	mov	r7, ip
   12bbc:	str	sl, [sp, #28]
   12bc0:	mov	sl, r8
   12bc4:	mov	r8, r4
   12bc8:	mov	r4, r2
   12bcc:	mov	r2, r6
   12bd0:	b	12be0 <ftello64@plt+0x15a0>
   12bd4:	cmp	r9, fp
   12bd8:	bls	12c60 <ftello64@plt+0x1620>
   12bdc:	mov	r0, r5
   12be0:	mov	r5, fp
   12be4:	ldrb	ip, [r5], #1
   12be8:	cmp	ip, #10
   12bec:	movne	fp, r5
   12bf0:	movne	r5, r0
   12bf4:	bne	12bd4 <ftello64@plt+0x1594>
   12bf8:	ldr	r1, [sp, #48]	; 0x30
   12bfc:	adds	r4, r4, #1
   12c00:	adc	r7, r7, #0
   12c04:	ldr	r6, [r1, #4]
   12c08:	cmp	r6, r5
   12c0c:	bls	12e78 <ftello64@plt+0x1838>
   12c10:	str	r3, [sp, #64]	; 0x40
   12c14:	str	r2, [sp, #68]	; 0x44
   12c18:	bl	114a8 <__ctype_b_loc@plt>
   12c1c:	mov	r1, r5
   12c20:	ldr	ip, [r0]
   12c24:	ldr	r3, [sp, #64]	; 0x40
   12c28:	ldr	r2, [sp, #68]	; 0x44
   12c2c:	b	12c3c <ftello64@plt+0x15fc>
   12c30:	cmp	r6, r1
   12c34:	mov	fp, r1
   12c38:	beq	12c54 <ftello64@plt+0x1614>
   12c3c:	mov	fp, r1
   12c40:	ldrb	r0, [r1], #1
   12c44:	lsl	r0, r0, #1
   12c48:	ldrh	r0, [ip, r0]
   12c4c:	tst	r0, #8192	; 0x2000
   12c50:	beq	12c30 <ftello64@plt+0x15f0>
   12c54:	cmp	r9, fp
   12c58:	ldr	r1, [sp, #44]	; 0x2c
   12c5c:	bhi	12bdc <ftello64@plt+0x159c>
   12c60:	mov	r0, r7
   12c64:	cmp	r1, #0
   12c68:	mov	r6, r2
   12c6c:	mov	r7, r3
   12c70:	mov	r2, r4
   12c74:	mov	r3, r0
   12c78:	mov	r4, r8
   12c7c:	mov	r8, sl
   12c80:	ldr	sl, [sp, #28]
   12c84:	beq	12c94 <ftello64@plt+0x1654>
   12c88:	ldr	r1, [pc, #-1640]	; 12628 <ftello64@plt+0xfe8>
   12c8c:	strd	r2, [sp, #56]	; 0x38
   12c90:	strd	r2, [r1]
   12c94:	str	r5, [sp, #28]
   12c98:	ldr	r3, [sp, #56]	; 0x38
   12c9c:	str	r3, [r4, #16]
   12ca0:	ldr	r3, [sp, #60]	; 0x3c
   12ca4:	str	r3, [r4, #20]
   12ca8:	b	120a8 <ftello64@plt+0xa68>
   12cac:	cmp	r2, #0
   12cb0:	str	r1, [sp, #52]	; 0x34
   12cb4:	ldrne	r3, [pc, #-1684]	; 12628 <ftello64@plt+0xfe8>
   12cb8:	strdne	r4, [r3]
   12cbc:	cmp	r9, fp
   12cc0:	bcs	11ffc <ftello64@plt+0x9bc>
   12cc4:	ldr	r3, [sl, #832]	; 0x340
   12cc8:	b	120f0 <ftello64@plt+0xab0>
   12ccc:	cmp	r9, r7
   12cd0:	bcs	12d24 <ftello64@plt+0x16e4>
   12cd4:	ldrb	r2, [r9]
   12cd8:	add	r2, sl, r2
   12cdc:	ldrb	r2, [r2, #1140]	; 0x474
   12ce0:	cmp	r2, #0
   12ce4:	beq	12d24 <ftello64@plt+0x16e4>
   12ce8:	add	r3, r9, #1
   12cec:	b	12d08 <ftello64@plt+0x16c8>
   12cf0:	ldrb	r2, [r3]
   12cf4:	add	r3, r3, #1
   12cf8:	add	r2, sl, r2
   12cfc:	ldrb	r2, [r2, #1140]	; 0x474
   12d00:	cmp	r2, #0
   12d04:	beq	11fc4 <ftello64@plt+0x984>
   12d08:	cmp	r7, r3
   12d0c:	str	r3, [sp, #16]
   12d10:	bne	12cf0 <ftello64@plt+0x16b0>
   12d14:	ldr	r3, [sp, #16]
   12d18:	cmp	r9, r3
   12d1c:	bne	11fd0 <ftello64@plt+0x990>
   12d20:	ldr	r3, [sl, #832]	; 0x340
   12d24:	add	r2, r9, #1
   12d28:	str	r2, [sp, #16]
   12d2c:	b	120f0 <ftello64@plt+0xab0>
   12d30:	mov	r2, #32
   12d34:	ldr	r1, [pc, #-1816]	; 12624 <ftello64@plt+0xfe4>
   12d38:	bl	26f7c <ftello64@plt+0x1593c>
   12d3c:	ldrb	r3, [sl, #528]	; 0x210
   12d40:	str	r0, [sl, #1464]	; 0x5b8
   12d44:	str	r3, [sp, #32]
   12d48:	ldr	r3, [sl, #1420]	; 0x58c
   12d4c:	str	r3, [sp, #40]	; 0x28
   12d50:	b	12064 <ftello64@plt+0xa24>
   12d54:	cmp	r8, r7
   12d58:	bcs	120c0 <ftello64@plt+0xa80>
   12d5c:	bl	114a8 <__ctype_b_loc@plt>
   12d60:	mov	r3, r8
   12d64:	ldr	r1, [r0]
   12d68:	b	12d78 <ftello64@plt+0x1738>
   12d6c:	cmp	r7, r3
   12d70:	mov	r8, r3
   12d74:	beq	120c0 <ftello64@plt+0xa80>
   12d78:	mov	r8, r3
   12d7c:	add	r3, r3, #1
   12d80:	ldrb	r2, [r8]
   12d84:	lsl	r2, r2, #1
   12d88:	ldrh	r2, [r1, r2]
   12d8c:	tst	r2, #8192	; 0x2000
   12d90:	beq	12d6c <ftello64@plt+0x172c>
   12d94:	cmp	r8, r7
   12d98:	bcs	120c0 <ftello64@plt+0xa80>
   12d9c:	cmp	r7, r3
   12da0:	mov	r8, r3
   12da4:	beq	120c0 <ftello64@plt+0xa80>
   12da8:	ldrb	r2, [r3]
   12dac:	add	r3, r3, #1
   12db0:	lsl	r2, r2, #1
   12db4:	ldrh	r2, [r1, r2]
   12db8:	tst	r2, #8192	; 0x2000
   12dbc:	bne	12d9c <ftello64@plt+0x175c>
   12dc0:	b	120c0 <ftello64@plt+0xa80>
   12dc4:	cmp	r9, fp
   12dc8:	bls	12cbc <ftello64@plt+0x167c>
   12dcc:	ldr	r3, [pc, #-1964]	; 12628 <ftello64@plt+0xfe8>
   12dd0:	mov	r2, #0
   12dd4:	ldr	r1, [sp, #52]	; 0x34
   12dd8:	ldrd	r4, [r3]
   12ddc:	b	12de8 <ftello64@plt+0x17a8>
   12de0:	cmp	r9, fp
   12de4:	bls	12cac <ftello64@plt+0x166c>
   12de8:	ldrb	r3, [fp], #1
   12dec:	cmp	r3, #10
   12df0:	bne	12de0 <ftello64@plt+0x17a0>
   12df4:	ldr	r3, [sp, #48]	; 0x30
   12df8:	adds	r4, r4, #1
   12dfc:	adc	r5, r5, #0
   12e00:	ldr	r6, [r3, #4]
   12e04:	cmp	r6, fp
   12e08:	bls	12e5c <ftello64@plt+0x181c>
   12e0c:	bl	114a8 <__ctype_b_loc@plt>
   12e10:	mov	r2, fp
   12e14:	ldr	r0, [r0]
   12e18:	b	12e28 <ftello64@plt+0x17e8>
   12e1c:	cmp	r6, r2
   12e20:	mov	r3, r2
   12e24:	beq	12e40 <ftello64@plt+0x1800>
   12e28:	mov	r3, r2
   12e2c:	ldrb	r1, [r2], #1
   12e30:	lsl	r1, r1, #1
   12e34:	ldrh	r1, [r0, r1]
   12e38:	tst	r1, #8192	; 0x2000
   12e3c:	beq	12e1c <ftello64@plt+0x17dc>
   12e40:	sub	r1, r3, fp
   12e44:	str	fp, [sp, #28]
   12e48:	mov	fp, r3
   12e4c:	ldr	r2, [sp, #32]
   12e50:	b	12de0 <ftello64@plt+0x17a0>
   12e54:	mov	r6, r3
   12e58:	b	11f64 <ftello64@plt+0x924>
   12e5c:	mov	r3, fp
   12e60:	mov	r1, #0
   12e64:	b	12e44 <ftello64@plt+0x1804>
   12e68:	beq	12140 <ftello64@plt+0xb00>
   12e6c:	add	r2, r9, #1
   12e70:	str	r2, [sp, #16]
   12e74:	b	120f0 <ftello64@plt+0xab0>
   12e78:	mov	fp, r5
   12e7c:	ldr	r1, [sp, #44]	; 0x2c
   12e80:	b	12bd4 <ftello64@plt+0x1594>
   12e84:	ldr	r3, [sp, #48]	; 0x30
   12e88:	mov	r8, r9
   12e8c:	str	r2, [sp, #52]	; 0x34
   12e90:	ldr	r4, [r3, #4]
   12e94:	b	11eb0 <ftello64@plt+0x870>
   12e98:	bl	13e38 <ftello64@plt+0x27f8>
   12e9c:	ldr	r4, [r9, #516]	; 0x204
   12ea0:	cmp	r4, #0
   12ea4:	beq	13090 <ftello64@plt+0x1a50>
   12ea8:	mov	r0, r4
   12eac:	add	r2, sp, #108	; 0x6c
   12eb0:	add	r1, sp, #104	; 0x68
   12eb4:	bl	144c0 <ftello64@plt+0x2e80>
   12eb8:	mov	r2, #256	; 0x100
   12ebc:	mov	r1, #1
   12ec0:	ldr	r0, [pc, #-2204]	; 1262c <ftello64@plt+0xfec>
   12ec4:	bl	11520 <memset@plt>
   12ec8:	ldrd	r0, [sp, #104]	; 0x68
   12ecc:	cmp	r0, r1
   12ed0:	movcc	r2, r0
   12ed4:	movcc	ip, #0
   12ed8:	bcs	12ef0 <ftello64@plt+0x18b0>
   12edc:	ldrb	r3, [r2], #1
   12ee0:	add	r3, r9, r3
   12ee4:	cmp	r2, r1
   12ee8:	strb	ip, [r3, #1140]	; 0x474
   12eec:	bne	12edc <ftello64@plt+0x189c>
   12ef0:	movw	r3, #49516	; 0xc16c
   12ef4:	movt	r3, #3
   12ef8:	ldrb	r3, [r3]
   12efc:	cmp	r3, #0
   12f00:	bne	12f10 <ftello64@plt+0x18d0>
   12f04:	strb	r3, [r9, #1149]	; 0x47d
   12f08:	strb	r3, [r9, #1150]	; 0x47e
   12f0c:	strb	r3, [r9, #1172]	; 0x494
   12f10:	bl	1500c <ftello64@plt+0x39cc>
   12f14:	b	11d60 <ftello64@plt+0x720>
   12f18:	movw	r3, #49516	; 0xc16c
   12f1c:	movt	r3, #3
   12f20:	ldrb	r3, [r3]
   12f24:	cmp	r3, #0
   12f28:	beq	12f48 <ftello64@plt+0x1908>
   12f2c:	ldrb	r3, [r9, #528]	; 0x210
   12f30:	cmp	r3, #0
   12f34:	bne	12f48 <ftello64@plt+0x1908>
   12f38:	movw	r3, #45544	; 0xb1e8
   12f3c:	movt	r3, #2
   12f40:	str	r3, [r9, #540]	; 0x21c
   12f44:	b	11d38 <ftello64@plt+0x6f8>
   12f48:	movw	r3, #43636	; 0xaa74
   12f4c:	movt	r3, #2
   12f50:	str	r3, [r9, #540]	; 0x21c
   12f54:	b	11d38 <ftello64@plt+0x6f8>
   12f58:	mov	r0, #4
   12f5c:	movw	r9, #49656	; 0xc1f8
   12f60:	movt	r9, #3
   12f64:	bl	26df4 <ftello64@plt+0x157b4>
   12f68:	str	r0, [r9, #1124]	; 0x464
   12f6c:	mov	r0, #8
   12f70:	bl	26df4 <ftello64@plt+0x157b4>
   12f74:	str	r0, [r9, #1128]	; 0x468
   12f78:	mov	r0, #8
   12f7c:	bl	26df4 <ftello64@plt+0x157b4>
   12f80:	ldr	r3, [r9, #1124]	; 0x464
   12f84:	mov	r2, #1
   12f88:	str	r0, [r9, #1132]	; 0x46c
   12f8c:	str	r2, [r9, #1136]	; 0x470
   12f90:	str	r5, [r3]
   12f94:	b	11cc0 <ftello64@plt+0x680>
   12f98:	mov	r3, #0
   12f9c:	movw	r5, #45636	; 0xb244
   12fa0:	movt	r5, #2
   12fa4:	mov	r4, r3
   12fa8:	str	r3, [r9, #1436]	; 0x59c
   12fac:	b	13030 <ftello64@plt+0x19f0>
   12fb0:	ldr	r2, [r9, #1128]	; 0x468
   12fb4:	lsl	ip, r4, #3
   12fb8:	add	r1, r2, ip
   12fbc:	ldr	r3, [r2, ip]
   12fc0:	ldr	r0, [r1, #4]
   12fc4:	adds	r1, r3, #1
   12fc8:	adc	r0, r0, #0
   12fcc:	cmp	r4, #0
   12fd0:	beq	12fe8 <ftello64@plt+0x19a8>
   12fd4:	add	r2, r2, ip
   12fd8:	ldr	r3, [r2, #-8]
   12fdc:	ldr	r2, [r2, #-4]
   12fe0:	subs	r1, r1, r3
   12fe4:	sbc	r0, r0, r2
   12fe8:	mov	r3, r5
   12fec:	mov	r2, #21
   12ff0:	str	r1, [sp]
   12ff4:	mov	r1, #1
   12ff8:	str	r0, [sp, #4]
   12ffc:	add	r0, sp, #104	; 0x68
   13000:	bl	114fc <__sprintf_chk@plt>
   13004:	ldr	r3, [r9, #1124]	; 0x464
   13008:	mov	r6, r0
   1300c:	ldr	r0, [r3, r4, lsl #2]
   13010:	cmp	r0, #0
   13014:	beq	13020 <ftello64@plt+0x19e0>
   13018:	bl	114cc <strlen@plt>
   1301c:	add	r6, r6, r0
   13020:	ldr	r3, [r9, #1436]	; 0x59c
   13024:	add	r4, r4, #1
   13028:	cmp	r3, r6
   1302c:	strlt	r6, [r9, #1436]	; 0x59c
   13030:	ldr	r3, [r9, #1136]	; 0x470
   13034:	cmp	r4, r3
   13038:	bcc	12fb0 <ftello64@plt+0x1970>
   1303c:	ldr	r0, [r9, #1436]	; 0x59c
   13040:	add	r3, r0, #1
   13044:	add	r0, r0, #2
   13048:	str	r3, [r9, #1436]	; 0x59c
   1304c:	bl	26df4 <ftello64@plt+0x157b4>
   13050:	ldrb	r3, [r9, #529]	; 0x211
   13054:	str	r0, [r9, #1472]	; 0x5c0
   13058:	cmp	r3, #0
   1305c:	beq	121c4 <ftello64@plt+0xb84>
   13060:	ldrb	r3, [r9, #536]	; 0x218
   13064:	cmp	r3, #0
   13068:	bne	121d0 <ftello64@plt+0xb90>
   1306c:	movw	r0, #49516	; 0xc16c
   13070:	movt	r0, #3
   13074:	ldr	r2, [r9, #1436]	; 0x59c
   13078:	ldmib	r0, {r1, r3}
   1307c:	str	r0, [sp, #16]
   13080:	add	r2, r2, r1
   13084:	sub	r3, r3, r2
   13088:	str	r3, [r0, #8]
   1308c:	b	121dc <ftello64@plt+0xb9c>
   13090:	movw	r3, #49516	; 0xc16c
   13094:	movt	r3, #3
   13098:	ldrb	r5, [r3]
   1309c:	cmp	r5, #0
   130a0:	beq	13b5c <ftello64@plt+0x251c>
   130a4:	bl	114a8 <__ctype_b_loc@plt>
   130a8:	ldr	r1, [pc, #-2688]	; 12630 <ftello64@plt+0xff0>
   130ac:	mov	r2, r4
   130b0:	add	ip, r1, #256	; 0x100
   130b4:	ldr	r3, [r0]
   130b8:	ldrh	r3, [r3, r2]
   130bc:	add	r2, r2, #2
   130c0:	ubfx	r3, r3, #10, #1
   130c4:	strb	r3, [r1, #1]!
   130c8:	cmp	ip, r1
   130cc:	bne	130b4 <ftello64@plt+0x1a74>
   130d0:	b	11d60 <ftello64@plt+0x720>
   130d4:	ldr	r3, [sp, #16]
   130d8:	movw	r1, #45664	; 0xb260
   130dc:	movt	r1, #2
   130e0:	mov	r0, #1
   130e4:	movw	r4, #49644	; 0xc1ec
   130e8:	movt	r4, #3
   130ec:	ldr	r2, [r3, #16]
   130f0:	bl	11538 <__printf_chk@plt>
   130f4:	ldr	r0, [r4]
   130f8:	ldr	r3, [r0, #20]
   130fc:	ldr	r2, [r0, #24]
   13100:	cmp	r3, r2
   13104:	addcc	r1, r3, #1
   13108:	movcc	r2, #123	; 0x7b
   1310c:	strcc	r1, [r0, #20]
   13110:	strbcc	r2, [r3]
   13114:	bcs	13b38 <ftello64@plt+0x24f8>
   13118:	ldr	r3, [pc, #-2796]	; 12634 <ftello64@plt+0xff4>
   1311c:	ldm	r3, {r0, r1}
   13120:	bl	14220 <ftello64@plt+0x2be0>
   13124:	mov	r2, #2
   13128:	mov	r1, #1
   1312c:	ldr	r3, [r4]
   13130:	movw	r0, #45672	; 0xb268
   13134:	movt	r0, #2
   13138:	bl	1134c <fwrite_unlocked@plt>
   1313c:	ldr	r3, [sp, #56]	; 0x38
   13140:	ldm	r3, {r0, r1}
   13144:	bl	14220 <ftello64@plt+0x2be0>
   13148:	mov	r2, #2
   1314c:	movw	r0, #45672	; 0xb268
   13150:	movt	r0, #2
   13154:	mov	r1, #1
   13158:	ldr	r3, [r4]
   1315c:	bl	1134c <fwrite_unlocked@plt>
   13160:	ldr	r3, [r9, #832]	; 0x340
   13164:	ldr	r5, [r9, #1520]	; 0x5f0
   13168:	ldr	r2, [r9, #1524]	; 0x5f4
   1316c:	cmp	r3, #0
   13170:	str	r5, [sp, #96]	; 0x60
   13174:	str	r2, [sp, #108]	; 0x6c
   13178:	beq	13844 <ftello64@plt+0x2204>
   1317c:	mov	r0, #0
   13180:	sub	r2, r2, r5
   13184:	mov	r3, r0
   13188:	mov	r1, r5
   1318c:	str	r0, [sp]
   13190:	mov	r0, fp
   13194:	bl	26190 <ftello64@plt+0x14b50>
   13198:	cmn	r0, #2
   1319c:	beq	12e98 <ftello64@plt+0x1858>
   131a0:	cmn	r0, #1
   131a4:	moveq	r0, #1
   131a8:	add	ip, r5, r0
   131ac:	add	r3, sp, #96	; 0x60
   131b0:	str	ip, [sp, #100]	; 0x64
   131b4:	ldm	r3, {r0, r1}
   131b8:	str	ip, [sp, #104]	; 0x68
   131bc:	bl	14220 <ftello64@plt+0x2be0>
   131c0:	mov	r2, #2
   131c4:	mov	r1, #1
   131c8:	ldr	r3, [r4]
   131cc:	movw	r0, #45672	; 0xb268
   131d0:	movt	r0, #2
   131d4:	bl	1134c <fwrite_unlocked@plt>
   131d8:	add	r3, sp, #104	; 0x68
   131dc:	ldm	r3, {r0, r1}
   131e0:	bl	14220 <ftello64@plt+0x2be0>
   131e4:	mov	r2, #2
   131e8:	mov	r1, #1
   131ec:	ldr	r3, [r4]
   131f0:	movw	r0, #45672	; 0xb268
   131f4:	movt	r0, #2
   131f8:	bl	1134c <fwrite_unlocked@plt>
   131fc:	ldr	r3, [pc, #-3016]	; 1263c <ftello64@plt+0xffc>
   13200:	ldm	r3, {r0, r1}
   13204:	bl	14220 <ftello64@plt+0x2be0>
   13208:	ldr	r0, [r4]
   1320c:	ldr	r3, [r0, #20]
   13210:	ldr	r2, [r0, #24]
   13214:	cmp	r3, r2
   13218:	addcc	r1, r3, #1
   1321c:	movcc	r2, #125	; 0x7d
   13220:	strcc	r1, [r0, #20]
   13224:	strbcc	r2, [r3]
   13228:	bcs	13b2c <ftello64@plt+0x24ec>
   1322c:	ldrb	r3, [r9, #529]	; 0x211
   13230:	cmp	r3, #0
   13234:	bne	13244 <ftello64@plt+0x1c04>
   13238:	ldrb	r3, [r9, #528]	; 0x210
   1323c:	cmp	r3, #0
   13240:	beq	13298 <ftello64@plt+0x1c58>
   13244:	ldr	r0, [r4]
   13248:	ldr	r3, [r0, #20]
   1324c:	ldr	r2, [r0, #24]
   13250:	cmp	r3, r2
   13254:	addcc	r1, r3, #1
   13258:	movcc	r2, #123	; 0x7b
   1325c:	strcc	r1, [r0, #20]
   13260:	strbcc	r2, [r3]
   13264:	bcs	13b50 <ftello64@plt+0x2510>
   13268:	ldr	r3, [pc, #-3116]	; 12644 <ftello64@plt+0x1004>
   1326c:	ldm	r3, {r0, r1}
   13270:	bl	14220 <ftello64@plt+0x2be0>
   13274:	ldr	r0, [r4]
   13278:	ldr	r3, [r0, #20]
   1327c:	ldr	r2, [r0, #24]
   13280:	cmp	r3, r2
   13284:	addcc	r1, r3, #1
   13288:	movcc	r2, #125	; 0x7d
   1328c:	strcc	r1, [r0, #20]
   13290:	strbcc	r2, [r3]
   13294:	bcs	13b44 <ftello64@plt+0x2504>
   13298:	ldr	r0, [r4]
   1329c:	ldr	r3, [r0, #20]
   132a0:	ldr	r2, [r0, #24]
   132a4:	cmp	r3, r2
   132a8:	addcc	r1, r3, #1
   132ac:	movcc	r2, #10
   132b0:	strcc	r1, [r0, #20]
   132b4:	strbcc	r2, [r3]
   132b8:	bcs	139e4 <ftello64@plt+0x23a4>
   132bc:	ldr	r2, [sp, #36]	; 0x24
   132c0:	add	r8, r8, #32
   132c4:	ldr	r3, [r9, #1420]	; 0x58c
   132c8:	add	r2, r2, #1
   132cc:	cmp	r2, r3
   132d0:	str	r2, [sp, #36]	; 0x24
   132d4:	blt	12330 <ftello64@plt+0xcf0>
   132d8:	mov	r0, #0
   132dc:	add	sp, sp, #132	; 0x84
   132e0:	ldrd	r4, [sp]
   132e4:	ldrd	r6, [sp, #8]
   132e8:	ldrd	r8, [sp, #16]
   132ec:	ldrd	sl, [sp, #24]
   132f0:	add	sp, sp, #32
   132f4:	pop	{pc}		; (ldr pc, [sp], #4)
   132f8:	ldr	r3, [sp, #16]
   132fc:	movw	r1, #45652	; 0xb254
   13300:	movt	r1, #2
   13304:	mov	r0, #1
   13308:	movw	r4, #49644	; 0xc1ec
   1330c:	movt	r4, #3
   13310:	ldr	r2, [r3, #16]
   13314:	bl	11538 <__printf_chk@plt>
   13318:	ldr	r3, [pc, #-3308]	; 12634 <ftello64@plt+0xff4>
   1331c:	ldm	r3, {r0, r1}
   13320:	bl	14220 <ftello64@plt+0x2be0>
   13324:	ldrb	r3, [r9, #1504]	; 0x5e0
   13328:	cmp	r3, #0
   1332c:	bne	138dc <ftello64@plt+0x229c>
   13330:	ldr	r0, [r4]
   13334:	ldr	r3, [r0, #20]
   13338:	ldr	r2, [r0, #24]
   1333c:	cmp	r3, r2
   13340:	addcc	r1, r3, #1
   13344:	movcc	r2, #34	; 0x22
   13348:	strcc	r1, [r0, #20]
   1334c:	strbcc	r2, [r3]
   13350:	bcs	13afc <ftello64@plt+0x24bc>
   13354:	movw	r0, #45660	; 0xb25c
   13358:	movt	r0, #2
   1335c:	ldr	r3, [r4]
   13360:	mov	r2, #2
   13364:	mov	r1, #1
   13368:	bl	1134c <fwrite_unlocked@plt>
   1336c:	ldrb	r3, [r9, #1540]	; 0x604
   13370:	cmp	r3, #0
   13374:	bne	138c8 <ftello64@plt+0x2288>
   13378:	ldr	r3, [pc, #-3392]	; 12640 <ftello64@plt+0x1000>
   1337c:	ldm	r3, {r0, r1}
   13380:	bl	14220 <ftello64@plt+0x2be0>
   13384:	ldr	r0, [r4]
   13388:	ldr	r3, [r0, #20]
   1338c:	ldr	r2, [r0, #24]
   13390:	cmp	r3, r2
   13394:	addcc	r1, r3, #1
   13398:	movcc	r2, #34	; 0x22
   1339c:	strcc	r1, [r0, #20]
   133a0:	strbcc	r2, [r3]
   133a4:	bcs	13b20 <ftello64@plt+0x24e0>
   133a8:	mov	r2, #2
   133ac:	mov	r1, #1
   133b0:	ldr	r3, [r4]
   133b4:	movw	r0, #45660	; 0xb25c
   133b8:	movt	r0, #2
   133bc:	bl	1134c <fwrite_unlocked@plt>
   133c0:	ldr	r3, [pc, #-3472]	; 12638 <ftello64@plt+0xff8>
   133c4:	ldm	r3, {r0, r1}
   133c8:	bl	14220 <ftello64@plt+0x2be0>
   133cc:	ldrb	r3, [r9, #1528]	; 0x5f8
   133d0:	cmp	r3, #0
   133d4:	bne	138b4 <ftello64@plt+0x2274>
   133d8:	ldr	r0, [r4]
   133dc:	ldr	r3, [r0, #20]
   133e0:	ldr	r2, [r0, #24]
   133e4:	cmp	r3, r2
   133e8:	addcc	r1, r3, #1
   133ec:	movcc	r2, #34	; 0x22
   133f0:	strcc	r1, [r0, #20]
   133f4:	strbcc	r2, [r3]
   133f8:	bcs	13b14 <ftello64@plt+0x24d4>
   133fc:	movw	r0, #45660	; 0xb25c
   13400:	movt	r0, #2
   13404:	ldr	r3, [r4]
   13408:	mov	r2, #2
   1340c:	mov	r1, #1
   13410:	bl	1134c <fwrite_unlocked@plt>
   13414:	ldrb	r3, [r9, #1516]	; 0x5ec
   13418:	cmp	r3, #0
   1341c:	bne	138a0 <ftello64@plt+0x2260>
   13420:	ldr	r3, [pc, #-3564]	; 1263c <ftello64@plt+0xffc>
   13424:	ldm	r3, {r0, r1}
   13428:	bl	14220 <ftello64@plt+0x2be0>
   1342c:	ldr	r0, [r4]
   13430:	ldr	r3, [r0, #20]
   13434:	ldr	r2, [r0, #24]
   13438:	cmp	r3, r2
   1343c:	addcc	r1, r3, #1
   13440:	movcc	r2, #34	; 0x22
   13444:	strcc	r1, [r0, #20]
   13448:	strbcc	r2, [r3]
   1344c:	bcs	13b08 <ftello64@plt+0x24c8>
   13450:	ldrb	r3, [r9, #529]	; 0x211
   13454:	cmp	r3, #0
   13458:	bne	13468 <ftello64@plt+0x1e28>
   1345c:	ldrb	r3, [r9, #528]	; 0x210
   13460:	cmp	r3, #0
   13464:	beq	13298 <ftello64@plt+0x1c58>
   13468:	mov	r2, #2
   1346c:	mov	r1, #1
   13470:	ldr	r3, [r4]
   13474:	movw	r0, #45660	; 0xb25c
   13478:	movt	r0, #2
   1347c:	bl	1134c <fwrite_unlocked@plt>
   13480:	ldr	r3, [pc, #-3652]	; 12644 <ftello64@plt+0x1004>
   13484:	ldm	r3, {r0, r1}
   13488:	bl	14220 <ftello64@plt+0x2be0>
   1348c:	ldr	r0, [r4]
   13490:	ldr	r3, [r0, #20]
   13494:	ldr	r2, [r0, #24]
   13498:	cmp	r3, r2
   1349c:	addcc	r1, r3, #1
   134a0:	movcc	r2, #34	; 0x22
   134a4:	strcc	r1, [r0, #20]
   134a8:	strbcc	r2, [r3]
   134ac:	bcc	13298 <ftello64@plt+0x1c58>
   134b0:	mov	r1, #34	; 0x22
   134b4:	bl	1158c <__overflow@plt>
   134b8:	b	13298 <ftello64@plt+0x1c58>
   134bc:	ldrb	r3, [r9, #536]	; 0x218
   134c0:	cmp	r3, #0
   134c4:	beq	137d4 <ftello64@plt+0x2194>
   134c8:	movw	r4, #49644	; 0xc1ec
   134cc:	movt	r4, #3
   134d0:	ldr	r2, [r9, #1496]	; 0x5d8
   134d4:	ldr	r3, [r9, #1500]	; 0x5dc
   134d8:	cmp	r2, r3
   134dc:	bcc	138f0 <ftello64@plt+0x22b0>
   134e0:	ldr	r3, [sp, #16]
   134e4:	ldrb	r0, [r9, #1540]	; 0x604
   134e8:	ldr	r1, [r9, #1532]	; 0x5fc
   134ec:	ldr	r2, [r3, #4]
   134f0:	cmp	r0, #0
   134f4:	ldr	r3, [r9, #1480]	; 0x5c8
   134f8:	sub	r3, r3, r2
   134fc:	ldr	r2, [r9, #1536]	; 0x600
   13500:	sub	r2, r2, r1
   13504:	sub	r3, r3, r2
   13508:	beq	13510 <ftello64@plt+0x1ed0>
   1350c:	ldr	r0, [r9, #1492]	; 0x5d4
   13510:	sub	r0, r3, r0
   13514:	bl	141bc <ftello64@plt+0x2b7c>
   13518:	ldrb	r3, [r9, #1540]	; 0x604
   1351c:	cmp	r3, #0
   13520:	bne	139d0 <ftello64@plt+0x2390>
   13524:	ldr	r5, [pc, #-3820]	; 12640 <ftello64@plt+0x1000>
   13528:	ldm	r5, {r0, r1}
   1352c:	sub	r5, r5, #12
   13530:	bl	14220 <ftello64@plt+0x2be0>
   13534:	ldr	r3, [sp, #16]
   13538:	ldr	r0, [r3, #4]
   1353c:	bl	141bc <ftello64@plt+0x2b7c>
   13540:	ldm	r5, {r0, r1}
   13544:	bl	14220 <ftello64@plt+0x2be0>
   13548:	ldrb	r3, [r9, #1528]	; 0x5f8
   1354c:	cmp	r3, #0
   13550:	bne	13948 <ftello64@plt+0x2308>
   13554:	ldr	r2, [r9, #1508]	; 0x5e4
   13558:	ldr	r1, [r9, #1512]	; 0x5e8
   1355c:	cmp	r1, r2
   13560:	bhi	13a54 <ftello64@plt+0x2414>
   13564:	ldrb	r3, [r9, #529]	; 0x211
   13568:	cmp	r3, #0
   1356c:	bne	13a1c <ftello64@plt+0x23dc>
   13570:	ldrb	r3, [r9, #528]	; 0x210
   13574:	cmp	r3, #0
   13578:	beq	13298 <ftello64@plt+0x1c58>
   1357c:	ldrb	r3, [r9, #536]	; 0x218
   13580:	cmp	r3, #0
   13584:	bne	13a28 <ftello64@plt+0x23e8>
   13588:	ldrb	r3, [r9, #528]	; 0x210
   1358c:	cmp	r3, #0
   13590:	beq	13298 <ftello64@plt+0x1c58>
   13594:	ldrb	r3, [r9, #536]	; 0x218
   13598:	cmp	r3, #0
   1359c:	beq	13298 <ftello64@plt+0x1c58>
   135a0:	ldr	r3, [sp, #16]
   135a4:	ldr	r0, [r3, #4]
   135a8:	bl	141bc <ftello64@plt+0x2b7c>
   135ac:	ldr	r3, [pc, #-3952]	; 12644 <ftello64@plt+0x1004>
   135b0:	ldm	r3, {r0, r1}
   135b4:	bl	14220 <ftello64@plt+0x2be0>
   135b8:	b	13298 <ftello64@plt+0x1c58>
   135bc:	movw	r3, #17404	; 0x43fc
   135c0:	movt	r3, #1
   135c4:	ldr	r0, [sl, #1464]	; 0x5b8
   135c8:	mov	r2, #32
   135cc:	bl	115ec <qsort@plt>
   135d0:	b	121b8 <ftello64@plt+0xb78>
   135d4:	mov	r0, #0
   135d8:	bl	146b0 <ftello64@plt+0x3070>
   135dc:	ldrb	ip, [r1]
   135e0:	add	ip, r9, ip
   135e4:	ldrb	ip, [ip, #1140]	; 0x474
   135e8:	cmp	ip, #0
   135ec:	addeq	r1, r1, #1
   135f0:	bne	13624 <ftello64@plt+0x1fe4>
   135f4:	add	r0, r1, r3
   135f8:	str	r1, [r9, #1532]	; 0x5fc
   135fc:	b	1256c <ftello64@plt+0xf2c>
   13600:	ldrb	r1, [r4]
   13604:	add	r1, r9, r1
   13608:	ldrb	r1, [r1, #1140]	; 0x474
   1360c:	cmp	r1, #0
   13610:	addeq	r4, r4, #1
   13614:	bne	13660 <ftello64@plt+0x2020>
   13618:	add	r3, r4, r5
   1361c:	str	r4, [r9, #1508]	; 0x5e4
   13620:	b	12924 <ftello64@plt+0x12e4>
   13624:	cmp	r1, r2
   13628:	bcs	1256c <ftello64@plt+0xf2c>
   1362c:	add	r0, r1, #1
   13630:	b	13648 <ftello64@plt+0x2008>
   13634:	ldrb	ip, [r0], #1
   13638:	add	ip, r9, ip
   1363c:	ldrb	ip, [ip, #1140]	; 0x474
   13640:	cmp	ip, #0
   13644:	beq	135f4 <ftello64@plt+0x1fb4>
   13648:	cmp	r2, r0
   1364c:	mov	r1, r0
   13650:	bne	13634 <ftello64@plt+0x1ff4>
   13654:	add	r0, r2, r3
   13658:	str	r2, [r9, #1532]	; 0x5fc
   1365c:	b	1256c <ftello64@plt+0xf2c>
   13660:	cmp	r2, r4
   13664:	bls	12924 <ftello64@plt+0x12e4>
   13668:	add	r3, r4, #1
   1366c:	b	13684 <ftello64@plt+0x2044>
   13670:	ldrb	r1, [r3], #1
   13674:	add	r1, r9, r1
   13678:	ldrb	r1, [r1, #1140]	; 0x474
   1367c:	cmp	r1, #0
   13680:	beq	13618 <ftello64@plt+0x1fd8>
   13684:	cmp	r2, r3
   13688:	mov	r4, r3
   1368c:	bne	13670 <ftello64@plt+0x2030>
   13690:	add	r3, r2, r5
   13694:	str	r2, [r9, #1508]	; 0x5e4
   13698:	b	12924 <ftello64@plt+0x12e4>
   1369c:	add	r4, r1, r4
   136a0:	b	12508 <ftello64@plt+0xec8>
   136a4:	ldrb	ip, [r9, #528]	; 0x210
   136a8:	cmp	ip, #0
   136ac:	beq	12a70 <ftello64@plt+0x1430>
   136b0:	ldr	r2, [r8, #-16]
   136b4:	ldr	r3, [r9, #1520]	; 0x5f0
   136b8:	add	r3, r3, r2
   136bc:	cmp	r6, r3
   136c0:	str	r3, [r9, #1472]	; 0x5c0
   136c4:	str	r3, [r9, #1476]	; 0x5c4
   136c8:	bls	12a70 <ftello64@plt+0x1430>
   136cc:	ldr	r2, [sp, #28]
   136d0:	ldr	lr, [r2]
   136d4:	b	136e4 <ftello64@plt+0x20a4>
   136d8:	cmp	r6, r3
   136dc:	mov	r0, ip
   136e0:	beq	13888 <ftello64@plt+0x2248>
   136e4:	mov	r1, r3
   136e8:	add	r3, r3, #1
   136ec:	ldrb	r2, [r1]
   136f0:	lsl	r2, r2, #1
   136f4:	ldrh	r2, [lr, r2]
   136f8:	tst	r2, #8192	; 0x2000
   136fc:	beq	136d8 <ftello64@plt+0x2098>
   13700:	cmp	r0, #0
   13704:	strne	r1, [r9, #1476]	; 0x5c4
   13708:	b	12a70 <ftello64@plt+0x1430>
   1370c:	ldr	r4, [r8, #-24]	; 0xffffffe8
   13710:	ldr	r1, [r9, #1520]	; 0x5f0
   13714:	b	1244c <ftello64@plt+0xe0c>
   13718:	str	r1, [r9, #1524]	; 0x5f4
   1371c:	b	124b4 <ftello64@plt+0xe74>
   13720:	str	r4, [r9, #1536]	; 0x600
   13724:	b	12558 <ftello64@plt+0xf18>
   13728:	str	r7, [r9, #1532]	; 0x5fc
   1372c:	b	126d8 <ftello64@plt+0x1098>
   13730:	mov	r3, #0
   13734:	str	r3, [r9, #1496]	; 0x5d8
   13738:	str	r3, [r9, #1500]	; 0x5dc
   1373c:	strb	r3, [r9, #1504]	; 0x5e0
   13740:	b	1289c <ftello64@plt+0x125c>
   13744:	mov	r3, #0
   13748:	str	r3, [r9, #1508]	; 0x5e4
   1374c:	str	r3, [r9, #1512]	; 0x5e8
   13750:	strb	r3, [r9, #1516]	; 0x5ec
   13754:	b	129f4 <ftello64@plt+0x13b4>
   13758:	ldr	r6, [sp, #44]	; 0x2c
   1375c:	b	12678 <ftello64@plt+0x1038>
   13760:	ldr	r2, [r9, #1496]	; 0x5d8
   13764:	b	12820 <ftello64@plt+0x11e0>
   13768:	str	r3, [r9, #1500]	; 0x5dc
   1376c:	b	1289c <ftello64@plt+0x125c>
   13770:	ldr	r3, [sp, #32]
   13774:	str	r3, [r9, #1512]	; 0x5e8
   13778:	b	12914 <ftello64@plt+0x12d4>
   1377c:	str	r2, [r9, #1508]	; 0x5e4
   13780:	b	129f4 <ftello64@plt+0x13b4>
   13784:	ldrb	r3, [r4]
   13788:	add	r3, r9, r3
   1378c:	ldrb	r3, [r3, #1140]	; 0x474
   13790:	cmp	r3, #0
   13794:	addeq	r4, r4, #1
   13798:	beq	12508 <ftello64@plt+0xec8>
   1379c:	cmp	r4, r1
   137a0:	bcs	12508 <ftello64@plt+0xec8>
   137a4:	add	r3, r4, #1
   137a8:	b	137c4 <ftello64@plt+0x2184>
   137ac:	ldrb	r2, [r3]
   137b0:	add	r3, r3, #1
   137b4:	add	r2, r9, r2
   137b8:	ldrb	r2, [r2, #1140]	; 0x474
   137bc:	cmp	r2, #0
   137c0:	beq	12508 <ftello64@plt+0xec8>
   137c4:	cmp	r1, r3
   137c8:	mov	r4, r3
   137cc:	bne	137ac <ftello64@plt+0x216c>
   137d0:	b	12508 <ftello64@plt+0xec8>
   137d4:	ldrb	r3, [r9, #529]	; 0x211
   137d8:	movw	r4, #49644	; 0xc1ec
   137dc:	movt	r4, #3
   137e0:	cmp	r3, #0
   137e4:	ldr	r3, [pc, #1088]	; 13c2c <ftello64@plt+0x25ec>
   137e8:	ldm	r3, {r0, r1}
   137ec:	beq	139f0 <ftello64@plt+0x23b0>
   137f0:	bl	14220 <ftello64@plt+0x2be0>
   137f4:	ldr	r0, [r4]
   137f8:	ldr	r3, [r0, #20]
   137fc:	ldr	r2, [r0, #24]
   13800:	cmp	r3, r2
   13804:	addcc	r1, r3, #1
   13808:	movcc	r2, #58	; 0x3a
   1380c:	strcc	r1, [r0, #20]
   13810:	strbcc	r2, [r3]
   13814:	bcs	13bac <ftello64@plt+0x256c>
   13818:	ldr	r3, [sp, #16]
   1381c:	ldr	r0, [r9, #1436]	; 0x59c
   13820:	ldr	r2, [r9, #1472]	; 0x5c0
   13824:	ldr	r1, [r3, #4]
   13828:	ldr	r3, [r9, #1476]	; 0x5c4
   1382c:	add	r0, r0, r1
   13830:	sub	r3, r3, r2
   13834:	sub	r0, r0, r3
   13838:	sub	r0, r0, #1
   1383c:	bl	141bc <ftello64@plt+0x2b7c>
   13840:	b	134d0 <ftello64@plt+0x1e90>
   13844:	ldrb	r3, [r5]
   13848:	add	r3, r9, r3
   1384c:	ldrb	r3, [r3, #1140]	; 0x474
   13850:	cmp	r3, #0
   13854:	addeq	ip, r5, #1
   13858:	beq	131ac <ftello64@plt+0x1b6c>
   1385c:	b	13878 <ftello64@plt+0x2238>
   13860:	ldrb	r3, [r5]
   13864:	add	r5, r5, #1
   13868:	add	r3, r9, r3
   1386c:	ldrb	r3, [r3, #1140]	; 0x474
   13870:	cmp	r3, #0
   13874:	beq	131ac <ftello64@plt+0x1b6c>
   13878:	cmp	r2, r5
   1387c:	mov	ip, r5
   13880:	bhi	13860 <ftello64@plt+0x2220>
   13884:	b	131ac <ftello64@plt+0x1b6c>
   13888:	str	r6, [r9, #1476]	; 0x5c4
   1388c:	b	12a70 <ftello64@plt+0x1430>
   13890:	ldr	r2, [sp, #16]
   13894:	mov	r3, #0
   13898:	str	r3, [r2, #12]
   1389c:	b	12234 <ftello64@plt+0xbf4>
   138a0:	ldr	r3, [sp, #16]
   138a4:	ldr	r1, [r4]
   138a8:	ldr	r0, [r3, #12]
   138ac:	bl	11268 <fputs_unlocked@plt>
   138b0:	b	13420 <ftello64@plt+0x1de0>
   138b4:	ldr	r3, [sp, #16]
   138b8:	ldr	r1, [r4]
   138bc:	ldr	r0, [r3, #12]
   138c0:	bl	11268 <fputs_unlocked@plt>
   138c4:	b	133d8 <ftello64@plt+0x1d98>
   138c8:	ldr	r3, [sp, #16]
   138cc:	ldr	r1, [r4]
   138d0:	ldr	r0, [r3, #12]
   138d4:	bl	11268 <fputs_unlocked@plt>
   138d8:	b	13378 <ftello64@plt+0x1d38>
   138dc:	ldr	r3, [sp, #16]
   138e0:	ldr	r1, [r4]
   138e4:	ldr	r0, [r3, #12]
   138e8:	bl	11268 <fputs_unlocked@plt>
   138ec:	b	13330 <ftello64@plt+0x1cf0>
   138f0:	ldr	r3, [pc, #824]	; 13c30 <ftello64@plt+0x25f0>
   138f4:	ldm	r3, {r0, r1}
   138f8:	bl	14220 <ftello64@plt+0x2be0>
   138fc:	ldrb	r3, [r9, #1504]	; 0x5e0
   13900:	cmp	r3, #0
   13904:	bne	13a70 <ftello64@plt+0x2430>
   13908:	ldr	r3, [sp, #16]
   1390c:	ldr	r2, [r9, #1480]	; 0x5c8
   13910:	ldrb	r0, [r9, #1540]	; 0x604
   13914:	ldr	r1, [r3, #4]
   13918:	ldr	r3, [r9, #1532]	; 0x5fc
   1391c:	cmp	r0, #0
   13920:	sub	r1, r2, r1
   13924:	ldr	r2, [r9, #1536]	; 0x600
   13928:	sub	r3, r2, r3
   1392c:	sub	r2, r1, r3
   13930:	bne	13aa8 <ftello64@plt+0x2468>
   13934:	ldr	r1, [r9, #1496]	; 0x5d8
   13938:	ldr	r3, [r9, #1500]	; 0x5dc
   1393c:	sub	r3, r3, r1
   13940:	sub	r3, r2, r3
   13944:	b	13510 <ftello64@plt+0x1ed0>
   13948:	ldr	r3, [sp, #16]
   1394c:	ldr	r1, [r4]
   13950:	ldr	r0, [r3, #12]
   13954:	bl	11268 <fputs_unlocked@plt>
   13958:	ldr	r2, [r9, #1508]	; 0x5e4
   1395c:	ldr	r1, [r9, #1512]	; 0x5e8
   13960:	cmp	r2, r1
   13964:	bcs	13564 <ftello64@plt+0x1f24>
   13968:	ldrb	ip, [r9, #1528]	; 0x5f8
   1396c:	ldr	r3, [r9, #1480]	; 0x5c8
   13970:	ldr	lr, [r9, #1520]	; 0x5f0
   13974:	cmp	ip, #0
   13978:	ldr	r0, [r9, #1524]	; 0x5f4
   1397c:	ldrne	ip, [r9, #1492]	; 0x5d4
   13980:	sub	r0, r0, lr
   13984:	sub	r3, r3, r0
   13988:	ldrb	r0, [r9, #1516]	; 0x5ec
   1398c:	sub	r3, r3, ip
   13990:	sub	r2, r1, r2
   13994:	sub	r3, r3, r2
   13998:	cmp	r0, #0
   1399c:	ldrne	r0, [r9, #1492]	; 0x5d4
   139a0:	sub	r0, r3, r0
   139a4:	bl	141bc <ftello64@plt+0x2b7c>
   139a8:	ldrb	r3, [r9, #1516]	; 0x5ec
   139ac:	cmp	r3, #0
   139b0:	bne	13ad0 <ftello64@plt+0x2490>
   139b4:	ldr	r3, [pc, #632]	; 13c34 <ftello64@plt+0x25f4>
   139b8:	ldm	r3, {r0, r1}
   139bc:	bl	14220 <ftello64@plt+0x2be0>
   139c0:	ldrb	r3, [r9, #529]	; 0x211
   139c4:	cmp	r3, #0
   139c8:	bne	13594 <ftello64@plt+0x1f54>
   139cc:	b	13588 <ftello64@plt+0x1f48>
   139d0:	ldr	r3, [sp, #16]
   139d4:	ldr	r1, [r4]
   139d8:	ldr	r0, [r3, #12]
   139dc:	bl	11268 <fputs_unlocked@plt>
   139e0:	b	13524 <ftello64@plt+0x1ee4>
   139e4:	mov	r1, #10
   139e8:	bl	1158c <__overflow@plt>
   139ec:	b	132bc <ftello64@plt+0x1c7c>
   139f0:	bl	14220 <ftello64@plt+0x2be0>
   139f4:	ldr	r3, [sp, #16]
   139f8:	ldr	r0, [r9, #1436]	; 0x59c
   139fc:	ldr	r2, [r9, #1472]	; 0x5c0
   13a00:	ldr	r1, [r3, #4]
   13a04:	ldr	r3, [r9, #1476]	; 0x5c4
   13a08:	add	r0, r0, r1
   13a0c:	sub	r3, r3, r2
   13a10:	sub	r0, r0, r3
   13a14:	bl	141bc <ftello64@plt+0x2b7c>
   13a18:	b	134d0 <ftello64@plt+0x1e90>
   13a1c:	ldrb	r3, [r9, #536]	; 0x218
   13a20:	cmp	r3, #0
   13a24:	beq	13298 <ftello64@plt+0x1c58>
   13a28:	ldrb	r3, [r9, #1528]	; 0x5f8
   13a2c:	ldr	r0, [r9, #1480]	; 0x5c8
   13a30:	ldr	r1, [r9, #1520]	; 0x5f0
   13a34:	cmp	r3, #0
   13a38:	ldr	r2, [r9, #1524]	; 0x5f4
   13a3c:	ldrne	r3, [r9, #1492]	; 0x5d4
   13a40:	sub	r2, r2, r1
   13a44:	sub	r0, r0, r2
   13a48:	sub	r0, r0, r3
   13a4c:	bl	141bc <ftello64@plt+0x2b7c>
   13a50:	b	139c0 <ftello64@plt+0x2380>
   13a54:	ldr	r0, [r9, #1520]	; 0x5f0
   13a58:	mov	ip, r3
   13a5c:	ldr	r3, [r9, #1480]	; 0x5c8
   13a60:	ldr	lr, [r9, #1524]	; 0x5f4
   13a64:	sub	r0, lr, r0
   13a68:	sub	r3, r3, r0
   13a6c:	b	13988 <ftello64@plt+0x2348>
   13a70:	ldr	r5, [sp, #16]
   13a74:	ldr	r1, [r4]
   13a78:	ldr	r0, [r5, #12]
   13a7c:	bl	11268 <fputs_unlocked@plt>
   13a80:	ldr	r1, [r5, #4]
   13a84:	ldr	r2, [r9, #1480]	; 0x5c8
   13a88:	ldrb	r3, [r9, #1540]	; 0x604
   13a8c:	ldr	r0, [r9, #1532]	; 0x5fc
   13a90:	sub	r1, r2, r1
   13a94:	ldr	r2, [r9, #1536]	; 0x600
   13a98:	cmp	r3, #0
   13a9c:	sub	r2, r2, r0
   13aa0:	sub	r2, r1, r2
   13aa4:	beq	13aac <ftello64@plt+0x246c>
   13aa8:	ldr	r3, [r9, #1492]	; 0x5d4
   13aac:	sub	r3, r2, r3
   13ab0:	ldrb	r0, [r9, #1504]	; 0x5e0
   13ab4:	ldr	r1, [r9, #1496]	; 0x5d8
   13ab8:	ldr	r2, [r9, #1500]	; 0x5dc
   13abc:	cmp	r0, #0
   13ac0:	sub	r2, r2, r1
   13ac4:	sub	r3, r3, r2
   13ac8:	bne	1350c <ftello64@plt+0x1ecc>
   13acc:	b	13510 <ftello64@plt+0x1ed0>
   13ad0:	ldr	r3, [sp, #16]
   13ad4:	ldr	r1, [r4]
   13ad8:	ldr	r0, [r3, #12]
   13adc:	bl	11268 <fputs_unlocked@plt>
   13ae0:	b	139b4 <ftello64@plt+0x2374>
   13ae4:	mov	lr, r1
   13ae8:	b	12678 <ftello64@plt+0x1038>
   13aec:	mov	r8, r9
   13af0:	sub	r3, r8, r9
   13af4:	str	r3, [sp, #52]	; 0x34
   13af8:	b	11eb0 <ftello64@plt+0x870>
   13afc:	mov	r1, #34	; 0x22
   13b00:	bl	1158c <__overflow@plt>
   13b04:	b	13354 <ftello64@plt+0x1d14>
   13b08:	mov	r1, #34	; 0x22
   13b0c:	bl	1158c <__overflow@plt>
   13b10:	b	13450 <ftello64@plt+0x1e10>
   13b14:	mov	r1, #34	; 0x22
   13b18:	bl	1158c <__overflow@plt>
   13b1c:	b	133fc <ftello64@plt+0x1dbc>
   13b20:	mov	r1, #34	; 0x22
   13b24:	bl	1158c <__overflow@plt>
   13b28:	b	133a8 <ftello64@plt+0x1d68>
   13b2c:	mov	r1, #125	; 0x7d
   13b30:	bl	1158c <__overflow@plt>
   13b34:	b	1322c <ftello64@plt+0x1bec>
   13b38:	mov	r1, #123	; 0x7b
   13b3c:	bl	1158c <__overflow@plt>
   13b40:	b	13118 <ftello64@plt+0x1ad8>
   13b44:	mov	r1, #125	; 0x7d
   13b48:	bl	1158c <__overflow@plt>
   13b4c:	b	13298 <ftello64@plt+0x1c58>
   13b50:	mov	r1, #123	; 0x7b
   13b54:	bl	1158c <__overflow@plt>
   13b58:	b	13268 <ftello64@plt+0x1c28>
   13b5c:	mov	r2, #256	; 0x100
   13b60:	mov	r1, #1
   13b64:	ldr	r0, [pc, #204]	; 13c38 <ftello64@plt+0x25f8>
   13b68:	bl	11520 <memset@plt>
   13b6c:	strb	r5, [r9, #1149]	; 0x47d
   13b70:	strb	r5, [r9, #1150]	; 0x47e
   13b74:	strb	r5, [r9, #1172]	; 0x494
   13b78:	b	11d60 <ftello64@plt+0x720>
   13b7c:	mov	r2, #5
   13b80:	movw	r1, #45576	; 0xb208
   13b84:	movt	r1, #2
   13b88:	bl	1137c <dcgettext@plt>
   13b8c:	mov	r4, r0
   13b90:	ldr	r0, [sl, #540]	; 0x21c
   13b94:	bl	181cc <ftello64@plt+0x6b8c>
   13b98:	mov	r3, r0
   13b9c:	mov	r2, r4
   13ba0:	mov	r1, r6
   13ba4:	mov	r0, #1
   13ba8:	bl	11424 <error@plt>
   13bac:	mov	r1, #58	; 0x3a
   13bb0:	bl	1158c <__overflow@plt>
   13bb4:	b	13818 <ftello64@plt+0x21d8>
   13bb8:	movw	r1, #45400	; 0xb158
   13bbc:	movt	r1, #2
   13bc0:	mov	r2, #5
   13bc4:	mov	r0, #0
   13bc8:	bl	1137c <dcgettext@plt>
   13bcc:	mov	r5, r0
   13bd0:	ldr	r0, [r4]
   13bd4:	bl	181cc <ftello64@plt+0x6b8c>
   13bd8:	mov	r3, r0
   13bdc:	mov	r2, r5
   13be0:	mov	r1, #0
   13be4:	mov	r0, #1
   13be8:	bl	11424 <error@plt>
   13bec:	movw	r1, #45424	; 0xb170
   13bf0:	movt	r1, #2
   13bf4:	b	13bc0 <ftello64@plt+0x2580>
   13bf8:	bl	114e4 <__errno_location@plt>
   13bfc:	ldr	r3, [r7]
   13c00:	mov	r1, #3
   13c04:	ldr	r5, [r0]
   13c08:	mov	r0, r4
   13c0c:	ldr	r2, [r6, r3, lsl #2]
   13c10:	bl	17ff4 <ftello64@plt+0x69b4>
   13c14:	mov	r3, r0
   13c18:	movw	r2, #45444	; 0xb184
   13c1c:	movt	r2, #2
   13c20:	mov	r1, r5
   13c24:	mov	r0, #1
   13c28:	bl	11424 <error@plt>
   13c2c:			; <UNDEFINED> instruction: 0x0003c7b8
   13c30:	ldrdeq	ip, [r3], -r0
   13c34:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   13c38:	andeq	ip, r3, ip, ror #12
   13c3c:	mov	fp, #0
   13c40:	mov	lr, #0
   13c44:	pop	{r1}		; (ldr r1, [sp], #4)
   13c48:	mov	r2, sp
   13c4c:	push	{r2}		; (str r2, [sp, #-4]!)
   13c50:	push	{r0}		; (str r0, [sp, #-4]!)
   13c54:	ldr	ip, [pc, #16]	; 13c6c <ftello64@plt+0x262c>
   13c58:	push	{ip}		; (str ip, [sp, #-4]!)
   13c5c:	ldr	r0, [pc, #12]	; 13c70 <ftello64@plt+0x2630>
   13c60:	ldr	r3, [pc, #12]	; 13c74 <ftello64@plt+0x2634>
   13c64:	bl	11454 <__libc_start_main@plt>
   13c68:	bl	1161c <abort@plt>
   13c6c:	andeq	sl, r2, r8, lsr #15
   13c70:	andeq	r1, r1, ip, asr #12
   13c74:	andeq	sl, r2, r8, asr #14
   13c78:	ldr	r3, [pc, #20]	; 13c94 <ftello64@plt+0x2654>
   13c7c:	ldr	r2, [pc, #20]	; 13c98 <ftello64@plt+0x2658>
   13c80:	add	r3, pc, r3
   13c84:	ldr	r2, [r3, r2]
   13c88:	cmp	r2, #0
   13c8c:	bxeq	lr
   13c90:	b	11484 <__gmon_start__@plt>
   13c94:	andeq	r8, r2, r8, ror r3
   13c98:	andeq	r0, r0, r0, ror #2
   13c9c:	ldr	r0, [pc, #24]	; 13cbc <ftello64@plt+0x267c>
   13ca0:	ldr	r3, [pc, #24]	; 13cc0 <ftello64@plt+0x2680>
   13ca4:	cmp	r3, r0
   13ca8:	bxeq	lr
   13cac:	ldr	r3, [pc, #16]	; 13cc4 <ftello64@plt+0x2684>
   13cb0:	cmp	r3, #0
   13cb4:	bxeq	lr
   13cb8:	bx	r3
   13cbc:	andeq	ip, r3, ip, asr #3
   13cc0:	andeq	ip, r3, ip, asr #3
   13cc4:	andeq	r0, r0, r0
   13cc8:	ldr	r0, [pc, #36]	; 13cf4 <ftello64@plt+0x26b4>
   13ccc:	ldr	r1, [pc, #36]	; 13cf8 <ftello64@plt+0x26b8>
   13cd0:	sub	r1, r1, r0
   13cd4:	asr	r1, r1, #2
   13cd8:	add	r1, r1, r1, lsr #31
   13cdc:	asrs	r1, r1, #1
   13ce0:	bxeq	lr
   13ce4:	ldr	r3, [pc, #16]	; 13cfc <ftello64@plt+0x26bc>
   13ce8:	cmp	r3, #0
   13cec:	bxeq	lr
   13cf0:	bx	r3
   13cf4:	andeq	ip, r3, ip, asr #3
   13cf8:	andeq	ip, r3, ip, asr #3
   13cfc:	andeq	r0, r0, r0
   13d00:	push	{r4, lr}
   13d04:	ldr	r4, [pc, #24]	; 13d24 <ftello64@plt+0x26e4>
   13d08:	ldrb	r3, [r4]
   13d0c:	cmp	r3, #0
   13d10:	popne	{r4, pc}
   13d14:	bl	13c9c <ftello64@plt+0x265c>
   13d18:	mov	r3, #1
   13d1c:	strb	r3, [r4]
   13d20:	pop	{r4, pc}
   13d24:	strdeq	ip, [r3], -r4
   13d28:	b	13cc8 <ftello64@plt+0x2688>
   13d2c:	strd	r4, [sp, #-20]!	; 0xffffffec
   13d30:	movw	r4, #49656	; 0xc1f8
   13d34:	movt	r4, #3
   13d38:	ldr	ip, [r0, #4]
   13d3c:	strd	r6, [sp, #8]
   13d40:	str	lr, [sp, #16]
   13d44:	ldr	lr, [r1, #4]
   13d48:	ldrb	r3, [r4]
   13d4c:	cmp	lr, ip
   13d50:	movlt	r7, lr
   13d54:	movge	r7, ip
   13d58:	cmp	r3, #0
   13d5c:	bne	13dc4 <ftello64@plt+0x2784>
   13d60:	cmp	r7, #0
   13d64:	ble	13da4 <ftello64@plt+0x2764>
   13d68:	ldr	r3, [r0]
   13d6c:	ldr	r1, [r1]
   13d70:	ldrb	r2, [r3]
   13d74:	ldrb	r0, [r1]
   13d78:	subs	r0, r2, r0
   13d7c:	bne	13db4 <ftello64@plt+0x2774>
   13d80:	sub	r6, r3, #1
   13d84:	add	r6, r6, r7
   13d88:	b	13d9c <ftello64@plt+0x275c>
   13d8c:	ldrb	r2, [r3, #1]!
   13d90:	ldrb	r0, [r1, #1]!
   13d94:	subs	r0, r2, r0
   13d98:	bne	13db4 <ftello64@plt+0x2774>
   13d9c:	cmp	r3, r6
   13da0:	bne	13d8c <ftello64@plt+0x274c>
   13da4:	cmp	lr, ip
   13da8:	bgt	13e30 <ftello64@plt+0x27f0>
   13dac:	movlt	r0, #1
   13db0:	movge	r0, #0
   13db4:	ldrd	r4, [sp]
   13db8:	ldrd	r6, [sp, #8]
   13dbc:	add	sp, sp, #16
   13dc0:	pop	{pc}		; (ldr pc, [sp], #4)
   13dc4:	cmp	r7, #0
   13dc8:	ble	13da4 <ftello64@plt+0x2764>
   13dcc:	ldr	r6, [r0]
   13dd0:	ldr	r5, [r1]
   13dd4:	ldrb	r2, [r6]
   13dd8:	ldrb	r3, [r5]
   13ddc:	add	r2, r4, r2
   13de0:	ldrb	r2, [r2, #4]
   13de4:	add	r3, r4, r3
   13de8:	ldrb	r0, [r3, #4]
   13dec:	subs	r0, r2, r0
   13df0:	bne	13db4 <ftello64@plt+0x2774>
   13df4:	mov	r1, r6
   13df8:	sub	r6, r6, #1
   13dfc:	add	r6, r6, r7
   13e00:	b	13e24 <ftello64@plt+0x27e4>
   13e04:	ldrb	r2, [r1, #1]!
   13e08:	ldrb	r3, [r5, #1]!
   13e0c:	add	r2, r4, r2
   13e10:	ldrb	r2, [r2, #4]
   13e14:	add	r3, r4, r3
   13e18:	ldrb	r0, [r3, #4]
   13e1c:	subs	r0, r2, r0
   13e20:	bne	13db4 <ftello64@plt+0x2774>
   13e24:	cmp	r6, r1
   13e28:	bne	13e04 <ftello64@plt+0x27c4>
   13e2c:	b	13da4 <ftello64@plt+0x2764>
   13e30:	mvn	r0, #0
   13e34:	b	13db4 <ftello64@plt+0x2774>
   13e38:	str	r4, [sp, #-8]!
   13e3c:	str	lr, [sp, #4]
   13e40:	bl	114e4 <__errno_location@plt>
   13e44:	ldr	r4, [r0]
   13e48:	mov	r2, #5
   13e4c:	movw	r1, #43340	; 0xa94c
   13e50:	movt	r1, #2
   13e54:	mov	r0, #0
   13e58:	bl	1137c <dcgettext@plt>
   13e5c:	mov	r2, r0
   13e60:	mov	r0, #1
   13e64:	mov	r1, r4
   13e68:	bl	11424 <error@plt>
   13e6c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13e70:	mov	r5, r0
   13e74:	mov	r4, r0
   13e78:	strd	r6, [sp, #8]
   13e7c:	mov	r6, #92	; 0x5c
   13e80:	strd	r8, [sp, #16]
   13e84:	mov	r9, #10
   13e88:	mov	r8, #13
   13e8c:	strd	sl, [sp, #24]
   13e90:	mov	sl, #7
   13e94:	mov	fp, #8
   13e98:	str	lr, [sp, #32]
   13e9c:	sub	sp, sp, #20
   13ea0:	ldrb	r3, [r0]
   13ea4:	cmp	r3, #0
   13ea8:	beq	13ecc <ftello64@plt+0x288c>
   13eac:	cmp	r3, #92	; 0x5c
   13eb0:	add	r2, r5, #1
   13eb4:	beq	13ef0 <ftello64@plt+0x28b0>
   13eb8:	strb	r3, [r4], #1
   13ebc:	ldrb	r3, [r5, #1]
   13ec0:	mov	r5, r2
   13ec4:	cmp	r3, #0
   13ec8:	bne	13eac <ftello64@plt+0x286c>
   13ecc:	mov	r3, #0
   13ed0:	strb	r3, [r4]
   13ed4:	add	sp, sp, #20
   13ed8:	ldrd	r4, [sp]
   13edc:	ldrd	r6, [sp, #8]
   13ee0:	ldrd	r8, [sp, #16]
   13ee4:	ldrd	sl, [sp, #24]
   13ee8:	add	sp, sp, #32
   13eec:	pop	{pc}		; (ldr pc, [sp], #4)
   13ef0:	ldrb	r3, [r5, #1]
   13ef4:	cmp	r3, #102	; 0x66
   13ef8:	beq	140c8 <ftello64@plt+0x2a88>
   13efc:	bhi	13f5c <ftello64@plt+0x291c>
   13f00:	cmp	r3, #97	; 0x61
   13f04:	beq	140b8 <ftello64@plt+0x2a78>
   13f08:	bhi	13f88 <ftello64@plt+0x2948>
   13f0c:	cmp	r3, #0
   13f10:	beq	13ecc <ftello64@plt+0x288c>
   13f14:	cmp	r3, #48	; 0x30
   13f18:	addeq	r3, r5, #2
   13f1c:	addeq	ip, r5, #5
   13f20:	moveq	r1, #0
   13f24:	bne	14050 <ftello64@plt+0x2a10>
   13f28:	mov	r5, r3
   13f2c:	ldrb	r2, [r3], #1
   13f30:	sub	r2, r2, #48	; 0x30
   13f34:	uxtb	r0, r2
   13f38:	cmp	r0, #7
   13f3c:	bhi	13f50 <ftello64@plt+0x2910>
   13f40:	cmp	r3, ip
   13f44:	add	r1, r2, r1, lsl #3
   13f48:	mov	r5, r3
   13f4c:	bne	13f28 <ftello64@plt+0x28e8>
   13f50:	strb	r1, [r4], #1
   13f54:	ldrb	r3, [r5]
   13f58:	b	13ea4 <ftello64@plt+0x2864>
   13f5c:	cmp	r3, #116	; 0x74
   13f60:	beq	140a4 <ftello64@plt+0x2a64>
   13f64:	bhi	13fa8 <ftello64@plt+0x2968>
   13f68:	cmp	r3, #110	; 0x6e
   13f6c:	beq	14094 <ftello64@plt+0x2a54>
   13f70:	cmp	r3, #114	; 0x72
   13f74:	bne	14050 <ftello64@plt+0x2a10>
   13f78:	add	r5, r5, #2
   13f7c:	strb	r8, [r4], #1
   13f80:	ldrb	r3, [r5]
   13f84:	b	13ea4 <ftello64@plt+0x2864>
   13f88:	cmp	r3, #98	; 0x62
   13f8c:	beq	14084 <ftello64@plt+0x2a44>
   13f90:	cmp	r3, #99	; 0x63
   13f94:	bne	14050 <ftello64@plt+0x2a10>
   13f98:	ldrb	r3, [r2, #1]!
   13f9c:	cmp	r3, #0
   13fa0:	bne	13f98 <ftello64@plt+0x2958>
   13fa4:	b	13ecc <ftello64@plt+0x288c>
   13fa8:	cmp	r3, #118	; 0x76
   13fac:	beq	14070 <ftello64@plt+0x2a30>
   13fb0:	cmp	r3, #120	; 0x78
   13fb4:	bne	14050 <ftello64@plt+0x2a10>
   13fb8:	bl	114a8 <__ctype_b_loc@plt>
   13fbc:	ldr	r3, [r0]
   13fc0:	mov	ip, #0
   13fc4:	add	lr, r5, #2
   13fc8:	str	ip, [sp, #4]
   13fcc:	str	r4, [sp, #12]
   13fd0:	mov	r7, r3
   13fd4:	ldrb	r3, [lr]
   13fd8:	mov	r5, lr
   13fdc:	add	lr, lr, #1
   13fe0:	ldr	r2, [sp, #4]
   13fe4:	lsl	r1, r3, #1
   13fe8:	sub	r0, r3, #97	; 0x61
   13fec:	ldrh	r1, [r7, r1]
   13ff0:	lsl	r4, r2, #4
   13ff4:	sub	r2, r3, #65	; 0x41
   13ff8:	str	r2, [sp, #8]
   13ffc:	sub	r2, r3, #87	; 0x57
   14000:	tst	r1, #4096	; 0x1000
   14004:	beq	140dc <ftello64@plt+0x2a9c>
   14008:	cmp	r0, #5
   1400c:	bhi	1403c <ftello64@plt+0x29fc>
   14010:	add	ip, ip, #1
   14014:	add	r3, r4, r2
   14018:	cmp	ip, #3
   1401c:	mov	r5, lr
   14020:	str	r3, [sp, #4]
   14024:	bne	13fd4 <ftello64@plt+0x2994>
   14028:	ldr	r4, [sp, #12]
   1402c:	ldr	r3, [sp, #4]
   14030:	strb	r3, [r4], #1
   14034:	ldrb	r3, [r5]
   14038:	b	13ea4 <ftello64@plt+0x2864>
   1403c:	ldr	r1, [sp, #8]
   14040:	sub	r2, r3, #48	; 0x30
   14044:	cmp	r1, #5
   14048:	subls	r2, r3, #55	; 0x37
   1404c:	b	14010 <ftello64@plt+0x29d0>
   14050:	mov	r3, r4
   14054:	add	r5, r5, #2
   14058:	strb	r6, [r3], #2
   1405c:	ldrb	r2, [r5, #-1]
   14060:	strb	r2, [r4, #1]
   14064:	mov	r4, r3
   14068:	ldrb	r3, [r5]
   1406c:	b	13ea4 <ftello64@plt+0x2864>
   14070:	mov	r3, #11
   14074:	add	r5, r5, #2
   14078:	strb	r3, [r4], #1
   1407c:	ldrb	r3, [r5]
   14080:	b	13ea4 <ftello64@plt+0x2864>
   14084:	add	r5, r5, #2
   14088:	strb	fp, [r4], #1
   1408c:	ldrb	r3, [r5]
   14090:	b	13ea4 <ftello64@plt+0x2864>
   14094:	add	r5, r5, #2
   14098:	strb	r9, [r4], #1
   1409c:	ldrb	r3, [r5]
   140a0:	b	13ea4 <ftello64@plt+0x2864>
   140a4:	mov	r3, #9
   140a8:	add	r5, r5, #2
   140ac:	strb	r3, [r4], #1
   140b0:	ldrb	r3, [r5]
   140b4:	b	13ea4 <ftello64@plt+0x2864>
   140b8:	add	r5, r5, #2
   140bc:	strb	sl, [r4], #1
   140c0:	ldrb	r3, [r5]
   140c4:	b	13ea4 <ftello64@plt+0x2864>
   140c8:	mov	r3, #12
   140cc:	add	r5, r5, #2
   140d0:	strb	r3, [r4], #1
   140d4:	ldrb	r3, [r5]
   140d8:	b	13ea4 <ftello64@plt+0x2864>
   140dc:	cmp	ip, #0
   140e0:	ldr	r4, [sp, #12]
   140e4:	bne	1402c <ftello64@plt+0x29ec>
   140e8:	mov	r3, r4
   140ec:	mov	r2, #120	; 0x78
   140f0:	strb	r6, [r3], #2
   140f4:	strb	r2, [r4, #1]
   140f8:	mov	r4, r3
   140fc:	ldrb	r3, [r5]
   14100:	b	13ea4 <ftello64@plt+0x2864>
   14104:	movw	r3, #49656	; 0xc1f8
   14108:	movt	r3, #3
   1410c:	strd	r4, [sp, #-20]!	; 0xffffffec
   14110:	ldrb	ip, [r3], #4
   14114:	mov	r4, r0
   14118:	mov	r5, #0
   1411c:	strd	r6, [sp, #8]
   14120:	add	r1, r0, #36	; 0x24
   14124:	ldr	r6, [r4], #4
   14128:	str	lr, [sp, #16]
   1412c:	sub	sp, sp, #12
   14130:	str	r5, [r0, #4]
   14134:	cmp	ip, r5
   14138:	str	r5, [r0, #8]
   1413c:	moveq	r3, r5
   14140:	str	r1, [r0, #20]
   14144:	str	r3, [r0, #24]
   14148:	mov	r0, r6
   1414c:	bl	114cc <strlen@plt>
   14150:	mov	r1, r0
   14154:	mov	r2, r4
   14158:	mov	r0, r6
   1415c:	bl	257e8 <ftello64@plt+0x141a8>
   14160:	subs	r7, r0, #0
   14164:	bne	14184 <ftello64@plt+0x2b44>
   14168:	mov	r0, r4
   1416c:	add	sp, sp, #12
   14170:	ldrd	r4, [sp]
   14174:	ldrd	r6, [sp, #8]
   14178:	ldr	lr, [sp, #16]
   1417c:	add	sp, sp, #20
   14180:	b	25884 <ftello64@plt+0x14244>
   14184:	mov	r2, #5
   14188:	movw	r1, #43376	; 0xa970
   1418c:	movt	r1, #2
   14190:	mov	r0, r5
   14194:	bl	1137c <dcgettext@plt>
   14198:	mov	r4, r0
   1419c:	mov	r0, r6
   141a0:	bl	181cc <ftello64@plt+0x6b8c>
   141a4:	mov	r2, r4
   141a8:	mov	r3, r7
   141ac:	str	r0, [sp]
   141b0:	mov	r1, r5
   141b4:	mov	r0, #1
   141b8:	bl	11424 <error@plt>
   141bc:	strd	r4, [sp, #-16]!
   141c0:	subs	r4, r0, #0
   141c4:	str	r6, [sp, #8]
   141c8:	str	lr, [sp, #12]
   141cc:	ble	14204 <ftello64@plt+0x2bc4>
   141d0:	movw	r5, #49644	; 0xc1ec
   141d4:	movt	r5, #3
   141d8:	mov	r6, #32
   141dc:	ldr	r0, [r5]
   141e0:	ldr	r3, [r0, #20]
   141e4:	ldr	r2, [r0, #24]
   141e8:	add	r1, r3, #1
   141ec:	cmp	r3, r2
   141f0:	strcc	r1, [r0, #20]
   141f4:	strbcc	r6, [r3]
   141f8:	bcs	14214 <ftello64@plt+0x2bd4>
   141fc:	subs	r4, r4, #1
   14200:	bne	141dc <ftello64@plt+0x2b9c>
   14204:	ldrd	r4, [sp]
   14208:	ldr	r6, [sp, #8]
   1420c:	add	sp, sp, #12
   14210:	pop	{pc}		; (ldr pc, [sp], #4)
   14214:	mov	r1, #32
   14218:	bl	1158c <__overflow@plt>
   1421c:	b	141fc <ftello64@plt+0x2bbc>
   14220:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14224:	strd	r6, [sp, #8]
   14228:	strd	r8, [sp, #16]
   1422c:	str	lr, [sp, #24]
   14230:	sub	sp, sp, #20
   14234:	add	r3, sp, #16
   14238:	stmdb	r3, {r0, r1}
   1423c:	ldrd	r4, [sp, #8]
   14240:	cmp	r5, r4
   14244:	bls	14318 <ftello64@plt+0x2cd8>
   14248:	movw	r7, #49656	; 0xc1f8
   1424c:	movt	r7, #3
   14250:	movw	r6, #49644	; 0xc1ec
   14254:	movt	r6, #3
   14258:	movw	r9, #43404	; 0xa98c
   1425c:	movt	r9, #2
   14260:	movw	r8, #43396	; 0xa984
   14264:	movt	r8, #2
   14268:	sub	r4, r4, #1
   1426c:	sub	r5, r5, #1
   14270:	b	142d4 <ftello64@plt+0x2c94>
   14274:	cmp	r2, #92	; 0x5c
   14278:	beq	143cc <ftello64@plt+0x2d8c>
   1427c:	bhi	14374 <ftello64@plt+0x2d34>
   14280:	cmp	r2, #34	; 0x22
   14284:	bne	14330 <ftello64@plt+0x2cf0>
   14288:	ldr	r0, [r6]
   1428c:	ldr	r3, [r0, #20]
   14290:	ldr	r1, [r0, #24]
   14294:	cmp	r3, r1
   14298:	addcc	r1, r3, #1
   1429c:	strcc	r1, [r0, #20]
   142a0:	strbcc	r2, [r3]
   142a4:	bcs	143e4 <ftello64@plt+0x2da4>
   142a8:	ldr	r0, [r6]
   142ac:	ldr	r3, [r0, #20]
   142b0:	ldr	r2, [r0, #24]
   142b4:	cmp	r3, r2
   142b8:	addcc	r1, r3, #1
   142bc:	movcc	r2, #34	; 0x22
   142c0:	strcc	r1, [r0, #20]
   142c4:	strbcc	r2, [r3]
   142c8:	bcs	143f0 <ftello64@plt+0x2db0>
   142cc:	cmp	r5, r4
   142d0:	beq	14318 <ftello64@plt+0x2cd8>
   142d4:	ldrb	r2, [r4, #1]!
   142d8:	add	r3, r7, r2
   142dc:	ldrb	r3, [r3, #260]	; 0x104
   142e0:	cmp	r3, #0
   142e4:	bne	14274 <ftello64@plt+0x2c34>
   142e8:	ldr	r0, [r6]
   142ec:	ldr	r3, [r0, #20]
   142f0:	ldr	r1, [r0, #24]
   142f4:	cmp	r3, r1
   142f8:	addcc	r1, r3, #1
   142fc:	strcc	r1, [r0, #20]
   14300:	strbcc	r2, [r3]
   14304:	bcc	142cc <ftello64@plt+0x2c8c>
   14308:	mov	r1, r2
   1430c:	bl	1158c <__overflow@plt>
   14310:	cmp	r5, r4
   14314:	bne	142d4 <ftello64@plt+0x2c94>
   14318:	add	sp, sp, #20
   1431c:	ldrd	r4, [sp]
   14320:	ldrd	r6, [sp, #8]
   14324:	ldrd	r8, [sp, #16]
   14328:	add	sp, sp, #24
   1432c:	pop	{pc}		; (ldr pc, [sp], #4)
   14330:	bcc	1438c <ftello64@plt+0x2d4c>
   14334:	cmp	r2, #38	; 0x26
   14338:	bhi	1438c <ftello64@plt+0x2d4c>
   1433c:	ldr	r0, [r6]
   14340:	ldr	r3, [r0, #20]
   14344:	ldr	r1, [r0, #24]
   14348:	cmp	r3, r1
   1434c:	addcc	ip, r3, #1
   14350:	movcc	r1, #92	; 0x5c
   14354:	strcc	ip, [r0, #20]
   14358:	strbcc	r1, [r3]
   1435c:	bcc	142e8 <ftello64@plt+0x2ca8>
   14360:	mov	r1, #92	; 0x5c
   14364:	str	r2, [sp, #4]
   14368:	bl	1158c <__overflow@plt>
   1436c:	ldr	r2, [sp, #4]
   14370:	b	142e8 <ftello64@plt+0x2ca8>
   14374:	cmp	r2, #123	; 0x7b
   14378:	beq	143bc <ftello64@plt+0x2d7c>
   1437c:	cmp	r2, #125	; 0x7d
   14380:	beq	143bc <ftello64@plt+0x2d7c>
   14384:	cmp	r2, #95	; 0x5f
   14388:	beq	1433c <ftello64@plt+0x2cfc>
   1438c:	ldr	r0, [r6]
   14390:	ldr	r3, [r0, #20]
   14394:	ldr	r2, [r0, #24]
   14398:	cmp	r3, r2
   1439c:	addcc	r1, r3, #1
   143a0:	movcc	r2, #32
   143a4:	strcc	r1, [r0, #20]
   143a8:	strbcc	r2, [r3]
   143ac:	bcc	142cc <ftello64@plt+0x2c8c>
   143b0:	mov	r1, #32
   143b4:	bl	1158c <__overflow@plt>
   143b8:	b	142cc <ftello64@plt+0x2c8c>
   143bc:	mov	r1, r8
   143c0:	mov	r0, #1
   143c4:	bl	11538 <__printf_chk@plt>
   143c8:	b	142cc <ftello64@plt+0x2c8c>
   143cc:	mov	r2, #12
   143d0:	mov	r1, #1
   143d4:	ldr	r3, [r6]
   143d8:	mov	r0, r9
   143dc:	bl	1134c <fwrite_unlocked@plt>
   143e0:	b	142cc <ftello64@plt+0x2c8c>
   143e4:	mov	r1, r2
   143e8:	bl	1158c <__overflow@plt>
   143ec:	b	142a8 <ftello64@plt+0x2c68>
   143f0:	mov	r1, #34	; 0x22
   143f4:	bl	1158c <__overflow@plt>
   143f8:	b	142cc <ftello64@plt+0x2c8c>
   143fc:	strd	r4, [sp, #-16]!
   14400:	mov	r5, r0
   14404:	mov	r4, r1
   14408:	str	r6, [sp, #8]
   1440c:	str	lr, [sp, #12]
   14410:	bl	13d2c <ftello64@plt+0x26ec>
   14414:	cmp	r0, #0
   14418:	bne	14434 <ftello64@plt+0x2df4>
   1441c:	ldr	r3, [r4]
   14420:	ldr	r2, [r5]
   14424:	cmp	r2, r3
   14428:	bcc	14444 <ftello64@plt+0x2e04>
   1442c:	movhi	r0, #1
   14430:	movls	r0, #0
   14434:	ldrd	r4, [sp]
   14438:	ldr	r6, [sp, #8]
   1443c:	add	sp, sp, #12
   14440:	pop	{pc}		; (ldr pc, [sp], #4)
   14444:	mvn	r0, #0
   14448:	b	14434 <ftello64@plt+0x2df4>
   1444c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14450:	strd	r6, [sp, #8]
   14454:	subs	r6, r2, #1
   14458:	str	r8, [sp, #16]
   1445c:	str	lr, [sp, #20]
   14460:	bmi	144a0 <ftello64@plt+0x2e60>
   14464:	mov	r8, r1
   14468:	mov	r7, r0
   1446c:	mov	r5, #0
   14470:	add	r4, r5, r6
   14474:	mov	r0, r7
   14478:	asr	r4, r4, #1
   1447c:	add	r1, r8, r4, lsl #3
   14480:	bl	13d2c <ftello64@plt+0x26ec>
   14484:	cmp	r0, #0
   14488:	sublt	r6, r4, #1
   1448c:	blt	14498 <ftello64@plt+0x2e58>
   14490:	add	r5, r4, #1
   14494:	beq	144b8 <ftello64@plt+0x2e78>
   14498:	cmp	r5, r6
   1449c:	ble	14470 <ftello64@plt+0x2e30>
   144a0:	mov	r0, #0
   144a4:	ldrd	r4, [sp]
   144a8:	ldrd	r6, [sp, #8]
   144ac:	ldr	r8, [sp, #16]
   144b0:	add	sp, sp, #20
   144b4:	pop	{pc}		; (ldr pc, [sp], #4)
   144b8:	mov	r0, #1
   144bc:	b	144a4 <ftello64@plt+0x2e64>
   144c0:	strd	r4, [sp, #-16]!
   144c4:	subs	r5, r0, #0
   144c8:	mov	r4, r1
   144cc:	str	r6, [sp, #8]
   144d0:	mov	r6, r2
   144d4:	str	lr, [sp, #12]
   144d8:	sub	sp, sp, #8
   144dc:	beq	144ec <ftello64@plt+0x2eac>
   144e0:	ldrb	r3, [r5]
   144e4:	cmp	r3, #0
   144e8:	bne	1453c <ftello64@plt+0x2efc>
   144ec:	movw	r5, #49640	; 0xc1e8
   144f0:	movt	r5, #3
   144f4:	add	r2, sp, #4
   144f8:	mov	r1, #0
   144fc:	ldr	r0, [r5]
   14500:	bl	181e4 <ftello64@plt+0x6ba4>
   14504:	cmp	r0, #0
   14508:	str	r0, [r4]
   1450c:	beq	1459c <ftello64@plt+0x2f5c>
   14510:	ldr	r0, [r5]
   14514:	bl	115c8 <clearerr_unlocked@plt>
   14518:	ldr	r0, [r4]
   1451c:	ldr	r3, [sp, #4]
   14520:	add	r0, r0, r3
   14524:	str	r0, [r6]
   14528:	add	sp, sp, #8
   1452c:	ldrd	r4, [sp]
   14530:	ldr	r6, [sp, #8]
   14534:	add	sp, sp, #12
   14538:	pop	{pc}		; (ldr pc, [sp], #4)
   1453c:	movw	r1, #43420	; 0xa99c
   14540:	movt	r1, #2
   14544:	bl	112b0 <strcmp@plt>
   14548:	cmp	r0, #0
   1454c:	beq	144ec <ftello64@plt+0x2eac>
   14550:	add	r2, sp, #4
   14554:	mov	r1, #0
   14558:	mov	r0, r5
   1455c:	bl	18498 <ftello64@plt+0x6e58>
   14560:	cmp	r0, #0
   14564:	str	r0, [r4]
   14568:	bne	1451c <ftello64@plt+0x2edc>
   1456c:	bl	114e4 <__errno_location@plt>
   14570:	ldr	r4, [r0]
   14574:	mov	r2, r5
   14578:	mov	r1, #3
   1457c:	mov	r0, #0
   14580:	bl	17ff4 <ftello64@plt+0x69b4>
   14584:	mov	r3, r0
   14588:	movw	r2, #45444	; 0xb184
   1458c:	movt	r2, #2
   14590:	mov	r1, r4
   14594:	mov	r0, #1
   14598:	bl	11424 <error@plt>
   1459c:	bl	114e4 <__errno_location@plt>
   145a0:	movw	r5, #43420	; 0xa99c
   145a4:	movt	r5, #2
   145a8:	ldr	r4, [r0]
   145ac:	b	14574 <ftello64@plt+0x2f34>
   145b0:	strd	r4, [sp, #-20]!	; 0xffffffec
   145b4:	strd	r6, [sp, #8]
   145b8:	mov	r6, r1
   145bc:	str	lr, [sp, #16]
   145c0:	sub	sp, sp, #12
   145c4:	add	r7, r6, #4
   145c8:	mov	r1, sp
   145cc:	add	r2, sp, #4
   145d0:	bl	144c0 <ftello64@plt+0x2e80>
   145d4:	ldm	sp, {r5, ip}
   145d8:	mov	r3, #0
   145dc:	mov	r1, r3
   145e0:	mov	r0, r3
   145e4:	str	r3, [r6]
   145e8:	str	r3, [r6, #4]
   145ec:	str	r3, [r6, #8]
   145f0:	cmp	r5, ip
   145f4:	bcs	1465c <ftello64@plt+0x301c>
   145f8:	mov	r3, r5
   145fc:	mov	r4, r3
   14600:	ldrb	r2, [r3], #1
   14604:	cmp	r2, #10
   14608:	beq	14680 <ftello64@plt+0x3040>
   1460c:	cmp	ip, r3
   14610:	mov	r4, r3
   14614:	bne	145fc <ftello64@plt+0x2fbc>
   14618:	cmp	r5, ip
   1461c:	movcs	r5, ip
   14620:	bcs	145f0 <ftello64@plt+0x2fb0>
   14624:	ldr	r3, [r6, #4]
   14628:	cmp	r1, r3
   1462c:	beq	14694 <ftello64@plt+0x3054>
   14630:	add	r3, r0, r1, lsl #3
   14634:	sub	r2, r4, r5
   14638:	str	r5, [r0, r1, lsl #3]
   1463c:	add	r1, r1, #1
   14640:	str	r2, [r3, #4]
   14644:	str	r1, [r6, #8]
   14648:	cmp	r4, ip
   1464c:	addcc	r5, r4, #1
   14650:	movcs	r5, r4
   14654:	cmp	r5, ip
   14658:	bcc	145f8 <ftello64@plt+0x2fb8>
   1465c:	mov	r2, #8
   14660:	movw	r3, #15660	; 0x3d2c
   14664:	movt	r3, #1
   14668:	bl	115ec <qsort@plt>
   1466c:	add	sp, sp, #12
   14670:	ldrd	r4, [sp]
   14674:	ldrd	r6, [sp, #8]
   14678:	add	sp, sp, #16
   1467c:	pop	{pc}		; (ldr pc, [sp], #4)
   14680:	cmp	r5, r4
   14684:	bcs	14648 <ftello64@plt+0x3008>
   14688:	ldr	r3, [r6, #4]
   1468c:	cmp	r1, r3
   14690:	bne	14630 <ftello64@plt+0x2ff0>
   14694:	mov	r1, r7
   14698:	mov	r2, #8
   1469c:	bl	26f7c <ftello64@plt+0x1593c>
   146a0:	str	r0, [r6]
   146a4:	ldr	ip, [sp, #4]
   146a8:	ldr	r1, [r6, #8]
   146ac:	b	14630 <ftello64@plt+0x2ff0>
   146b0:	subs	r6, r0, #0
   146b4:	str	r7, [sp, #-8]!
   146b8:	str	lr, [sp, #4]
   146bc:	sub	sp, sp, #56	; 0x38
   146c0:	beq	14708 <ftello64@plt+0x30c8>
   146c4:	movw	r3, #49632	; 0xc1e0
   146c8:	movt	r3, #3
   146cc:	ldr	r4, [r3]
   146d0:	mov	r2, #5
   146d4:	movw	r1, #43428	; 0xa9a4
   146d8:	movt	r1, #2
   146dc:	mov	r0, #0
   146e0:	bl	1137c <dcgettext@plt>
   146e4:	movw	r3, #51208	; 0xc808
   146e8:	movt	r3, #3
   146ec:	mov	r2, r0
   146f0:	mov	r1, #1
   146f4:	ldr	r3, [r3]
   146f8:	mov	r0, r4
   146fc:	bl	11550 <__fprintf_chk@plt>
   14700:	mov	r0, r6
   14704:	bl	114b4 <exit@plt>
   14708:	mov	r2, #5
   1470c:	movw	r1, #43468	; 0xa9cc
   14710:	movt	r1, #2
   14714:	movw	r7, #49644	; 0xc1ec
   14718:	movt	r7, #3
   1471c:	bl	1137c <dcgettext@plt>
   14720:	movw	r3, #51208	; 0xc808
   14724:	movt	r3, #3
   14728:	ldr	r3, [r3]
   1472c:	mov	r1, r0
   14730:	mov	r0, #1
   14734:	mov	r2, r3
   14738:	bl	11538 <__printf_chk@plt>
   1473c:	mov	r2, #5
   14740:	movw	r1, #43560	; 0xaa28
   14744:	movt	r1, #2
   14748:	mov	r0, r6
   1474c:	bl	1137c <dcgettext@plt>
   14750:	ldr	r1, [r7]
   14754:	bl	11268 <fputs_unlocked@plt>
   14758:	mov	r2, #5
   1475c:	movw	r1, #43640	; 0xaa78
   14760:	movt	r1, #2
   14764:	mov	r0, r6
   14768:	bl	1137c <dcgettext@plt>
   1476c:	ldr	r1, [r7]
   14770:	bl	11268 <fputs_unlocked@plt>
   14774:	mov	r2, #5
   14778:	movw	r1, #43696	; 0xaab0
   1477c:	movt	r1, #2
   14780:	mov	r0, r6
   14784:	bl	1137c <dcgettext@plt>
   14788:	ldr	r1, [r7]
   1478c:	bl	11268 <fputs_unlocked@plt>
   14790:	mov	r2, #5
   14794:	movw	r1, #43772	; 0xaafc
   14798:	movt	r1, #2
   1479c:	mov	r0, r6
   147a0:	bl	1137c <dcgettext@plt>
   147a4:	ldr	r1, [r7]
   147a8:	bl	11268 <fputs_unlocked@plt>
   147ac:	mov	r2, #5
   147b0:	movw	r1, #43916	; 0xab8c
   147b4:	movt	r1, #2
   147b8:	mov	r0, r6
   147bc:	bl	1137c <dcgettext@plt>
   147c0:	ldr	r1, [r7]
   147c4:	bl	11268 <fputs_unlocked@plt>
   147c8:	mov	r2, #5
   147cc:	movw	r1, #44044	; 0xac0c
   147d0:	movt	r1, #2
   147d4:	mov	r0, r6
   147d8:	bl	1137c <dcgettext@plt>
   147dc:	ldr	r1, [r7]
   147e0:	bl	11268 <fputs_unlocked@plt>
   147e4:	mov	r2, #5
   147e8:	movw	r1, #44396	; 0xad6c
   147ec:	movt	r1, #2
   147f0:	mov	r0, r6
   147f4:	bl	1137c <dcgettext@plt>
   147f8:	ldr	r1, [r7]
   147fc:	bl	11268 <fputs_unlocked@plt>
   14800:	mov	r2, #5
   14804:	movw	r1, #44816	; 0xaf10
   14808:	movt	r1, #2
   1480c:	mov	r0, r6
   14810:	bl	1137c <dcgettext@plt>
   14814:	ldr	r1, [r7]
   14818:	bl	11268 <fputs_unlocked@plt>
   1481c:	mov	r2, #5
   14820:	movw	r1, #45024	; 0xafe0
   14824:	movt	r1, #2
   14828:	mov	r0, r6
   1482c:	bl	1137c <dcgettext@plt>
   14830:	ldr	r1, [r7]
   14834:	bl	11268 <fputs_unlocked@plt>
   14838:	mov	r2, #5
   1483c:	movw	r1, #45072	; 0xb010
   14840:	movt	r1, #2
   14844:	mov	r0, r6
   14848:	bl	1137c <dcgettext@plt>
   1484c:	ldr	r1, [r7]
   14850:	bl	11268 <fputs_unlocked@plt>
   14854:	movw	lr, #42960	; 0xa7d0
   14858:	movt	lr, #2
   1485c:	ldr	ip, [lr]
   14860:	ldr	r4, [lr, #4]
   14864:	ldrd	r8, [lr, #8]
   14868:	subs	r1, ip, #0
   1486c:	str	ip, [sp]
   14870:	ldrd	r2, [lr, #16]
   14874:	str	r4, [sp, #4]
   14878:	ldrd	r4, [lr, #24]
   1487c:	strd	r8, [sp, #8]
   14880:	ldrd	r8, [lr, #32]
   14884:	strd	r2, [sp, #16]
   14888:	ldrd	r2, [lr, #40]	; 0x28
   1488c:	strd	r4, [sp, #24]
   14890:	ldrd	r4, [lr, #48]	; 0x30
   14894:	strd	r8, [sp, #32]
   14898:	strd	r2, [sp, #40]	; 0x28
   1489c:	strd	r4, [sp, #48]	; 0x30
   148a0:	movwne	r5, #43424	; 0xa9a0
   148a4:	mov	r4, sp
   148a8:	movtne	r5, #2
   148ac:	bne	149a4 <ftello64@plt+0x3364>
   148b0:	ldr	r4, [r4, #4]
   148b4:	movw	r1, #45128	; 0xb048
   148b8:	movt	r1, #2
   148bc:	mov	r2, #5
   148c0:	cmp	r4, #0
   148c4:	beq	149b8 <ftello64@plt+0x3378>
   148c8:	mov	r0, #0
   148cc:	bl	1137c <dcgettext@plt>
   148d0:	mov	r1, r0
   148d4:	movw	r3, #45152	; 0xb060
   148d8:	movt	r3, #2
   148dc:	movw	r2, #45192	; 0xb088
   148e0:	movt	r2, #2
   148e4:	mov	r0, #1
   148e8:	bl	11538 <__printf_chk@plt>
   148ec:	mov	r1, #0
   148f0:	mov	r0, #5
   148f4:	bl	11598 <setlocale@plt>
   148f8:	cmp	r0, #0
   148fc:	movweq	r5, #43424	; 0xa9a0
   14900:	movteq	r5, #2
   14904:	beq	14928 <ftello64@plt+0x32e8>
   14908:	movw	r1, #45208	; 0xb098
   1490c:	movt	r1, #2
   14910:	mov	r2, #3
   14914:	movw	r5, #43424	; 0xa9a0
   14918:	movt	r5, #2
   1491c:	bl	11610 <strncmp@plt>
   14920:	cmp	r0, #0
   14924:	bne	14a70 <ftello64@plt+0x3430>
   14928:	mov	r2, #5
   1492c:	movw	r1, #45284	; 0xb0e4
   14930:	movt	r1, #2
   14934:	mov	r0, #0
   14938:	bl	1137c <dcgettext@plt>
   1493c:	mov	r1, r0
   14940:	movw	r3, #43424	; 0xa9a0
   14944:	movt	r3, #2
   14948:	movw	r2, #45152	; 0xb060
   1494c:	movt	r2, #2
   14950:	mov	r0, #1
   14954:	bl	11538 <__printf_chk@plt>
   14958:	mov	r2, #5
   1495c:	movw	r1, #45312	; 0xb100
   14960:	movt	r1, #2
   14964:	mov	r0, #0
   14968:	bl	1137c <dcgettext@plt>
   1496c:	movw	r2, #45684	; 0xb274
   14970:	movt	r2, #2
   14974:	cmp	r4, r5
   14978:	movw	r3, #43912	; 0xab88
   1497c:	movt	r3, #2
   14980:	mov	r1, r0
   14984:	moveq	r3, r2
   14988:	mov	r2, r4
   1498c:	mov	r0, #1
   14990:	bl	11538 <__printf_chk@plt>
   14994:	b	14700 <ftello64@plt+0x30c0>
   14998:	ldr	r1, [r4, #8]!
   1499c:	cmp	r1, #0
   149a0:	beq	148b0 <ftello64@plt+0x3270>
   149a4:	mov	r0, r5
   149a8:	bl	112b0 <strcmp@plt>
   149ac:	cmp	r0, #0
   149b0:	bne	14998 <ftello64@plt+0x3358>
   149b4:	b	148b0 <ftello64@plt+0x3270>
   149b8:	mov	r0, r4
   149bc:	bl	1137c <dcgettext@plt>
   149c0:	mov	r1, r0
   149c4:	movw	r3, #45152	; 0xb060
   149c8:	movt	r3, #2
   149cc:	movw	r2, #45192	; 0xb088
   149d0:	movt	r2, #2
   149d4:	mov	r0, #1
   149d8:	bl	11538 <__printf_chk@plt>
   149dc:	mov	r1, r4
   149e0:	mov	r0, #5
   149e4:	bl	11598 <setlocale@plt>
   149e8:	cmp	r0, #0
   149ec:	beq	14a08 <ftello64@plt+0x33c8>
   149f0:	movw	r1, #45208	; 0xb098
   149f4:	movt	r1, #2
   149f8:	mov	r2, #3
   149fc:	bl	11610 <strncmp@plt>
   14a00:	cmp	r0, #0
   14a04:	bne	14a64 <ftello64@plt+0x3424>
   14a08:	mov	r2, #5
   14a0c:	movw	r1, #45284	; 0xb0e4
   14a10:	movt	r1, #2
   14a14:	mov	r0, #0
   14a18:	bl	1137c <dcgettext@plt>
   14a1c:	mov	r1, r0
   14a20:	movw	r3, #43424	; 0xa9a0
   14a24:	movt	r3, #2
   14a28:	movw	r2, #45152	; 0xb060
   14a2c:	movt	r2, #2
   14a30:	mov	r0, #1
   14a34:	bl	11538 <__printf_chk@plt>
   14a38:	movw	r1, #45312	; 0xb100
   14a3c:	movt	r1, #2
   14a40:	mov	r2, #5
   14a44:	mov	r0, #0
   14a48:	bl	1137c <dcgettext@plt>
   14a4c:	movw	r4, #43424	; 0xa9a0
   14a50:	movt	r4, #2
   14a54:	movw	r3, #45684	; 0xb274
   14a58:	movt	r3, #2
   14a5c:	mov	r1, r0
   14a60:	b	14988 <ftello64@plt+0x3348>
   14a64:	movw	r5, #43424	; 0xa9a0
   14a68:	movt	r5, #2
   14a6c:	mov	r4, r5
   14a70:	mov	r2, #5
   14a74:	movw	r1, #45212	; 0xb09c
   14a78:	movt	r1, #2
   14a7c:	mov	r0, #0
   14a80:	bl	1137c <dcgettext@plt>
   14a84:	ldr	r1, [r7]
   14a88:	bl	11268 <fputs_unlocked@plt>
   14a8c:	b	14928 <ftello64@plt+0x32e8>
   14a90:	mov	r0, #1
   14a94:	b	146b0 <ftello64@plt+0x3070>
   14a98:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14a9c:	mov	r5, r1
   14aa0:	mov	r4, r2
   14aa4:	strd	r6, [sp, #8]
   14aa8:	mov	r7, r3
   14aac:	strd	r8, [sp, #16]
   14ab0:	strd	sl, [sp, #24]
   14ab4:	mov	sl, r0
   14ab8:	str	lr, [sp, #32]
   14abc:	sub	sp, sp, #12
   14ac0:	str	r2, [sp]
   14ac4:	bl	114cc <strlen@plt>
   14ac8:	ldr	fp, [r5]
   14acc:	cmp	fp, #0
   14ad0:	beq	14ba0 <ftello64@plt+0x3560>
   14ad4:	mov	r6, #0
   14ad8:	mov	r8, r0
   14adc:	mvn	r9, #0
   14ae0:	str	r6, [sp, #4]
   14ae4:	b	14b10 <ftello64@plt+0x34d0>
   14ae8:	bl	11358 <memcmp@plt>
   14aec:	ldr	r3, [sp, #4]
   14af0:	cmp	r0, #0
   14af4:	movne	r3, #1
   14af8:	str	r3, [sp, #4]
   14afc:	ldr	fp, [r5, #4]!
   14b00:	add	r6, r6, #1
   14b04:	add	r4, r4, r7
   14b08:	cmp	fp, #0
   14b0c:	beq	14b6c <ftello64@plt+0x352c>
   14b10:	mov	r2, r8
   14b14:	mov	r1, sl
   14b18:	mov	r0, fp
   14b1c:	bl	11610 <strncmp@plt>
   14b20:	cmp	r0, #0
   14b24:	mov	r0, fp
   14b28:	bne	14afc <ftello64@plt+0x34bc>
   14b2c:	bl	114cc <strlen@plt>
   14b30:	ldr	r3, [sp]
   14b34:	cmp	r0, r8
   14b38:	mov	r2, r7
   14b3c:	mov	r1, r4
   14b40:	mla	r0, r7, r9, r3
   14b44:	beq	14b98 <ftello64@plt+0x3558>
   14b48:	cmn	r9, #1
   14b4c:	moveq	r9, r6
   14b50:	beq	14afc <ftello64@plt+0x34bc>
   14b54:	ldr	r3, [sp]
   14b58:	cmp	r3, #0
   14b5c:	bne	14ae8 <ftello64@plt+0x34a8>
   14b60:	mov	r3, #1
   14b64:	str	r3, [sp, #4]
   14b68:	b	14afc <ftello64@plt+0x34bc>
   14b6c:	ldr	r3, [sp, #4]
   14b70:	cmp	r3, #0
   14b74:	mvnne	r9, #1
   14b78:	mov	r0, r9
   14b7c:	add	sp, sp, #12
   14b80:	ldrd	r4, [sp]
   14b84:	ldrd	r6, [sp, #8]
   14b88:	ldrd	r8, [sp, #16]
   14b8c:	ldrd	sl, [sp, #24]
   14b90:	add	sp, sp, #32
   14b94:	pop	{pc}		; (ldr pc, [sp], #4)
   14b98:	mov	r9, r6
   14b9c:	b	14b78 <ftello64@plt+0x3538>
   14ba0:	mvn	r9, #0
   14ba4:	b	14b78 <ftello64@plt+0x3538>
   14ba8:	strd	r4, [sp, #-16]!
   14bac:	str	r6, [sp, #8]
   14bb0:	mov	r6, r0
   14bb4:	ldr	r0, [r1]
   14bb8:	str	lr, [sp, #12]
   14bbc:	cmp	r0, #0
   14bc0:	beq	14c04 <ftello64@plt+0x35c4>
   14bc4:	mov	r4, r1
   14bc8:	mov	r5, #0
   14bcc:	b	14be0 <ftello64@plt+0x35a0>
   14bd0:	ldr	r0, [r4, #4]!
   14bd4:	add	r5, r5, #1
   14bd8:	cmp	r0, #0
   14bdc:	beq	14c04 <ftello64@plt+0x35c4>
   14be0:	mov	r1, r6
   14be4:	bl	112b0 <strcmp@plt>
   14be8:	cmp	r0, #0
   14bec:	bne	14bd0 <ftello64@plt+0x3590>
   14bf0:	mov	r0, r5
   14bf4:	ldrd	r4, [sp]
   14bf8:	ldr	r6, [sp, #8]
   14bfc:	add	sp, sp, #12
   14c00:	pop	{pc}		; (ldr pc, [sp], #4)
   14c04:	ldrd	r4, [sp]
   14c08:	mvn	r0, #0
   14c0c:	ldr	r6, [sp, #8]
   14c10:	add	sp, sp, #12
   14c14:	pop	{pc}		; (ldr pc, [sp], #4)
   14c18:	cmn	r2, #1
   14c1c:	strd	r4, [sp, #-16]!
   14c20:	mov	r5, r1
   14c24:	movweq	r1, #46040	; 0xb3d8
   14c28:	movwne	r1, #46068	; 0xb3f4
   14c2c:	str	r6, [sp, #8]
   14c30:	movteq	r1, #2
   14c34:	movtne	r1, #2
   14c38:	str	lr, [sp, #12]
   14c3c:	mov	r6, r0
   14c40:	sub	sp, sp, #8
   14c44:	mov	r2, #5
   14c48:	mov	r0, #0
   14c4c:	bl	1137c <dcgettext@plt>
   14c50:	mov	r4, r0
   14c54:	mov	r2, r5
   14c58:	mov	r1, #8
   14c5c:	mov	r0, #0
   14c60:	bl	17e8c <ftello64@plt+0x684c>
   14c64:	mov	r5, r0
   14c68:	mov	r1, r6
   14c6c:	mov	r0, #1
   14c70:	bl	181bc <ftello64@plt+0x6b7c>
   14c74:	mov	r1, #0
   14c78:	mov	r3, r5
   14c7c:	str	r0, [sp]
   14c80:	mov	r2, r4
   14c84:	mov	r0, r1
   14c88:	bl	11424 <error@plt>
   14c8c:	add	sp, sp, #8
   14c90:	ldrd	r4, [sp]
   14c94:	ldr	r6, [sp, #8]
   14c98:	add	sp, sp, #12
   14c9c:	pop	{pc}		; (ldr pc, [sp], #4)
   14ca0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14ca4:	mov	r4, r1
   14ca8:	movw	r1, #46100	; 0xb414
   14cac:	movt	r1, #2
   14cb0:	strd	r6, [sp, #8]
   14cb4:	mov	r6, r0
   14cb8:	mov	r7, r2
   14cbc:	mov	r0, #0
   14cc0:	strd	r8, [sp, #16]
   14cc4:	mov	r2, #5
   14cc8:	strd	sl, [sp, #24]
   14ccc:	movw	sl, #49632	; 0xc1e0
   14cd0:	movt	sl, #3
   14cd4:	str	lr, [sp, #32]
   14cd8:	sub	sp, sp, #12
   14cdc:	bl	1137c <dcgettext@plt>
   14ce0:	ldr	r1, [sl]
   14ce4:	bl	11268 <fputs_unlocked@plt>
   14ce8:	ldr	fp, [r6]
   14cec:	cmp	fp, #0
   14cf0:	beq	14d90 <ftello64@plt+0x3750>
   14cf4:	movw	r3, #46124	; 0xb42c
   14cf8:	movt	r3, #2
   14cfc:	mov	r9, #0
   14d00:	str	r3, [sp]
   14d04:	movw	r3, #46132	; 0xb434
   14d08:	movt	r3, #2
   14d0c:	mov	r5, r9
   14d10:	str	r3, [sp, #4]
   14d14:	b	14d4c <ftello64@plt+0x370c>
   14d18:	mov	r0, fp
   14d1c:	mov	r9, r4
   14d20:	bl	181cc <ftello64@plt+0x6b8c>
   14d24:	mov	r3, r0
   14d28:	mov	r1, #1
   14d2c:	ldr	r2, [sp]
   14d30:	mov	r0, r8
   14d34:	bl	11550 <__fprintf_chk@plt>
   14d38:	ldr	fp, [r6, #4]!
   14d3c:	add	r5, r5, #1
   14d40:	add	r4, r4, r7
   14d44:	cmp	fp, #0
   14d48:	beq	14d90 <ftello64@plt+0x3750>
   14d4c:	cmp	r5, #0
   14d50:	mov	r1, r4
   14d54:	ldr	r8, [sl]
   14d58:	mov	r2, r7
   14d5c:	mov	r0, r9
   14d60:	beq	14d18 <ftello64@plt+0x36d8>
   14d64:	bl	11358 <memcmp@plt>
   14d68:	cmp	r0, #0
   14d6c:	bne	14d18 <ftello64@plt+0x36d8>
   14d70:	mov	r0, fp
   14d74:	bl	181cc <ftello64@plt+0x6b8c>
   14d78:	mov	r3, r0
   14d7c:	mov	r1, #1
   14d80:	ldr	r2, [sp, #4]
   14d84:	mov	r0, r8
   14d88:	bl	11550 <__fprintf_chk@plt>
   14d8c:	b	14d38 <ftello64@plt+0x36f8>
   14d90:	ldr	r0, [sl]
   14d94:	ldr	r3, [r0, #20]
   14d98:	ldr	r2, [r0, #24]
   14d9c:	cmp	r3, r2
   14da0:	bcs	14dd0 <ftello64@plt+0x3790>
   14da4:	add	r1, r3, #1
   14da8:	mov	r2, #10
   14dac:	str	r1, [r0, #20]
   14db0:	strb	r2, [r3]
   14db4:	add	sp, sp, #12
   14db8:	ldrd	r4, [sp]
   14dbc:	ldrd	r6, [sp, #8]
   14dc0:	ldrd	r8, [sp, #16]
   14dc4:	ldrd	sl, [sp, #24]
   14dc8:	add	sp, sp, #32
   14dcc:	pop	{pc}		; (ldr pc, [sp], #4)
   14dd0:	mov	r1, #10
   14dd4:	add	sp, sp, #12
   14dd8:	ldrd	r4, [sp]
   14ddc:	ldrd	r6, [sp, #8]
   14de0:	ldrd	r8, [sp, #16]
   14de4:	ldrd	sl, [sp, #24]
   14de8:	ldr	lr, [sp, #32]
   14dec:	add	sp, sp, #36	; 0x24
   14df0:	b	1158c <__overflow@plt>
   14df4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14df8:	mov	r5, r1
   14dfc:	mov	r4, r2
   14e00:	ldrb	ip, [sp, #32]
   14e04:	strd	r6, [sp, #8]
   14e08:	mov	r7, r0
   14e0c:	mov	r6, r3
   14e10:	str	r8, [sp, #16]
   14e14:	str	lr, [sp, #20]
   14e18:	cmp	ip, #0
   14e1c:	beq	14e50 <ftello64@plt+0x3810>
   14e20:	mov	r2, r3
   14e24:	mov	r1, r4
   14e28:	ldr	r3, [sp, #24]
   14e2c:	mov	r0, r5
   14e30:	bl	14a98 <ftello64@plt+0x3458>
   14e34:	cmp	r0, #0
   14e38:	blt	14e60 <ftello64@plt+0x3820>
   14e3c:	ldrd	r4, [sp]
   14e40:	ldrd	r6, [sp, #8]
   14e44:	ldr	r8, [sp, #16]
   14e48:	add	sp, sp, #20
   14e4c:	pop	{pc}		; (ldr pc, [sp], #4)
   14e50:	mov	r1, r2
   14e54:	mov	r0, r5
   14e58:	bl	14ba8 <ftello64@plt+0x3568>
   14e5c:	b	14e34 <ftello64@plt+0x37f4>
   14e60:	mov	r2, r0
   14e64:	mov	r1, r5
   14e68:	mov	r0, r7
   14e6c:	bl	14c18 <ftello64@plt+0x35d8>
   14e70:	mov	r0, r4
   14e74:	mov	r1, r6
   14e78:	ldr	r2, [sp, #24]
   14e7c:	bl	14ca0 <ftello64@plt+0x3660>
   14e80:	ldr	r3, [sp, #28]
   14e84:	blx	r3
   14e88:	mvn	r0, #0
   14e8c:	b	14e3c <ftello64@plt+0x37fc>
   14e90:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14e94:	strd	r6, [sp, #8]
   14e98:	ldr	r7, [r1]
   14e9c:	str	r8, [sp, #16]
   14ea0:	str	lr, [sp, #20]
   14ea4:	cmp	r7, #0
   14ea8:	beq	14ee8 <ftello64@plt+0x38a8>
   14eac:	mov	r6, r3
   14eb0:	mov	r8, r0
   14eb4:	mov	r4, r2
   14eb8:	mov	r5, r1
   14ebc:	b	14ecc <ftello64@plt+0x388c>
   14ec0:	ldr	r7, [r5, #4]!
   14ec4:	cmp	r7, #0
   14ec8:	beq	14ee8 <ftello64@plt+0x38a8>
   14ecc:	mov	r1, r4
   14ed0:	mov	r2, r6
   14ed4:	mov	r0, r8
   14ed8:	add	r4, r4, r6
   14edc:	bl	11358 <memcmp@plt>
   14ee0:	cmp	r0, #0
   14ee4:	bne	14ec0 <ftello64@plt+0x3880>
   14ee8:	mov	r0, r7
   14eec:	ldrd	r4, [sp]
   14ef0:	ldrd	r6, [sp, #8]
   14ef4:	ldr	r8, [sp, #16]
   14ef8:	add	sp, sp, #20
   14efc:	pop	{pc}		; (ldr pc, [sp], #4)
   14f00:	movw	r3, #51200	; 0xc800
   14f04:	movt	r3, #3
   14f08:	str	r0, [r3]
   14f0c:	bx	lr
   14f10:	movw	r3, #51200	; 0xc800
   14f14:	movt	r3, #3
   14f18:	strb	r0, [r3, #4]
   14f1c:	bx	lr
   14f20:	movw	r3, #49644	; 0xc1ec
   14f24:	movt	r3, #3
   14f28:	strd	r4, [sp, #-16]!
   14f2c:	ldr	r0, [r3]
   14f30:	str	r6, [sp, #8]
   14f34:	str	lr, [sp, #12]
   14f38:	sub	sp, sp, #8
   14f3c:	bl	28228 <ftello64@plt+0x16be8>
   14f40:	cmp	r0, #0
   14f44:	beq	14f70 <ftello64@plt+0x3930>
   14f48:	movw	r4, #51200	; 0xc800
   14f4c:	movt	r4, #3
   14f50:	ldrb	r6, [r4, #4]
   14f54:	bl	114e4 <__errno_location@plt>
   14f58:	mov	r5, r0
   14f5c:	cmp	r6, #0
   14f60:	beq	14f9c <ftello64@plt+0x395c>
   14f64:	ldr	r3, [r0]
   14f68:	cmp	r3, #32
   14f6c:	bne	14f9c <ftello64@plt+0x395c>
   14f70:	movw	r3, #49632	; 0xc1e0
   14f74:	movt	r3, #3
   14f78:	ldr	r0, [r3]
   14f7c:	bl	28228 <ftello64@plt+0x16be8>
   14f80:	cmp	r0, #0
   14f84:	bne	14fe4 <ftello64@plt+0x39a4>
   14f88:	add	sp, sp, #8
   14f8c:	ldrd	r4, [sp]
   14f90:	ldr	r6, [sp, #8]
   14f94:	add	sp, sp, #12
   14f98:	pop	{pc}		; (ldr pc, [sp], #4)
   14f9c:	movw	r1, #46140	; 0xb43c
   14fa0:	movt	r1, #2
   14fa4:	mov	r2, #5
   14fa8:	mov	r0, #0
   14fac:	bl	1137c <dcgettext@plt>
   14fb0:	mov	r6, r0
   14fb4:	ldr	r0, [r4]
   14fb8:	cmp	r0, #0
   14fbc:	beq	14ff4 <ftello64@plt+0x39b4>
   14fc0:	ldr	r4, [r5]
   14fc4:	bl	17fe0 <ftello64@plt+0x69a0>
   14fc8:	mov	r3, r0
   14fcc:	movw	r2, #46152	; 0xb448
   14fd0:	movt	r2, #2
   14fd4:	mov	r0, #0
   14fd8:	str	r6, [sp]
   14fdc:	mov	r1, r4
   14fe0:	bl	11424 <error@plt>
   14fe4:	movw	r3, #49544	; 0xc188
   14fe8:	movt	r3, #3
   14fec:	ldr	r0, [r3]
   14ff0:	bl	11310 <_exit@plt>
   14ff4:	mov	r3, r6
   14ff8:	movw	r2, #45444	; 0xb184
   14ffc:	movt	r2, #2
   15000:	ldr	r1, [r5]
   15004:	bl	11424 <error@plt>
   15008:	b	14fe4 <ftello64@plt+0x39a4>
   1500c:	strd	r4, [sp, #-12]!
   15010:	mov	r5, r0
   15014:	str	lr, [sp, #8]
   15018:	sub	sp, sp, #12
   1501c:	bl	114e4 <__errno_location@plt>
   15020:	mov	r4, r0
   15024:	mov	r2, #0
   15028:	ldr	r3, [r4]
   1502c:	mov	r0, r5
   15030:	str	r2, [r4]
   15034:	str	r3, [sp]
   15038:	str	r3, [sp, #4]
   1503c:	bl	112ec <free@plt>
   15040:	ldr	r3, [r4]
   15044:	add	r2, sp, #8
   15048:	clz	r3, r3
   1504c:	lsr	r3, r3, #5
   15050:	add	r3, r2, r3, lsl #2
   15054:	ldr	r3, [r3, #-8]
   15058:	str	r3, [r4]
   1505c:	add	sp, sp, #12
   15060:	ldrd	r4, [sp]
   15064:	add	sp, sp, #8
   15068:	pop	{pc}		; (ldr pc, [sp], #4)
   1506c:	mov	r1, #0
   15070:	str	r4, [sp, #-8]!
   15074:	mov	r4, r0
   15078:	movw	r0, #46160	; 0xb450
   1507c:	movt	r0, #2
   15080:	str	lr, [sp, #4]
   15084:	bl	11430 <open64@plt>
   15088:	cmp	r4, r0
   1508c:	moveq	r3, #1
   15090:	beq	150a4 <ftello64@plt+0x3a64>
   15094:	cmp	r0, #0
   15098:	mov	r3, r0
   1509c:	movlt	r3, #0
   150a0:	bge	150b4 <ftello64@plt+0x3a74>
   150a4:	ldr	r4, [sp]
   150a8:	add	sp, sp, #4
   150ac:	mov	r0, r3
   150b0:	pop	{pc}		; (ldr pc, [sp], #4)
   150b4:	bl	11628 <close@plt>
   150b8:	bl	114e4 <__errno_location@plt>
   150bc:	mov	r2, #9
   150c0:	mov	r3, #0
   150c4:	ldr	r4, [sp]
   150c8:	add	sp, sp, #4
   150cc:	str	r2, [r0]
   150d0:	mov	r0, r3
   150d4:	pop	{pc}		; (ldr pc, [sp], #4)
   150d8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   150dc:	strd	r6, [sp, #8]
   150e0:	strd	r8, [sp, #16]
   150e4:	mov	r8, r2
   150e8:	strd	sl, [sp, #24]
   150ec:	mov	sl, r0
   150f0:	mov	r0, r2
   150f4:	str	lr, [sp, #32]
   150f8:	sub	sp, sp, #4
   150fc:	mov	fp, r1
   15100:	bl	11544 <fileno@plt>
   15104:	mov	r4, r0
   15108:	bl	114e4 <__errno_location@plt>
   1510c:	cmp	r4, #1
   15110:	mov	r9, r0
   15114:	beq	15260 <ftello64@plt+0x3c20>
   15118:	cmp	r4, #2
   1511c:	beq	15200 <ftello64@plt+0x3bc0>
   15120:	cmp	r4, #0
   15124:	beq	151f4 <ftello64@plt+0x3bb4>
   15128:	mov	r1, #2
   1512c:	mov	r0, r1
   15130:	bl	11394 <dup2@plt>
   15134:	subs	r4, r0, #2
   15138:	movne	r4, #1
   1513c:	mov	r1, #1
   15140:	mov	r0, r1
   15144:	bl	11394 <dup2@plt>
   15148:	subs	r7, r0, #1
   1514c:	movne	r7, #1
   15150:	mov	r1, #0
   15154:	mov	r0, r1
   15158:	bl	11394 <dup2@plt>
   1515c:	subs	r5, r0, #0
   15160:	beq	1517c <ftello64@plt+0x3b3c>
   15164:	mov	r0, #0
   15168:	bl	1506c <ftello64@plt+0x3a2c>
   1516c:	cmp	r0, #0
   15170:	mov	r5, r0
   15174:	mov	r6, r0
   15178:	beq	1526c <ftello64@plt+0x3c2c>
   1517c:	cmp	r7, #0
   15180:	bne	15214 <ftello64@plt+0x3bd4>
   15184:	cmp	r4, #0
   15188:	beq	1519c <ftello64@plt+0x3b5c>
   1518c:	mov	r0, #2
   15190:	bl	1506c <ftello64@plt+0x3a2c>
   15194:	subs	r4, r0, #0
   15198:	beq	1524c <ftello64@plt+0x3c0c>
   1519c:	mov	r2, r8
   151a0:	mov	r1, fp
   151a4:	mov	r0, sl
   151a8:	bl	11490 <freopen64@plt>
   151ac:	mov	r6, r0
   151b0:	cmp	r4, #0
   151b4:	ldr	r8, [r9]
   151b8:	bne	15254 <ftello64@plt+0x3c14>
   151bc:	cmp	r7, #0
   151c0:	bne	15240 <ftello64@plt+0x3c00>
   151c4:	cmp	r5, #0
   151c8:	bne	15208 <ftello64@plt+0x3bc8>
   151cc:	cmp	r6, #0
   151d0:	mov	r0, r6
   151d4:	streq	r8, [r9]
   151d8:	add	sp, sp, #4
   151dc:	ldrd	r4, [sp]
   151e0:	ldrd	r6, [sp, #8]
   151e4:	ldrd	r8, [sp, #16]
   151e8:	ldrd	sl, [sp, #24]
   151ec:	add	sp, sp, #32
   151f0:	pop	{pc}		; (ldr pc, [sp], #4)
   151f4:	mov	r7, r4
   151f8:	mov	r5, r4
   151fc:	b	1519c <ftello64@plt+0x3b5c>
   15200:	mov	r4, #0
   15204:	b	1513c <ftello64@plt+0x3afc>
   15208:	mov	r0, #0
   1520c:	bl	11628 <close@plt>
   15210:	b	151cc <ftello64@plt+0x3b8c>
   15214:	mov	r0, #1
   15218:	bl	1506c <ftello64@plt+0x3a2c>
   1521c:	subs	r7, r0, #0
   15220:	bne	15184 <ftello64@plt+0x3b44>
   15224:	cmp	r4, #0
   15228:	ldr	r8, [r9]
   1522c:	moveq	r6, r4
   15230:	beq	15240 <ftello64@plt+0x3c00>
   15234:	mov	r0, #2
   15238:	mov	r6, r7
   1523c:	bl	11628 <close@plt>
   15240:	mov	r0, #1
   15244:	bl	11628 <close@plt>
   15248:	b	151c4 <ftello64@plt+0x3b84>
   1524c:	ldr	r8, [r9]
   15250:	mov	r6, r4
   15254:	mov	r0, #2
   15258:	bl	11628 <close@plt>
   1525c:	b	151bc <ftello64@plt+0x3b7c>
   15260:	mov	r4, #0
   15264:	mov	r7, r4
   15268:	b	15150 <ftello64@plt+0x3b10>
   1526c:	mov	r5, #1
   15270:	b	151b0 <ftello64@plt+0x3b70>
   15274:	strd	r4, [sp, #-16]!
   15278:	subs	r4, r0, #0
   1527c:	str	r6, [sp, #8]
   15280:	str	lr, [sp, #12]
   15284:	beq	1531c <ftello64@plt+0x3cdc>
   15288:	mov	r1, #47	; 0x2f
   1528c:	bl	115b0 <strrchr@plt>
   15290:	subs	r5, r0, #0
   15294:	beq	152f4 <ftello64@plt+0x3cb4>
   15298:	add	r6, r5, #1
   1529c:	sub	r3, r6, r4
   152a0:	cmp	r3, #6
   152a4:	ble	152f4 <ftello64@plt+0x3cb4>
   152a8:	movw	r1, #46228	; 0xb494
   152ac:	movt	r1, #2
   152b0:	mov	r2, #7
   152b4:	sub	r0, r5, #6
   152b8:	bl	11610 <strncmp@plt>
   152bc:	cmp	r0, #0
   152c0:	bne	152f4 <ftello64@plt+0x3cb4>
   152c4:	movw	r1, #46236	; 0xb49c
   152c8:	movt	r1, #2
   152cc:	mov	r2, #3
   152d0:	mov	r0, r6
   152d4:	bl	11610 <strncmp@plt>
   152d8:	cmp	r0, #0
   152dc:	movne	r4, r6
   152e0:	bne	152f4 <ftello64@plt+0x3cb4>
   152e4:	add	r4, r5, #4
   152e8:	movw	r3, #49616	; 0xc1d0
   152ec:	movt	r3, #3
   152f0:	str	r4, [r3]
   152f4:	movw	r2, #51208	; 0xc808
   152f8:	movt	r2, #3
   152fc:	ldr	r6, [sp, #8]
   15300:	movw	r3, #49620	; 0xc1d4
   15304:	movt	r3, #3
   15308:	str	r4, [r2]
   1530c:	str	r4, [r3]
   15310:	ldrd	r4, [sp]
   15314:	add	sp, sp, #12
   15318:	pop	{pc}		; (ldr pc, [sp], #4)
   1531c:	movw	r3, #49632	; 0xc1e0
   15320:	movt	r3, #3
   15324:	movw	r0, #46172	; 0xb45c
   15328:	movt	r0, #2
   1532c:	ldr	r3, [r3]
   15330:	mov	r2, #55	; 0x37
   15334:	mov	r1, #1
   15338:	bl	113dc <fwrite@plt>
   1533c:	bl	1161c <abort@plt>
   15340:	movw	r3, #46240	; 0xb4a0
   15344:	movt	r3, #2
   15348:	str	r4, [sp, #-8]!
   1534c:	movw	r1, #46260	; 0xb4b4
   15350:	movt	r1, #2
   15354:	str	lr, [sp, #4]
   15358:	movw	r0, #46276	; 0xb4c4
   1535c:	movt	r0, #2
   15360:	mov	r2, #172	; 0xac
   15364:	bl	11634 <__assert_fail@plt>
   15368:	mov	r3, r1
   1536c:	mov	r1, #2
   15370:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15374:	mov	r4, r0
   15378:	mov	r0, r3
   1537c:	strd	r6, [sp, #8]
   15380:	strd	r8, [sp, #16]
   15384:	movw	r7, #48100	; 0xbbe4
   15388:	movt	r7, #2
   1538c:	strd	sl, [sp, #24]
   15390:	mov	r8, #0
   15394:	mov	r9, #0
   15398:	str	lr, [sp, #32]
   1539c:	sub	sp, sp, #124	; 0x7c
   153a0:	bl	26348 <ftello64@plt+0x14d08>
   153a4:	mov	fp, r0
   153a8:	ldrb	r3, [r4]
   153ac:	cmp	r3, #0
   153b0:	beq	15444 <ftello64@plt+0x3e04>
   153b4:	mov	r1, fp
   153b8:	mov	r0, r4
   153bc:	bl	29148 <ftello64@plt+0x17b08>
   153c0:	subs	sl, r0, #0
   153c4:	beq	15444 <ftello64@plt+0x3e04>
   153c8:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   153cc:	cmp	r0, #1
   153d0:	bhi	15474 <ftello64@plt+0x3e34>
   153d4:	mov	r0, fp
   153d8:	bl	114cc <strlen@plt>
   153dc:	cmp	r4, sl
   153e0:	mov	r5, r0
   153e4:	bcs	15404 <ftello64@plt+0x3dc4>
   153e8:	bl	114a8 <__ctype_b_loc@plt>
   153ec:	ldrb	r3, [sl, #-1]
   153f0:	ldr	r2, [r0]
   153f4:	lsl	r3, r3, #1
   153f8:	ldrh	r3, [r2, r3]
   153fc:	tst	r3, #8
   15400:	bne	15428 <ftello64@plt+0x3de8>
   15404:	ldrb	r4, [sl, r5]
   15408:	cmp	r4, #0
   1540c:	beq	15b68 <ftello64@plt+0x4528>
   15410:	bl	114a8 <__ctype_b_loc@plt>
   15414:	ldr	r3, [r0]
   15418:	lsl	r4, r4, #1
   1541c:	ldrh	r3, [r3, r4]
   15420:	tst	r3, #8
   15424:	beq	15b68 <ftello64@plt+0x4528>
   15428:	ldrb	r3, [sl]
   1542c:	cmp	r3, #0
   15430:	beq	15444 <ftello64@plt+0x3e04>
   15434:	add	r4, sl, #1
   15438:	ldrb	r3, [r4]
   1543c:	cmp	r3, #0
   15440:	bne	153b4 <ftello64@plt+0x3d74>
   15444:	mov	r3, #0
   15448:	str	r3, [sp, #4]
   1544c:	mov	r0, fp
   15450:	bl	1500c <ftello64@plt+0x39cc>
   15454:	ldr	r0, [sp, #4]
   15458:	add	sp, sp, #124	; 0x7c
   1545c:	ldrd	r4, [sp]
   15460:	ldrd	r6, [sp, #8]
   15464:	ldrd	r8, [sp, #16]
   15468:	ldrd	sl, [sp, #24]
   1546c:	add	sp, sp, #32
   15470:	pop	{pc}		; (ldr pc, [sp], #4)
   15474:	mov	r3, #0
   15478:	cmp	r4, sl
   1547c:	movcc	r5, #1
   15480:	strb	r3, [sp, #8]
   15484:	strd	r8, [sp, #12]
   15488:	strb	r3, [sp, #20]
   1548c:	str	r4, [sp, #24]
   15490:	bcc	154f4 <ftello64@plt+0x3eb4>
   15494:	b	159a8 <ftello64@plt+0x4368>
   15498:	ldrb	r3, [r4]
   1549c:	lsr	r2, r3, #5
   154a0:	and	r3, r3, #31
   154a4:	ldr	r2, [r7, r2, lsl #2]
   154a8:	lsr	r3, r2, r3
   154ac:	tst	r3, #1
   154b0:	beq	15588 <ftello64@plt+0x3f48>
   154b4:	str	r5, [sp, #28]
   154b8:	ldrb	r6, [r4]
   154bc:	strb	r5, [sp, #20]
   154c0:	strb	r5, [sp, #32]
   154c4:	cmp	r6, #0
   154c8:	str	r6, [sp, #36]	; 0x24
   154cc:	beq	15584 <ftello64@plt+0x3f44>
   154d0:	ldr	r4, [sp, #24]
   154d4:	mov	r2, #0
   154d8:	ldr	r3, [sp, #28]
   154dc:	strb	r2, [sp, #20]
   154e0:	ldrb	r1, [sp, #32]
   154e4:	add	r4, r4, r3
   154e8:	cmp	r4, sl
   154ec:	str	r4, [sp, #24]
   154f0:	bcs	155e0 <ftello64@plt+0x3fa0>
   154f4:	ldrb	r3, [sp, #8]
   154f8:	cmp	r3, #0
   154fc:	beq	15498 <ftello64@plt+0x3e58>
   15500:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15504:	mov	r1, r0
   15508:	mov	r0, r4
   1550c:	bl	262e0 <ftello64@plt+0x14ca0>
   15510:	mov	r2, r0
   15514:	add	r3, sp, #12
   15518:	mov	r1, r4
   1551c:	add	r0, sp, #36	; 0x24
   15520:	bl	2866c <ftello64@plt+0x1702c>
   15524:	cmn	r0, #1
   15528:	str	r0, [sp, #28]
   1552c:	beq	155a0 <ftello64@plt+0x3f60>
   15530:	cmn	r0, #2
   15534:	beq	155b8 <ftello64@plt+0x3f78>
   15538:	cmp	r0, #0
   1553c:	bne	155d8 <ftello64@plt+0x3f98>
   15540:	ldr	r4, [sp, #24]
   15544:	str	r5, [sp, #28]
   15548:	ldrb	r3, [r4]
   1554c:	cmp	r3, #0
   15550:	bne	15b9c <ftello64@plt+0x455c>
   15554:	ldr	r6, [sp, #36]	; 0x24
   15558:	cmp	r6, #0
   1555c:	bne	15948 <ftello64@plt+0x4308>
   15560:	add	r0, sp, #12
   15564:	strb	r5, [sp, #32]
   15568:	bl	11340 <mbsinit@plt>
   1556c:	cmp	r0, #0
   15570:	strb	r5, [sp, #20]
   15574:	movne	r3, #0
   15578:	strbne	r3, [sp, #8]
   1557c:	cmp	r6, #0
   15580:	bne	154d0 <ftello64@plt+0x3e90>
   15584:	bl	1161c <abort@plt>
   15588:	add	r0, sp, #12
   1558c:	bl	11340 <mbsinit@plt>
   15590:	cmp	r0, #0
   15594:	beq	15b7c <ftello64@plt+0x453c>
   15598:	strb	r5, [sp, #8]
   1559c:	b	15500 <ftello64@plt+0x3ec0>
   155a0:	mov	r3, #0
   155a4:	str	r5, [sp, #28]
   155a8:	ldr	r4, [sp, #24]
   155ac:	strb	r3, [sp, #32]
   155b0:	ldr	r6, [sp, #36]	; 0x24
   155b4:	b	154d4 <ftello64@plt+0x3e94>
   155b8:	ldr	r4, [sp, #24]
   155bc:	mov	r0, r4
   155c0:	bl	114cc <strlen@plt>
   155c4:	mov	r3, #0
   155c8:	str	r0, [sp, #28]
   155cc:	ldr	r6, [sp, #36]	; 0x24
   155d0:	strb	r3, [sp, #32]
   155d4:	b	154d4 <ftello64@plt+0x3e94>
   155d8:	ldr	r6, [sp, #36]	; 0x24
   155dc:	b	15560 <ftello64@plt+0x3f20>
   155e0:	cmp	r1, r2
   155e4:	beq	159a8 <ftello64@plt+0x4368>
   155e8:	mov	r0, r6
   155ec:	bl	114f0 <iswalnum@plt>
   155f0:	clz	r3, r0
   155f4:	lsr	r3, r3, #5
   155f8:	str	r3, [sp, #4]
   155fc:	mov	r3, #0
   15600:	mov	r5, fp
   15604:	mov	r6, #1
   15608:	strb	r3, [sp, #8]
   1560c:	strd	r8, [sp, #12]
   15610:	strb	r3, [sp, #20]
   15614:	str	sl, [sp, #24]
   15618:	strb	r3, [sp, #64]	; 0x40
   1561c:	strd	r8, [sp, #68]	; 0x44
   15620:	strb	r3, [sp, #76]	; 0x4c
   15624:	str	fp, [sp, #80]	; 0x50
   15628:	b	156ec <ftello64@plt+0x40ac>
   1562c:	ldrb	r3, [r5]
   15630:	lsr	r2, r3, #5
   15634:	and	r3, r3, #31
   15638:	ldr	r2, [r7, r2, lsl #2]
   1563c:	lsr	r3, r2, r3
   15640:	tst	r3, #1
   15644:	beq	158cc <ftello64@plt+0x428c>
   15648:	str	r6, [sp, #84]	; 0x54
   1564c:	ldrb	r3, [r5]
   15650:	strb	r6, [sp, #76]	; 0x4c
   15654:	strb	r6, [sp, #88]	; 0x58
   15658:	mov	r4, r3
   1565c:	str	r3, [sp, #92]	; 0x5c
   15660:	cmp	r4, #0
   15664:	beq	15760 <ftello64@plt+0x4120>
   15668:	ldrb	r3, [sp, #20]
   1566c:	cmp	r3, #0
   15670:	bne	158b8 <ftello64@plt+0x4278>
   15674:	ldrb	r3, [sp, #8]
   15678:	ldr	r4, [sp, #24]
   1567c:	cmp	r3, #0
   15680:	bne	15854 <ftello64@plt+0x4214>
   15684:	ldrb	r3, [r4]
   15688:	lsr	r2, r3, #5
   1568c:	and	r3, r3, #31
   15690:	ldr	r2, [r7, r2, lsl #2]
   15694:	lsr	r3, r2, r3
   15698:	tst	r3, #1
   1569c:	beq	15840 <ftello64@plt+0x4200>
   156a0:	str	r6, [sp, #28]
   156a4:	ldrb	r3, [r4]
   156a8:	strb	r6, [sp, #20]
   156ac:	strb	r6, [sp, #32]
   156b0:	mov	r4, r3
   156b4:	str	r3, [sp, #36]	; 0x24
   156b8:	cmp	r4, #0
   156bc:	beq	15584 <ftello64@plt+0x3f44>
   156c0:	ldr	r4, [sp, #24]
   156c4:	mov	r2, #0
   156c8:	ldr	r3, [sp, #28]
   156cc:	strb	r2, [sp, #20]
   156d0:	strb	r2, [sp, #76]	; 0x4c
   156d4:	ldr	r5, [sp, #80]	; 0x50
   156d8:	ldr	r2, [sp, #84]	; 0x54
   156dc:	add	r4, r4, r3
   156e0:	str	r4, [sp, #24]
   156e4:	add	r5, r5, r2
   156e8:	str	r5, [sp, #80]	; 0x50
   156ec:	ldrb	r3, [sp, #64]	; 0x40
   156f0:	cmp	r3, #0
   156f4:	beq	1562c <ftello64@plt+0x3fec>
   156f8:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   156fc:	mov	r1, r0
   15700:	mov	r0, r5
   15704:	bl	262e0 <ftello64@plt+0x14ca0>
   15708:	mov	r2, r0
   1570c:	add	r3, sp, #68	; 0x44
   15710:	mov	r1, r5
   15714:	add	r0, sp, #92	; 0x5c
   15718:	bl	2866c <ftello64@plt+0x1702c>
   1571c:	cmn	r0, #1
   15720:	str	r0, [sp, #84]	; 0x54
   15724:	beq	158e4 <ftello64@plt+0x42a4>
   15728:	cmn	r0, #2
   1572c:	beq	1590c <ftello64@plt+0x42cc>
   15730:	cmp	r0, #0
   15734:	beq	15928 <ftello64@plt+0x42e8>
   15738:	ldr	r4, [sp, #92]	; 0x5c
   1573c:	add	r0, sp, #68	; 0x44
   15740:	strb	r6, [sp, #88]	; 0x58
   15744:	bl	11340 <mbsinit@plt>
   15748:	cmp	r0, #0
   1574c:	strb	r6, [sp, #76]	; 0x4c
   15750:	movne	r3, #0
   15754:	strbne	r3, [sp, #64]	; 0x40
   15758:	cmp	r4, #0
   1575c:	bne	15668 <ftello64@plt+0x4028>
   15760:	ldrb	r3, [sp, #20]
   15764:	cmp	r3, #0
   15768:	bne	15a34 <ftello64@plt+0x43f4>
   1576c:	ldrb	r3, [sp, #8]
   15770:	ldr	r4, [sp, #24]
   15774:	cmp	r3, #0
   15778:	bne	159cc <ftello64@plt+0x438c>
   1577c:	ldrb	r3, [r4]
   15780:	lsr	r2, r3, #5
   15784:	and	r3, r3, #31
   15788:	ldr	r2, [r7, r2, lsl #2]
   1578c:	lsr	r3, r2, r3
   15790:	tst	r3, #1
   15794:	beq	159b4 <ftello64@plt+0x4374>
   15798:	mov	r3, #1
   1579c:	str	r3, [sp, #28]
   157a0:	ldrb	r4, [r4]
   157a4:	strb	r3, [sp, #20]
   157a8:	strb	r3, [sp, #32]
   157ac:	str	r4, [sp, #36]	; 0x24
   157b0:	cmp	r4, #0
   157b4:	beq	157d4 <ftello64@plt+0x4194>
   157b8:	ldrb	r3, [sp, #32]
   157bc:	cmp	r3, #0
   157c0:	beq	157d4 <ftello64@plt+0x4194>
   157c4:	mov	r0, r4
   157c8:	bl	114f0 <iswalnum@plt>
   157cc:	cmp	r0, #0
   157d0:	bne	157e0 <ftello64@plt+0x41a0>
   157d4:	ldr	r3, [sp, #4]
   157d8:	cmp	r3, #0
   157dc:	bne	1544c <ftello64@plt+0x3e0c>
   157e0:	mov	r3, #0
   157e4:	strb	r3, [sp, #8]
   157e8:	strd	r8, [sp, #12]
   157ec:	strb	r3, [sp, #20]
   157f0:	str	sl, [sp, #24]
   157f4:	ldrb	r3, [sl]
   157f8:	lsr	r2, r3, #5
   157fc:	and	r3, r3, #31
   15800:	ldr	r2, [r7, r2, lsl #2]
   15804:	lsr	r3, r2, r3
   15808:	tst	r3, #1
   1580c:	beq	15a48 <ftello64@plt+0x4408>
   15810:	mov	r3, #1
   15814:	str	r3, [sp, #28]
   15818:	ldrb	r2, [sl]
   1581c:	strb	r3, [sp, #20]
   15820:	strb	r3, [sp, #32]
   15824:	mov	r4, r2
   15828:	str	r2, [sp, #36]	; 0x24
   1582c:	cmp	r4, #0
   15830:	beq	15b74 <ftello64@plt+0x4534>
   15834:	ldr	r4, [sp, #28]
   15838:	add	r4, sl, r4
   1583c:	b	153a8 <ftello64@plt+0x3d68>
   15840:	add	r0, sp, #12
   15844:	bl	11340 <mbsinit@plt>
   15848:	cmp	r0, #0
   1584c:	beq	15b7c <ftello64@plt+0x453c>
   15850:	strb	r6, [sp, #8]
   15854:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15858:	mov	r1, r0
   1585c:	mov	r0, r4
   15860:	bl	262e0 <ftello64@plt+0x14ca0>
   15864:	mov	r2, r0
   15868:	add	r3, sp, #12
   1586c:	mov	r1, r4
   15870:	add	r0, sp, #36	; 0x24
   15874:	bl	2866c <ftello64@plt+0x1702c>
   15878:	cmn	r0, #1
   1587c:	str	r0, [sp, #28]
   15880:	beq	158f8 <ftello64@plt+0x42b8>
   15884:	cmn	r0, #2
   15888:	beq	15968 <ftello64@plt+0x4328>
   1588c:	cmp	r0, #0
   15890:	beq	15984 <ftello64@plt+0x4344>
   15894:	ldr	r4, [sp, #36]	; 0x24
   15898:	add	r0, sp, #12
   1589c:	strb	r6, [sp, #32]
   158a0:	bl	11340 <mbsinit@plt>
   158a4:	cmp	r0, #0
   158a8:	strb	r6, [sp, #20]
   158ac:	movne	r3, #0
   158b0:	strbne	r3, [sp, #8]
   158b4:	b	156b8 <ftello64@plt+0x4078>
   158b8:	ldrb	r3, [sp, #32]
   158bc:	cmp	r3, #0
   158c0:	beq	156c0 <ftello64@plt+0x4080>
   158c4:	ldr	r4, [sp, #36]	; 0x24
   158c8:	b	156b8 <ftello64@plt+0x4078>
   158cc:	add	r0, sp, #68	; 0x44
   158d0:	bl	11340 <mbsinit@plt>
   158d4:	cmp	r0, #0
   158d8:	beq	15b7c <ftello64@plt+0x453c>
   158dc:	strb	r6, [sp, #64]	; 0x40
   158e0:	b	156f8 <ftello64@plt+0x40b8>
   158e4:	mov	r3, #0
   158e8:	strb	r6, [sp, #76]	; 0x4c
   158ec:	str	r6, [sp, #84]	; 0x54
   158f0:	strb	r3, [sp, #88]	; 0x58
   158f4:	b	15668 <ftello64@plt+0x4028>
   158f8:	mov	r3, #0
   158fc:	str	r6, [sp, #28]
   15900:	ldr	r4, [sp, #24]
   15904:	strb	r3, [sp, #32]
   15908:	b	156c4 <ftello64@plt+0x4084>
   1590c:	ldr	r0, [sp, #80]	; 0x50
   15910:	bl	114cc <strlen@plt>
   15914:	mov	r3, #0
   15918:	strb	r6, [sp, #76]	; 0x4c
   1591c:	str	r0, [sp, #84]	; 0x54
   15920:	strb	r3, [sp, #88]	; 0x58
   15924:	b	15668 <ftello64@plt+0x4028>
   15928:	ldr	r3, [sp, #80]	; 0x50
   1592c:	str	r6, [sp, #84]	; 0x54
   15930:	ldrb	r3, [r3]
   15934:	cmp	r3, #0
   15938:	bne	15b9c <ftello64@plt+0x455c>
   1593c:	ldr	r4, [sp, #92]	; 0x5c
   15940:	cmp	r4, #0
   15944:	beq	1573c <ftello64@plt+0x40fc>
   15948:	movw	r3, #46240	; 0xb4a0
   1594c:	movt	r3, #2
   15950:	movw	r1, #46260	; 0xb4b4
   15954:	movt	r1, #2
   15958:	movw	r0, #46276	; 0xb4c4
   1595c:	movt	r0, #2
   15960:	mov	r2, #172	; 0xac
   15964:	bl	11634 <__assert_fail@plt>
   15968:	ldr	r4, [sp, #24]
   1596c:	mov	r0, r4
   15970:	bl	114cc <strlen@plt>
   15974:	mov	r3, #0
   15978:	str	r0, [sp, #28]
   1597c:	strb	r3, [sp, #32]
   15980:	b	156c4 <ftello64@plt+0x4084>
   15984:	ldr	r4, [sp, #24]
   15988:	str	r6, [sp, #28]
   1598c:	ldrb	r3, [r4]
   15990:	cmp	r3, #0
   15994:	bne	15b9c <ftello64@plt+0x455c>
   15998:	ldr	r4, [sp, #36]	; 0x24
   1599c:	cmp	r4, #0
   159a0:	beq	15898 <ftello64@plt+0x4258>
   159a4:	b	15948 <ftello64@plt+0x4308>
   159a8:	mov	r3, #1
   159ac:	str	r3, [sp, #4]
   159b0:	b	155fc <ftello64@plt+0x3fbc>
   159b4:	add	r0, sp, #12
   159b8:	bl	11340 <mbsinit@plt>
   159bc:	cmp	r0, #0
   159c0:	beq	15b7c <ftello64@plt+0x453c>
   159c4:	mov	r3, #1
   159c8:	strb	r3, [sp, #8]
   159cc:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   159d0:	mov	r1, r0
   159d4:	mov	r0, r4
   159d8:	bl	262e0 <ftello64@plt+0x14ca0>
   159dc:	mov	r2, r0
   159e0:	add	r3, sp, #12
   159e4:	mov	r1, r4
   159e8:	add	r0, sp, #36	; 0x24
   159ec:	bl	2866c <ftello64@plt+0x1702c>
   159f0:	cmn	r0, #1
   159f4:	str	r0, [sp, #28]
   159f8:	beq	15ac8 <ftello64@plt+0x4488>
   159fc:	cmn	r0, #2
   15a00:	beq	15b44 <ftello64@plt+0x4504>
   15a04:	cmp	r0, #0
   15a08:	bne	15b0c <ftello64@plt+0x44cc>
   15a0c:	ldr	r3, [sp, #24]
   15a10:	mov	r2, #1
   15a14:	str	r2, [sp, #28]
   15a18:	ldrb	r3, [r3]
   15a1c:	cmp	r3, #0
   15a20:	bne	15b9c <ftello64@plt+0x455c>
   15a24:	ldr	r4, [sp, #36]	; 0x24
   15a28:	cmp	r4, #0
   15a2c:	beq	15b10 <ftello64@plt+0x44d0>
   15a30:	bl	15340 <ftello64@plt+0x3d00>
   15a34:	ldrb	r3, [sp, #32]
   15a38:	ldr	r4, [sp, #36]	; 0x24
   15a3c:	cmp	r3, #0
   15a40:	beq	157b8 <ftello64@plt+0x4178>
   15a44:	b	157b0 <ftello64@plt+0x4170>
   15a48:	add	r0, sp, #12
   15a4c:	bl	11340 <mbsinit@plt>
   15a50:	cmp	r0, #0
   15a54:	beq	15b7c <ftello64@plt+0x453c>
   15a58:	mov	r4, #1
   15a5c:	strb	r4, [sp, #8]
   15a60:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15a64:	mov	r1, r0
   15a68:	mov	r0, sl
   15a6c:	bl	262e0 <ftello64@plt+0x14ca0>
   15a70:	mov	r2, r0
   15a74:	add	r3, sp, #12
   15a78:	mov	r1, sl
   15a7c:	add	r0, sp, #36	; 0x24
   15a80:	bl	2866c <ftello64@plt+0x1702c>
   15a84:	cmn	r0, #1
   15a88:	str	r0, [sp, #28]
   15a8c:	streq	r4, [sp, #28]
   15a90:	beq	15834 <ftello64@plt+0x41f4>
   15a94:	cmn	r0, #2
   15a98:	beq	15b34 <ftello64@plt+0x44f4>
   15a9c:	cmp	r0, #0
   15aa0:	bne	15ae4 <ftello64@plt+0x44a4>
   15aa4:	ldr	r3, [sp, #24]
   15aa8:	str	r4, [sp, #28]
   15aac:	ldrb	r3, [r3]
   15ab0:	cmp	r3, #0
   15ab4:	bne	15b9c <ftello64@plt+0x455c>
   15ab8:	ldr	r4, [sp, #36]	; 0x24
   15abc:	cmp	r4, #0
   15ac0:	beq	15ae8 <ftello64@plt+0x44a8>
   15ac4:	b	15a30 <ftello64@plt+0x43f0>
   15ac8:	mov	r3, #1
   15acc:	mov	r2, #0
   15ad0:	ldr	r4, [sp, #36]	; 0x24
   15ad4:	strb	r3, [sp, #20]
   15ad8:	str	r3, [sp, #28]
   15adc:	strb	r2, [sp, #32]
   15ae0:	b	157b8 <ftello64@plt+0x4178>
   15ae4:	ldr	r4, [sp, #36]	; 0x24
   15ae8:	mov	r5, #1
   15aec:	add	r0, sp, #12
   15af0:	strb	r5, [sp, #32]
   15af4:	bl	11340 <mbsinit@plt>
   15af8:	cmp	r0, #0
   15afc:	strb	r5, [sp, #20]
   15b00:	movne	r3, #0
   15b04:	strbne	r3, [sp, #8]
   15b08:	b	1582c <ftello64@plt+0x41ec>
   15b0c:	ldr	r4, [sp, #36]	; 0x24
   15b10:	mov	r5, #1
   15b14:	add	r0, sp, #12
   15b18:	strb	r5, [sp, #32]
   15b1c:	bl	11340 <mbsinit@plt>
   15b20:	cmp	r0, #0
   15b24:	strb	r5, [sp, #20]
   15b28:	movne	r3, #0
   15b2c:	strbne	r3, [sp, #8]
   15b30:	b	157b0 <ftello64@plt+0x4170>
   15b34:	ldr	r0, [sp, #24]
   15b38:	bl	114cc <strlen@plt>
   15b3c:	str	r0, [sp, #28]
   15b40:	b	15834 <ftello64@plt+0x41f4>
   15b44:	ldr	r0, [sp, #24]
   15b48:	bl	114cc <strlen@plt>
   15b4c:	mov	r3, #0
   15b50:	mov	r2, #1
   15b54:	ldr	r4, [sp, #36]	; 0x24
   15b58:	strb	r2, [sp, #20]
   15b5c:	str	r0, [sp, #28]
   15b60:	strb	r3, [sp, #32]
   15b64:	b	157b8 <ftello64@plt+0x4178>
   15b68:	mov	r3, #1
   15b6c:	str	r3, [sp, #4]
   15b70:	b	1544c <ftello64@plt+0x3e0c>
   15b74:	str	r4, [sp, #4]
   15b78:	b	1544c <ftello64@plt+0x3e0c>
   15b7c:	movw	r3, #46240	; 0xb4a0
   15b80:	movt	r3, #2
   15b84:	movw	r1, #46260	; 0xb4b4
   15b88:	movt	r1, #2
   15b8c:	movw	r0, #46296	; 0xb4d8
   15b90:	movt	r0, #2
   15b94:	mov	r2, #143	; 0x8f
   15b98:	bl	11634 <__assert_fail@plt>
   15b9c:	movw	r3, #46240	; 0xb4a0
   15ba0:	movt	r3, #2
   15ba4:	movw	r1, #46260	; 0xb4b4
   15ba8:	movt	r1, #2
   15bac:	movw	r0, #46320	; 0xb4f0
   15bb0:	movt	r0, #2
   15bb4:	mov	r2, #171	; 0xab
   15bb8:	bl	11634 <__assert_fail@plt>
   15bbc:	mov	r1, r0
   15bc0:	mov	r2, #5
   15bc4:	strd	r4, [sp, #-16]!
   15bc8:	mov	r4, r0
   15bcc:	mov	r0, #0
   15bd0:	str	r6, [sp, #8]
   15bd4:	str	lr, [sp, #12]
   15bd8:	sub	sp, sp, #8
   15bdc:	bl	1137c <dcgettext@plt>
   15be0:	cmp	r4, r0
   15be4:	mov	r5, r0
   15be8:	beq	15bfc <ftello64@plt+0x45bc>
   15bec:	mov	r1, r4
   15bf0:	bl	15368 <ftello64@plt+0x3d28>
   15bf4:	cmp	r0, #0
   15bf8:	beq	15c14 <ftello64@plt+0x45d4>
   15bfc:	mov	r0, r5
   15c00:	add	sp, sp, #8
   15c04:	ldrd	r4, [sp]
   15c08:	ldr	r6, [sp, #8]
   15c0c:	add	sp, sp, #12
   15c10:	pop	{pc}		; (ldr pc, [sp], #4)
   15c14:	mov	r0, r5
   15c18:	bl	114cc <strlen@plt>
   15c1c:	mov	r6, r0
   15c20:	mov	r0, r4
   15c24:	bl	114cc <strlen@plt>
   15c28:	add	r0, r6, r0
   15c2c:	add	r0, r0, #4
   15c30:	bl	26df4 <ftello64@plt+0x157b4>
   15c34:	movw	r3, #46344	; 0xb508
   15c38:	movt	r3, #2
   15c3c:	str	r5, [sp]
   15c40:	mvn	r2, #0
   15c44:	mov	r1, #1
   15c48:	str	r4, [sp, #4]
   15c4c:	mov	r5, r0
   15c50:	bl	114fc <__sprintf_chk@plt>
   15c54:	b	15bfc <ftello64@plt+0x45bc>
   15c58:	mov	r2, #5
   15c5c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15c60:	mov	r4, r1
   15c64:	mov	r1, r0
   15c68:	strd	r6, [sp, #8]
   15c6c:	mov	r6, r0
   15c70:	mov	r0, #0
   15c74:	strd	r8, [sp, #16]
   15c78:	str	sl, [sp, #24]
   15c7c:	str	lr, [sp, #28]
   15c80:	sub	sp, sp, #8
   15c84:	bl	1137c <dcgettext@plt>
   15c88:	mov	r5, r0
   15c8c:	bl	28560 <ftello64@plt+0x16f20>
   15c90:	movw	r1, #46352	; 0xb510
   15c94:	movt	r1, #2
   15c98:	mov	r7, r0
   15c9c:	bl	281ac <ftello64@plt+0x16b6c>
   15ca0:	subs	r8, r0, #0
   15ca4:	bne	15dd4 <ftello64@plt+0x4794>
   15ca8:	mov	r1, r6
   15cac:	mov	r0, r5
   15cb0:	bl	112b0 <strcmp@plt>
   15cb4:	cmp	r4, #0
   15cb8:	movne	sl, r4
   15cbc:	movne	r9, r4
   15cc0:	beq	15d40 <ftello64@plt+0x4700>
   15cc4:	cmp	r0, #0
   15cc8:	moveq	r5, r4
   15ccc:	beq	15d20 <ftello64@plt+0x46e0>
   15cd0:	mov	r1, r6
   15cd4:	mov	r0, r5
   15cd8:	bl	15368 <ftello64@plt+0x3d28>
   15cdc:	subs	r7, r0, #0
   15ce0:	bne	15d10 <ftello64@plt+0x46d0>
   15ce4:	cmp	r9, #0
   15ce8:	beq	15d50 <ftello64@plt+0x4710>
   15cec:	mov	r1, r9
   15cf0:	mov	r0, r5
   15cf4:	bl	15368 <ftello64@plt+0x3d28>
   15cf8:	cmp	r0, #0
   15cfc:	beq	15d50 <ftello64@plt+0x4710>
   15d00:	cmp	r7, #0
   15d04:	beq	15d10 <ftello64@plt+0x46d0>
   15d08:	mov	r0, r7
   15d0c:	bl	1500c <ftello64@plt+0x39cc>
   15d10:	cmp	r8, #0
   15d14:	beq	15d20 <ftello64@plt+0x46e0>
   15d18:	mov	r0, r8
   15d1c:	bl	1500c <ftello64@plt+0x39cc>
   15d20:	mov	r0, r5
   15d24:	add	sp, sp, #8
   15d28:	ldrd	r4, [sp]
   15d2c:	ldrd	r6, [sp, #8]
   15d30:	ldrd	r8, [sp, #16]
   15d34:	ldr	sl, [sp, #24]
   15d38:	add	sp, sp, #28
   15d3c:	pop	{pc}		; (ldr pc, [sp], #4)
   15d40:	cmp	r0, #0
   15d44:	bne	15f24 <ftello64@plt+0x48e4>
   15d48:	mov	r5, r6
   15d4c:	b	15d20 <ftello64@plt+0x46e0>
   15d50:	cmp	sl, #0
   15d54:	beq	15d6c <ftello64@plt+0x472c>
   15d58:	mov	r1, sl
   15d5c:	mov	r0, r5
   15d60:	bl	15368 <ftello64@plt+0x3d28>
   15d64:	cmp	r0, #0
   15d68:	bne	15d00 <ftello64@plt+0x46c0>
   15d6c:	mov	r0, r5
   15d70:	bl	114cc <strlen@plt>
   15d74:	mov	r6, r0
   15d78:	mov	r0, r4
   15d7c:	bl	114cc <strlen@plt>
   15d80:	add	r0, r6, r0
   15d84:	add	r0, r0, #4
   15d88:	bl	26df4 <ftello64@plt+0x157b4>
   15d8c:	movw	r3, #46344	; 0xb508
   15d90:	movt	r3, #2
   15d94:	str	r5, [sp]
   15d98:	mvn	r2, #0
   15d9c:	mov	r1, #1
   15da0:	str	r4, [sp, #4]
   15da4:	mov	r6, r0
   15da8:	bl	114fc <__sprintf_chk@plt>
   15dac:	cmp	r7, #0
   15db0:	beq	15dbc <ftello64@plt+0x477c>
   15db4:	mov	r0, r7
   15db8:	bl	1500c <ftello64@plt+0x39cc>
   15dbc:	cmp	r8, #0
   15dc0:	beq	15d48 <ftello64@plt+0x4708>
   15dc4:	mov	r0, r8
   15dc8:	mov	r5, r6
   15dcc:	bl	1500c <ftello64@plt+0x39cc>
   15dd0:	b	15d20 <ftello64@plt+0x46e0>
   15dd4:	mov	r2, r7
   15dd8:	mov	r0, r4
   15ddc:	movw	r1, #46352	; 0xb510
   15de0:	movt	r1, #2
   15de4:	bl	27330 <ftello64@plt+0x15cf0>
   15de8:	mov	r9, r0
   15dec:	mov	r0, r7
   15df0:	bl	114cc <strlen@plt>
   15df4:	mov	sl, r0
   15df8:	add	r0, r0, #11
   15dfc:	bl	26df4 <ftello64@plt+0x157b4>
   15e00:	mov	r1, r7
   15e04:	mov	r2, sl
   15e08:	mov	r8, r0
   15e0c:	bl	1131c <memcpy@plt>
   15e10:	movw	r3, #46360	; 0xb518
   15e14:	movt	r3, #2
   15e18:	ldrb	lr, [r3, #10]
   15e1c:	mov	r0, r4
   15e20:	add	ip, r8, sl
   15e24:	mov	r2, r8
   15e28:	movw	r1, #46352	; 0xb510
   15e2c:	movt	r1, #2
   15e30:	ldrh	r7, [r3, #8]
   15e34:	ldr	r4, [r3]
   15e38:	ldr	r3, [r3, #4]
   15e3c:	str	r4, [r8, sl]
   15e40:	str	r3, [ip, #4]
   15e44:	strh	r7, [ip, #8]
   15e48:	strb	lr, [ip, #10]
   15e4c:	bl	27330 <ftello64@plt+0x15cf0>
   15e50:	mov	r4, r0
   15e54:	mov	r0, r8
   15e58:	bl	1500c <ftello64@plt+0x39cc>
   15e5c:	cmp	r4, #0
   15e60:	beq	15ef8 <ftello64@plt+0x48b8>
   15e64:	mov	r1, #63	; 0x3f
   15e68:	mov	r0, r4
   15e6c:	bl	114d8 <strchr@plt>
   15e70:	cmp	r0, #0
   15e74:	beq	15ec4 <ftello64@plt+0x4884>
   15e78:	mov	r0, r4
   15e7c:	bl	1500c <ftello64@plt+0x39cc>
   15e80:	cmp	r9, #0
   15e84:	mov	r1, r6
   15e88:	mov	r0, r5
   15e8c:	beq	15f48 <ftello64@plt+0x4908>
   15e90:	bl	112b0 <strcmp@plt>
   15e94:	cmp	r0, #0
   15e98:	beq	15f1c <ftello64@plt+0x48dc>
   15e9c:	mov	r1, r6
   15ea0:	mov	r0, r5
   15ea4:	bl	15368 <ftello64@plt+0x3d28>
   15ea8:	cmp	r0, #0
   15eac:	bne	15f90 <ftello64@plt+0x4950>
   15eb0:	mov	sl, r0
   15eb4:	mov	r7, r9
   15eb8:	mov	r8, r0
   15ebc:	mov	r4, r9
   15ec0:	b	15ce4 <ftello64@plt+0x46a4>
   15ec4:	mov	r1, r6
   15ec8:	mov	r0, r5
   15ecc:	bl	112b0 <strcmp@plt>
   15ed0:	cmp	r9, #0
   15ed4:	beq	15f5c <ftello64@plt+0x491c>
   15ed8:	cmp	r0, #0
   15edc:	bne	15f68 <ftello64@plt+0x4928>
   15ee0:	cmp	r9, r4
   15ee4:	beq	15f1c <ftello64@plt+0x48dc>
   15ee8:	mov	r0, r4
   15eec:	mov	r5, r9
   15ef0:	bl	1500c <ftello64@plt+0x39cc>
   15ef4:	b	15d20 <ftello64@plt+0x46e0>
   15ef8:	mov	r1, r6
   15efc:	mov	r0, r5
   15f00:	bl	112b0 <strcmp@plt>
   15f04:	cmp	r9, #0
   15f08:	bne	15e94 <ftello64@plt+0x4854>
   15f0c:	mov	sl, r9
   15f10:	mov	r8, r9
   15f14:	mov	r4, r6
   15f18:	b	15cc4 <ftello64@plt+0x4684>
   15f1c:	mov	r5, r9
   15f20:	b	15d20 <ftello64@plt+0x46e0>
   15f24:	mov	r1, r6
   15f28:	mov	r0, r5
   15f2c:	bl	15368 <ftello64@plt+0x3d28>
   15f30:	cmp	r0, #0
   15f34:	bne	15d20 <ftello64@plt+0x46e0>
   15f38:	mov	r8, r4
   15f3c:	mov	r7, r4
   15f40:	mov	r4, r6
   15f44:	b	15d6c <ftello64@plt+0x472c>
   15f48:	bl	112b0 <strcmp@plt>
   15f4c:	mov	sl, r9
   15f50:	mov	r8, r9
   15f54:	mov	r4, r6
   15f58:	b	15cc4 <ftello64@plt+0x4684>
   15f5c:	mov	sl, r4
   15f60:	mov	r8, r4
   15f64:	b	15cc4 <ftello64@plt+0x4684>
   15f68:	mov	r1, r6
   15f6c:	mov	r0, r5
   15f70:	bl	15368 <ftello64@plt+0x3d28>
   15f74:	cmp	r0, #0
   15f78:	bne	15f9c <ftello64@plt+0x495c>
   15f7c:	mov	sl, r4
   15f80:	mov	r8, r4
   15f84:	mov	r7, r9
   15f88:	mov	r4, r9
   15f8c:	b	15ce4 <ftello64@plt+0x46a4>
   15f90:	mov	r7, r9
   15f94:	mov	r8, #0
   15f98:	b	15d00 <ftello64@plt+0x46c0>
   15f9c:	mov	r8, r4
   15fa0:	mov	r7, r9
   15fa4:	b	15d08 <ftello64@plt+0x46c8>
   15fa8:	strd	r4, [sp, #-16]!
   15fac:	mov	r4, #0
   15fb0:	mov	r5, #0
   15fb4:	cmp	r1, #10
   15fb8:	str	r6, [sp, #8]
   15fbc:	strd	r4, [r0]
   15fc0:	strd	r4, [r0, #8]
   15fc4:	str	lr, [sp, #12]
   15fc8:	strd	r4, [r0, #16]
   15fcc:	strd	r4, [r0, #24]
   15fd0:	strd	r4, [r0, #32]
   15fd4:	strd	r4, [r0, #40]	; 0x28
   15fd8:	beq	15ff0 <ftello64@plt+0x49b0>
   15fdc:	ldrd	r4, [sp]
   15fe0:	str	r1, [r0]
   15fe4:	ldr	r6, [sp, #8]
   15fe8:	add	sp, sp, #12
   15fec:	pop	{pc}		; (ldr pc, [sp], #4)
   15ff0:	bl	1161c <abort@plt>
   15ff4:	mov	r2, #5
   15ff8:	strd	r4, [sp, #-16]!
   15ffc:	mov	r5, r0
   16000:	str	r6, [sp, #8]
   16004:	mov	r6, r1
   16008:	mov	r1, r0
   1600c:	mov	r0, #0
   16010:	str	lr, [sp, #12]
   16014:	bl	1137c <dcgettext@plt>
   16018:	cmp	r5, r0
   1601c:	mov	r4, r0
   16020:	beq	16038 <ftello64@plt+0x49f8>
   16024:	mov	r0, r4
   16028:	ldrd	r4, [sp]
   1602c:	ldr	r6, [sp, #8]
   16030:	add	sp, sp, #12
   16034:	pop	{pc}		; (ldr pc, [sp], #4)
   16038:	bl	28560 <ftello64@plt+0x16f20>
   1603c:	ldrb	r3, [r0]
   16040:	bic	r3, r3, #32
   16044:	cmp	r3, #85	; 0x55
   16048:	bne	160b0 <ftello64@plt+0x4a70>
   1604c:	ldrb	r3, [r0, #1]
   16050:	bic	r3, r3, #32
   16054:	cmp	r3, #84	; 0x54
   16058:	bne	16130 <ftello64@plt+0x4af0>
   1605c:	ldrb	r3, [r0, #2]
   16060:	bic	r3, r3, #32
   16064:	cmp	r3, #70	; 0x46
   16068:	bne	16130 <ftello64@plt+0x4af0>
   1606c:	ldrb	r3, [r0, #3]
   16070:	cmp	r3, #45	; 0x2d
   16074:	bne	16130 <ftello64@plt+0x4af0>
   16078:	ldrb	r3, [r0, #4]
   1607c:	cmp	r3, #56	; 0x38
   16080:	bne	16130 <ftello64@plt+0x4af0>
   16084:	ldrb	r3, [r0, #5]
   16088:	cmp	r3, #0
   1608c:	bne	16130 <ftello64@plt+0x4af0>
   16090:	ldrb	r2, [r4]
   16094:	movw	r3, #46456	; 0xb578
   16098:	movt	r3, #2
   1609c:	movw	r4, #46468	; 0xb584
   160a0:	movt	r4, #2
   160a4:	cmp	r2, #96	; 0x60
   160a8:	movne	r4, r3
   160ac:	b	16024 <ftello64@plt+0x49e4>
   160b0:	cmp	r3, #71	; 0x47
   160b4:	bne	16130 <ftello64@plt+0x4af0>
   160b8:	ldrb	r3, [r0, #1]
   160bc:	bic	r3, r3, #32
   160c0:	cmp	r3, #66	; 0x42
   160c4:	bne	16130 <ftello64@plt+0x4af0>
   160c8:	ldrb	r3, [r0, #2]
   160cc:	cmp	r3, #49	; 0x31
   160d0:	bne	16130 <ftello64@plt+0x4af0>
   160d4:	ldrb	r3, [r0, #3]
   160d8:	cmp	r3, #56	; 0x38
   160dc:	bne	16130 <ftello64@plt+0x4af0>
   160e0:	ldrb	r3, [r0, #4]
   160e4:	cmp	r3, #48	; 0x30
   160e8:	bne	16130 <ftello64@plt+0x4af0>
   160ec:	ldrb	r3, [r0, #5]
   160f0:	cmp	r3, #51	; 0x33
   160f4:	bne	16130 <ftello64@plt+0x4af0>
   160f8:	ldrb	r3, [r0, #6]
   160fc:	cmp	r3, #48	; 0x30
   16100:	bne	16130 <ftello64@plt+0x4af0>
   16104:	ldrb	r3, [r0, #7]
   16108:	cmp	r3, #0
   1610c:	bne	16130 <ftello64@plt+0x4af0>
   16110:	ldrb	r2, [r4]
   16114:	movw	r3, #46460	; 0xb57c
   16118:	movt	r3, #2
   1611c:	movw	r4, #46464	; 0xb580
   16120:	movt	r4, #2
   16124:	cmp	r2, #96	; 0x60
   16128:	movne	r4, r3
   1612c:	b	16024 <ftello64@plt+0x49e4>
   16130:	movw	r3, #46472	; 0xb588
   16134:	movt	r3, #2
   16138:	cmp	r6, #9
   1613c:	movw	r4, #45656	; 0xb258
   16140:	movt	r4, #2
   16144:	movne	r4, r3
   16148:	b	16024 <ftello64@plt+0x49e4>
   1614c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16150:	strd	r6, [sp, #8]
   16154:	strd	r8, [sp, #16]
   16158:	strd	sl, [sp, #24]
   1615c:	mov	fp, r0
   16160:	mov	sl, r1
   16164:	str	lr, [sp, #32]
   16168:	sub	sp, sp, #116	; 0x74
   1616c:	ldr	r8, [sp, #152]	; 0x98
   16170:	str	r3, [sp, #28]
   16174:	ldr	r3, [sp, #156]	; 0x9c
   16178:	str	r2, [sp, #32]
   1617c:	and	r4, r3, #2
   16180:	ubfx	r3, r3, #1, #1
   16184:	str	r3, [sp, #44]	; 0x2c
   16188:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   1618c:	str	r0, [sp, #64]	; 0x40
   16190:	cmp	r8, #10
   16194:	ldrls	pc, [pc, r8, lsl #2]
   16198:	b	17908 <ftello64@plt+0x62c8>
   1619c:	andeq	r6, r1, r0, lsr #11
   161a0:	andeq	r6, r1, ip, lsr r6
   161a4:	andeq	r6, r1, r8, lsl ip
   161a8:	andeq	r6, r1, ip, asr r6
   161ac:	andeq	r6, r1, r4, lsl #10
   161b0:	andeq	r6, r1, r0, asr r5
   161b4:	ldrdeq	r6, [r1], -r0
   161b8:	andeq	r6, r1, ip, lsl #12
   161bc:	andeq	r6, r1, r8, asr #3
   161c0:	andeq	r6, r1, r8, asr #3
   161c4:	andeq	r6, r1, r8, asr #3
   161c8:	cmp	r8, #10
   161cc:	beq	161f8 <ftello64@plt+0x4bb8>
   161d0:	mov	r1, r8
   161d4:	movw	r0, #46476	; 0xb58c
   161d8:	movt	r0, #2
   161dc:	bl	15ff4 <ftello64@plt+0x49b4>
   161e0:	mov	r1, r8
   161e4:	str	r0, [sp, #164]	; 0xa4
   161e8:	movw	r0, #46472	; 0xb588
   161ec:	movt	r0, #2
   161f0:	bl	15ff4 <ftello64@plt+0x49b4>
   161f4:	str	r0, [sp, #168]	; 0xa8
   161f8:	cmp	r4, #0
   161fc:	movne	r4, #0
   16200:	beq	175e4 <ftello64@plt+0x5fa4>
   16204:	mov	r3, #1
   16208:	mov	r5, #0
   1620c:	ldr	r0, [sp, #168]	; 0xa8
   16210:	str	r3, [sp, #36]	; 0x24
   16214:	str	r3, [sp, #40]	; 0x28
   16218:	str	r5, [sp, #68]	; 0x44
   1621c:	bl	114cc <strlen@plt>
   16220:	ldr	r3, [sp, #168]	; 0xa8
   16224:	str	r5, [sp, #48]	; 0x30
   16228:	str	r0, [sp, #56]	; 0x38
   1622c:	str	r3, [sp, #60]	; 0x3c
   16230:	str	r5, [sp, #72]	; 0x48
   16234:	str	r8, [sp, #152]	; 0x98
   16238:	mov	r8, fp
   1623c:	mov	r9, #0
   16240:	ldr	fp, [sp, #152]	; 0x98
   16244:	ldr	r3, [sp, #28]
   16248:	cmn	r3, #1
   1624c:	beq	167ac <ftello64@plt+0x516c>
   16250:	ldr	r3, [sp, #28]
   16254:	subs	r6, r3, r9
   16258:	movne	r6, #1
   1625c:	cmp	r6, #0
   16260:	beq	167c4 <ftello64@plt+0x5184>
   16264:	ldr	r0, [sp, #32]
   16268:	ldr	r7, [sp, #40]	; 0x28
   1626c:	add	r3, r0, r9
   16270:	cmp	fp, #2
   16274:	moveq	r7, #0
   16278:	andne	r7, r7, #1
   1627c:	str	r3, [sp, #52]	; 0x34
   16280:	cmp	r7, #0
   16284:	beq	16c60 <ftello64@plt+0x5620>
   16288:	ldr	r2, [sp, #56]	; 0x38
   1628c:	cmp	r2, #0
   16290:	beq	16efc <ftello64@plt+0x58bc>
   16294:	ldr	r1, [sp, #28]
   16298:	cmp	r2, #1
   1629c:	mov	r3, r2
   162a0:	movls	r3, #0
   162a4:	movhi	r3, #1
   162a8:	add	r5, r9, r2
   162ac:	cmn	r1, #1
   162b0:	movne	r3, #0
   162b4:	cmp	r3, #0
   162b8:	beq	162c4 <ftello64@plt+0x4c84>
   162bc:	bl	114cc <strlen@plt>
   162c0:	str	r0, [sp, #28]
   162c4:	ldr	r3, [sp, #28]
   162c8:	cmp	r5, r3
   162cc:	bhi	16efc <ftello64@plt+0x58bc>
   162d0:	ldr	r0, [sp, #52]	; 0x34
   162d4:	ldr	r2, [sp, #56]	; 0x38
   162d8:	ldr	r1, [sp, #60]	; 0x3c
   162dc:	bl	11358 <memcmp@plt>
   162e0:	cmp	r0, #0
   162e4:	bne	16efc <ftello64@plt+0x58bc>
   162e8:	ldr	r3, [sp, #44]	; 0x2c
   162ec:	cmp	r3, #0
   162f0:	bne	1782c <ftello64@plt+0x61ec>
   162f4:	ldr	r3, [sp, #52]	; 0x34
   162f8:	ldrb	r5, [r3]
   162fc:	cmp	r5, #126	; 0x7e
   16300:	ldrls	pc, [pc, r5, lsl #2]
   16304:	b	16bbc <ftello64@plt+0x557c>
   16308:	andeq	r6, r1, r0, asr #21
   1630c:			; <UNDEFINED> instruction: 0x00016bbc
   16310:			; <UNDEFINED> instruction: 0x00016bbc
   16314:			; <UNDEFINED> instruction: 0x00016bbc
   16318:			; <UNDEFINED> instruction: 0x00016bbc
   1631c:			; <UNDEFINED> instruction: 0x00016bbc
   16320:			; <UNDEFINED> instruction: 0x00016bbc
   16324:	muleq	r1, r4, sl
   16328:	andeq	r6, r1, ip, lsl #21
   1632c:	ldrdeq	r6, [r1], -r4
   16330:	andeq	r6, r1, r0, lsl #21
   16334:	andeq	r6, r1, ip, asr #19
   16338:	andeq	r6, r1, ip, asr sl
   1633c:	andeq	r6, r1, r8, lsr #21
   16340:			; <UNDEFINED> instruction: 0x00016bbc
   16344:			; <UNDEFINED> instruction: 0x00016bbc
   16348:			; <UNDEFINED> instruction: 0x00016bbc
   1634c:			; <UNDEFINED> instruction: 0x00016bbc
   16350:			; <UNDEFINED> instruction: 0x00016bbc
   16354:			; <UNDEFINED> instruction: 0x00016bbc
   16358:			; <UNDEFINED> instruction: 0x00016bbc
   1635c:			; <UNDEFINED> instruction: 0x00016bbc
   16360:			; <UNDEFINED> instruction: 0x00016bbc
   16364:			; <UNDEFINED> instruction: 0x00016bbc
   16368:			; <UNDEFINED> instruction: 0x00016bbc
   1636c:			; <UNDEFINED> instruction: 0x00016bbc
   16370:			; <UNDEFINED> instruction: 0x00016bbc
   16374:			; <UNDEFINED> instruction: 0x00016bbc
   16378:			; <UNDEFINED> instruction: 0x00016bbc
   1637c:			; <UNDEFINED> instruction: 0x00016bbc
   16380:			; <UNDEFINED> instruction: 0x00016bbc
   16384:			; <UNDEFINED> instruction: 0x00016bbc
   16388:	muleq	r1, r8, fp
   1638c:	andeq	r6, r1, r0, lsr #21
   16390:	andeq	r6, r1, r0, lsr #21
   16394:	andeq	r6, r1, ip, ror fp
   16398:	andeq	r6, r1, r0, lsr #21
   1639c:			; <UNDEFINED> instruction: 0x00016bb0
   163a0:	andeq	r6, r1, r0, lsr #21
   163a4:	strdeq	r6, [r1], -ip
   163a8:	andeq	r6, r1, r0, lsr #21
   163ac:	andeq	r6, r1, r0, lsr #21
   163b0:	andeq	r6, r1, r0, lsr #21
   163b4:			; <UNDEFINED> instruction: 0x00016bb0
   163b8:			; <UNDEFINED> instruction: 0x00016bb0
   163bc:			; <UNDEFINED> instruction: 0x00016bb0
   163c0:			; <UNDEFINED> instruction: 0x00016bb0
   163c4:			; <UNDEFINED> instruction: 0x00016bb0
   163c8:			; <UNDEFINED> instruction: 0x00016bb0
   163cc:			; <UNDEFINED> instruction: 0x00016bb0
   163d0:			; <UNDEFINED> instruction: 0x00016bb0
   163d4:			; <UNDEFINED> instruction: 0x00016bb0
   163d8:			; <UNDEFINED> instruction: 0x00016bb0
   163dc:			; <UNDEFINED> instruction: 0x00016bb0
   163e0:			; <UNDEFINED> instruction: 0x00016bb0
   163e4:			; <UNDEFINED> instruction: 0x00016bb0
   163e8:			; <UNDEFINED> instruction: 0x00016bb0
   163ec:			; <UNDEFINED> instruction: 0x00016bb0
   163f0:			; <UNDEFINED> instruction: 0x00016bb0
   163f4:	andeq	r6, r1, r0, lsr #21
   163f8:	andeq	r6, r1, r0, lsr #21
   163fc:	andeq	r6, r1, r0, lsr #21
   16400:	andeq	r6, r1, r0, lsr #21
   16404:	ldrdeq	r6, [r1], -r0
   16408:			; <UNDEFINED> instruction: 0x00016bbc
   1640c:			; <UNDEFINED> instruction: 0x00016bb0
   16410:			; <UNDEFINED> instruction: 0x00016bb0
   16414:			; <UNDEFINED> instruction: 0x00016bb0
   16418:			; <UNDEFINED> instruction: 0x00016bb0
   1641c:			; <UNDEFINED> instruction: 0x00016bb0
   16420:			; <UNDEFINED> instruction: 0x00016bb0
   16424:			; <UNDEFINED> instruction: 0x00016bb0
   16428:			; <UNDEFINED> instruction: 0x00016bb0
   1642c:			; <UNDEFINED> instruction: 0x00016bb0
   16430:			; <UNDEFINED> instruction: 0x00016bb0
   16434:			; <UNDEFINED> instruction: 0x00016bb0
   16438:			; <UNDEFINED> instruction: 0x00016bb0
   1643c:			; <UNDEFINED> instruction: 0x00016bb0
   16440:			; <UNDEFINED> instruction: 0x00016bb0
   16444:			; <UNDEFINED> instruction: 0x00016bb0
   16448:			; <UNDEFINED> instruction: 0x00016bb0
   1644c:			; <UNDEFINED> instruction: 0x00016bb0
   16450:			; <UNDEFINED> instruction: 0x00016bb0
   16454:			; <UNDEFINED> instruction: 0x00016bb0
   16458:			; <UNDEFINED> instruction: 0x00016bb0
   1645c:			; <UNDEFINED> instruction: 0x00016bb0
   16460:			; <UNDEFINED> instruction: 0x00016bb0
   16464:			; <UNDEFINED> instruction: 0x00016bb0
   16468:			; <UNDEFINED> instruction: 0x00016bb0
   1646c:			; <UNDEFINED> instruction: 0x00016bb0
   16470:			; <UNDEFINED> instruction: 0x00016bb0
   16474:	andeq	r6, r1, r0, lsr #21
   16478:	andeq	r6, r1, r8, ror r8
   1647c:			; <UNDEFINED> instruction: 0x00016bb0
   16480:	andeq	r6, r1, r0, lsr #21
   16484:			; <UNDEFINED> instruction: 0x00016bb0
   16488:	andeq	r6, r1, r0, lsr #21
   1648c:			; <UNDEFINED> instruction: 0x00016bb0
   16490:			; <UNDEFINED> instruction: 0x00016bb0
   16494:			; <UNDEFINED> instruction: 0x00016bb0
   16498:			; <UNDEFINED> instruction: 0x00016bb0
   1649c:			; <UNDEFINED> instruction: 0x00016bb0
   164a0:			; <UNDEFINED> instruction: 0x00016bb0
   164a4:			; <UNDEFINED> instruction: 0x00016bb0
   164a8:			; <UNDEFINED> instruction: 0x00016bb0
   164ac:			; <UNDEFINED> instruction: 0x00016bb0
   164b0:			; <UNDEFINED> instruction: 0x00016bb0
   164b4:			; <UNDEFINED> instruction: 0x00016bb0
   164b8:			; <UNDEFINED> instruction: 0x00016bb0
   164bc:			; <UNDEFINED> instruction: 0x00016bb0
   164c0:			; <UNDEFINED> instruction: 0x00016bb0
   164c4:			; <UNDEFINED> instruction: 0x00016bb0
   164c8:			; <UNDEFINED> instruction: 0x00016bb0
   164cc:			; <UNDEFINED> instruction: 0x00016bb0
   164d0:			; <UNDEFINED> instruction: 0x00016bb0
   164d4:			; <UNDEFINED> instruction: 0x00016bb0
   164d8:			; <UNDEFINED> instruction: 0x00016bb0
   164dc:			; <UNDEFINED> instruction: 0x00016bb0
   164e0:			; <UNDEFINED> instruction: 0x00016bb0
   164e4:			; <UNDEFINED> instruction: 0x00016bb0
   164e8:			; <UNDEFINED> instruction: 0x00016bb0
   164ec:			; <UNDEFINED> instruction: 0x00016bb0
   164f0:			; <UNDEFINED> instruction: 0x00016bb0
   164f4:	muleq	r1, ip, r6
   164f8:	andeq	r6, r1, r0, lsr #21
   164fc:	muleq	r1, ip, r6
   16500:	andeq	r6, r1, ip, ror fp
   16504:	cmp	r4, #0
   16508:	moveq	r3, #1
   1650c:	streq	r3, [sp, #40]	; 0x28
   16510:	beq	16c24 <ftello64@plt+0x55e4>
   16514:	mov	r3, #0
   16518:	mov	r2, #1
   1651c:	mov	r4, r3
   16520:	str	r2, [sp, #36]	; 0x24
   16524:	str	r2, [sp, #44]	; 0x2c
   16528:	str	r2, [sp, #56]	; 0x38
   1652c:	str	r3, [sp, #68]	; 0x44
   16530:	movw	r3, #46472	; 0xb588
   16534:	movt	r3, #2
   16538:	str	r4, [sp, #40]	; 0x28
   1653c:	mov	r8, #2
   16540:	str	r4, [sp, #48]	; 0x30
   16544:	str	r3, [sp, #60]	; 0x3c
   16548:	str	r4, [sp, #72]	; 0x48
   1654c:	b	16234 <ftello64@plt+0x4bf4>
   16550:	cmp	r4, #0
   16554:	bne	177a0 <ftello64@plt+0x6160>
   16558:	cmp	sl, #0
   1655c:	beq	17560 <ftello64@plt+0x5f20>
   16560:	mov	r3, #34	; 0x22
   16564:	mov	r1, r4
   16568:	mov	r2, #1
   1656c:	strb	r3, [fp]
   16570:	movw	r3, #45656	; 0xb258
   16574:	movt	r3, #2
   16578:	mov	r4, r2
   1657c:	str	r2, [sp, #36]	; 0x24
   16580:	str	r2, [sp, #40]	; 0x28
   16584:	str	r1, [sp, #44]	; 0x2c
   16588:	str	r1, [sp, #48]	; 0x30
   1658c:	str	r2, [sp, #56]	; 0x38
   16590:	str	r3, [sp, #60]	; 0x3c
   16594:	str	r1, [sp, #68]	; 0x44
   16598:	str	r1, [sp, #72]	; 0x48
   1659c:	b	16234 <ftello64@plt+0x4bf4>
   165a0:	mov	r3, #0
   165a4:	mov	r4, r8
   165a8:	str	r3, [sp, #40]	; 0x28
   165ac:	str	r3, [sp, #44]	; 0x2c
   165b0:	str	r3, [sp, #48]	; 0x30
   165b4:	str	r8, [sp, #56]	; 0x38
   165b8:	str	r3, [sp, #60]	; 0x3c
   165bc:	str	r3, [sp, #68]	; 0x44
   165c0:	mov	r3, #1
   165c4:	str	r3, [sp, #36]	; 0x24
   165c8:	str	r8, [sp, #72]	; 0x48
   165cc:	b	16234 <ftello64@plt+0x4bf4>
   165d0:	mov	r3, #1
   165d4:	mov	r2, #0
   165d8:	mov	r4, r2
   165dc:	mov	r8, #5
   165e0:	str	r3, [sp, #36]	; 0x24
   165e4:	str	r3, [sp, #40]	; 0x28
   165e8:	str	r3, [sp, #44]	; 0x2c
   165ec:	str	r2, [sp, #48]	; 0x30
   165f0:	str	r3, [sp, #56]	; 0x38
   165f4:	movw	r3, #45656	; 0xb258
   165f8:	movt	r3, #2
   165fc:	str	r3, [sp, #60]	; 0x3c
   16600:	str	r2, [sp, #68]	; 0x44
   16604:	str	r2, [sp, #72]	; 0x48
   16608:	b	16234 <ftello64@plt+0x4bf4>
   1660c:	mov	r3, #0
   16610:	mov	r2, #1
   16614:	mov	r4, r3
   16618:	str	r2, [sp, #36]	; 0x24
   1661c:	str	r2, [sp, #40]	; 0x28
   16620:	str	r3, [sp, #44]	; 0x2c
   16624:	str	r3, [sp, #48]	; 0x30
   16628:	str	r3, [sp, #56]	; 0x38
   1662c:	str	r3, [sp, #60]	; 0x3c
   16630:	str	r3, [sp, #68]	; 0x44
   16634:	str	r3, [sp, #72]	; 0x48
   16638:	b	16234 <ftello64@plt+0x4bf4>
   1663c:	mov	r2, #1
   16640:	mov	r3, #0
   16644:	mov	r4, r3
   16648:	str	r2, [sp, #36]	; 0x24
   1664c:	str	r2, [sp, #44]	; 0x2c
   16650:	str	r8, [sp, #56]	; 0x38
   16654:	str	r3, [sp, #68]	; 0x44
   16658:	b	16530 <ftello64@plt+0x4ef0>
   1665c:	mov	r3, #1
   16660:	mov	r2, #0
   16664:	mov	r4, r2
   16668:	mov	r8, #2
   1666c:	str	r3, [sp, #36]	; 0x24
   16670:	str	r3, [sp, #40]	; 0x28
   16674:	str	r3, [sp, #44]	; 0x2c
   16678:	str	r2, [sp, #48]	; 0x30
   1667c:	str	r3, [sp, #56]	; 0x38
   16680:	movw	r3, #46472	; 0xb588
   16684:	movt	r3, #2
   16688:	str	r3, [sp, #60]	; 0x3c
   1668c:	str	r2, [sp, #68]	; 0x44
   16690:	str	r2, [sp, #72]	; 0x48
   16694:	b	16234 <ftello64@plt+0x4bf4>
   16698:	mov	r7, #0
   1669c:	ldr	r3, [sp, #28]
   166a0:	cmn	r3, #1
   166a4:	beq	1717c <ftello64@plt+0x5b3c>
   166a8:	ldr	r3, [sp, #28]
   166ac:	subs	r2, r3, #1
   166b0:	movne	r2, #1
   166b4:	sub	r3, fp, #2
   166b8:	cmp	r2, #0
   166bc:	clz	r3, r3
   166c0:	lsr	r3, r3, #5
   166c4:	bne	166d0 <ftello64@plt+0x5090>
   166c8:	cmp	r9, #0
   166cc:	beq	16edc <ftello64@plt+0x589c>
   166d0:	mov	r6, #0
   166d4:	ldr	r2, [sp, #40]	; 0x28
   166d8:	eor	r2, r2, #1
   166dc:	orrs	r3, r3, r2
   166e0:	bne	168b8 <ftello64@plt+0x5278>
   166e4:	ldr	r2, [sp, #160]	; 0xa0
   166e8:	cmp	r2, #0
   166ec:	beq	1670c <ftello64@plt+0x50cc>
   166f0:	ldr	r0, [sp, #160]	; 0xa0
   166f4:	ubfx	r1, r5, #5, #8
   166f8:	and	r2, r5, #31
   166fc:	ldr	r1, [r0, r1, lsl #2]
   16700:	lsr	r2, r1, r2
   16704:	tst	r2, #1
   16708:	bne	16714 <ftello64@plt+0x50d4>
   1670c:	cmp	r7, #0
   16710:	beq	16984 <ftello64@plt+0x5344>
   16714:	ldr	r2, [sp, #44]	; 0x2c
   16718:	sub	r3, fp, #2
   1671c:	clz	r3, r3
   16720:	lsr	r3, r3, #5
   16724:	cmp	r2, #0
   16728:	bne	174d0 <ftello64@plt+0x5e90>
   1672c:	ldr	r2, [sp, #48]	; 0x30
   16730:	eor	r2, r2, #1
   16734:	ands	r3, r3, r2
   16738:	beq	16770 <ftello64@plt+0x5130>
   1673c:	cmp	sl, r4
   16740:	str	r3, [sp, #48]	; 0x30
   16744:	movhi	r2, #39	; 0x27
   16748:	strbhi	r2, [r8, r4]
   1674c:	add	r2, r4, #1
   16750:	cmp	sl, r2
   16754:	movhi	r1, #36	; 0x24
   16758:	strbhi	r1, [r8, r2]
   1675c:	add	r2, r4, #2
   16760:	add	r4, r4, #3
   16764:	cmp	sl, r2
   16768:	movhi	r1, #39	; 0x27
   1676c:	strbhi	r1, [r8, r2]
   16770:	cmp	r4, sl
   16774:	add	r9, r9, #1
   16778:	movcc	r3, #92	; 0x5c
   1677c:	strbcc	r3, [r8, r4]
   16780:	add	r4, r4, #1
   16784:	cmp	r4, sl
   16788:	ldr	r3, [sp, #36]	; 0x24
   1678c:	strbcc	r5, [r8, r4]
   16790:	cmp	r6, #0
   16794:	add	r4, r4, #1
   16798:	moveq	r3, #0
   1679c:	str	r3, [sp, #36]	; 0x24
   167a0:	ldr	r3, [sp, #28]
   167a4:	cmn	r3, #1
   167a8:	bne	16250 <ftello64@plt+0x4c10>
   167ac:	ldr	r3, [sp, #32]
   167b0:	ldrb	r6, [r3, r9]
   167b4:	adds	r6, r6, #0
   167b8:	movne	r6, #1
   167bc:	cmp	r6, #0
   167c0:	bne	16264 <ftello64@plt+0x4c24>
   167c4:	str	fp, [sp, #152]	; 0x98
   167c8:	mov	fp, r8
   167cc:	cmp	r4, #0
   167d0:	ldr	r1, [sp, #44]	; 0x2c
   167d4:	movne	r3, #0
   167d8:	ldr	r8, [sp, #152]	; 0x98
   167dc:	sub	r2, r8, #2
   167e0:	clz	r2, r2
   167e4:	lsr	r2, r2, #5
   167e8:	andeq	r3, r2, r1
   167ec:	cmp	r3, #0
   167f0:	bne	178ac <ftello64@plt+0x626c>
   167f4:	eor	r3, r1, #1
   167f8:	ands	r2, r2, r3
   167fc:	beq	177d8 <ftello64@plt+0x6198>
   16800:	ldr	r3, [sp, #68]	; 0x44
   16804:	cmp	r3, #0
   16808:	beq	177dc <ftello64@plt+0x619c>
   1680c:	ldr	r3, [sp, #36]	; 0x24
   16810:	cmp	r3, #0
   16814:	bne	17868 <ftello64@plt+0x6228>
   16818:	ldr	r3, [sp, #72]	; 0x48
   1681c:	adds	r3, r3, #0
   16820:	movne	r3, #1
   16824:	cmp	sl, #0
   16828:	movne	r3, #0
   1682c:	cmp	r3, #0
   16830:	ldreq	r2, [sp, #68]	; 0x44
   16834:	beq	177dc <ftello64@plt+0x619c>
   16838:	ldr	r2, [sp, #72]	; 0x48
   1683c:	str	r3, [sp, #68]	; 0x44
   16840:	movw	r3, #46472	; 0xb588
   16844:	movt	r3, #2
   16848:	mov	r1, #39	; 0x27
   1684c:	mov	r4, #1
   16850:	ldr	sl, [sp, #72]	; 0x48
   16854:	mov	r8, #2
   16858:	str	r3, [sp, #60]	; 0x3c
   1685c:	mov	r3, #0
   16860:	strb	r1, [fp]
   16864:	str	r3, [sp, #44]	; 0x2c
   16868:	str	r4, [sp, #56]	; 0x38
   1686c:	str	r2, [sp, #72]	; 0x48
   16870:	b	16234 <ftello64@plt+0x4bf4>
   16874:	mov	r7, #0
   16878:	cmp	fp, #2
   1687c:	beq	1715c <ftello64@plt+0x5b1c>
   16880:	ldr	r2, [sp, #40]	; 0x28
   16884:	ldr	r3, [sp, #56]	; 0x38
   16888:	ldr	r1, [sp, #44]	; 0x2c
   1688c:	cmp	r3, #0
   16890:	moveq	r3, #0
   16894:	andne	r3, r2, r1
   16898:	cmp	r3, #0
   1689c:	moveq	r5, #92	; 0x5c
   168a0:	moveq	r3, r5
   168a4:	bne	17168 <ftello64@plt+0x5b28>
   168a8:	ldr	r2, [sp, #40]	; 0x28
   168ac:	cmp	r2, #0
   168b0:	bne	175a4 <ftello64@plt+0x5f64>
   168b4:	mov	r6, #0
   168b8:	ldr	r3, [sp, #44]	; 0x2c
   168bc:	cmp	r3, #0
   168c0:	beq	17154 <ftello64@plt+0x5b14>
   168c4:	mov	r3, #0
   168c8:	b	166e4 <ftello64@plt+0x50a4>
   168cc:	mov	r7, #0
   168d0:	cmp	fp, #2
   168d4:	beq	171cc <ftello64@plt+0x5b8c>
   168d8:	cmp	fp, #5
   168dc:	beq	17190 <ftello64@plt+0x5b50>
   168e0:	sub	r3, fp, #2
   168e4:	mov	r6, #0
   168e8:	clz	r3, r3
   168ec:	mov	r5, #63	; 0x3f
   168f0:	lsr	r3, r3, #5
   168f4:	b	166d4 <ftello64@plt+0x5094>
   168f8:	mov	r7, #0
   168fc:	cmp	fp, #2
   16900:	movne	r3, #0
   16904:	movne	r5, #39	; 0x27
   16908:	strne	r6, [sp, #68]	; 0x44
   1690c:	bne	166d4 <ftello64@plt+0x5094>
   16910:	ldr	r3, [sp, #44]	; 0x2c
   16914:	cmp	r3, #0
   16918:	bne	175d4 <ftello64@plt+0x5f94>
   1691c:	ldr	r3, [sp, #72]	; 0x48
   16920:	cmp	sl, #0
   16924:	clz	r3, r3
   16928:	lsr	r3, r3, #5
   1692c:	moveq	r3, #0
   16930:	cmp	r3, #0
   16934:	bne	17500 <ftello64@plt+0x5ec0>
   16938:	cmp	sl, r4
   1693c:	movhi	r3, #39	; 0x27
   16940:	strbhi	r3, [r8, r4]
   16944:	add	r3, r4, #1
   16948:	cmp	sl, r3
   1694c:	movhi	r2, #92	; 0x5c
   16950:	strbhi	r2, [r8, r3]
   16954:	add	r3, r4, #2
   16958:	cmp	sl, r3
   1695c:	bls	16968 <ftello64@plt+0x5328>
   16960:	mov	r2, #39	; 0x27
   16964:	strb	r2, [r8, r3]
   16968:	mov	r3, #0
   1696c:	cmp	r7, #0
   16970:	add	r4, r4, #3
   16974:	mov	r5, #39	; 0x27
   16978:	str	r3, [sp, #48]	; 0x30
   1697c:	str	r6, [sp, #68]	; 0x44
   16980:	bne	16714 <ftello64@plt+0x50d4>
   16984:	ldr	r2, [sp, #48]	; 0x30
   16988:	eor	r3, r3, #1
   1698c:	add	r9, r9, #1
   16990:	and	r3, r3, r2
   16994:	uxtb	r3, r3
   16998:	cmp	r3, #0
   1699c:	beq	16784 <ftello64@plt+0x5144>
   169a0:	cmp	sl, r4
   169a4:	movhi	r3, #39	; 0x27
   169a8:	strbhi	r3, [r8, r4]
   169ac:	add	r3, r4, #1
   169b0:	add	r4, r4, #2
   169b4:	cmp	sl, r3
   169b8:	movhi	r2, #39	; 0x27
   169bc:	strbhi	r2, [r8, r3]
   169c0:	mov	r3, #0
   169c4:	str	r3, [sp, #48]	; 0x30
   169c8:	b	16784 <ftello64@plt+0x5144>
   169cc:	mov	r3, #118	; 0x76
   169d0:	b	168a8 <ftello64@plt+0x5268>
   169d4:	mov	r3, #116	; 0x74
   169d8:	ldr	r2, [sp, #44]	; 0x2c
   169dc:	cmp	fp, #2
   169e0:	movne	r2, #0
   169e4:	andeq	r2, r2, #1
   169e8:	cmp	r2, #0
   169ec:	beq	168a8 <ftello64@plt+0x5268>
   169f0:	mov	fp, r8
   169f4:	mov	r8, #2
   169f8:	ldr	r3, [sp, #40]	; 0x28
   169fc:	cmp	r3, #0
   16a00:	movne	r8, #4
   16a04:	mov	lr, #0
   16a08:	mov	r0, fp
   16a0c:	ldr	r2, [sp, #32]
   16a10:	ldr	r3, [sp, #156]	; 0x9c
   16a14:	ldr	r1, [sp, #164]	; 0xa4
   16a18:	bic	ip, r3, #2
   16a1c:	ldr	r3, [sp, #28]
   16a20:	stm	sp, {r8, ip, lr}
   16a24:	ldr	ip, [sp, #168]	; 0xa8
   16a28:	str	r1, [sp, #12]
   16a2c:	mov	r1, sl
   16a30:	str	ip, [sp, #16]
   16a34:	bl	1614c <ftello64@plt+0x4b0c>
   16a38:	mov	r4, r0
   16a3c:	mov	r0, r4
   16a40:	add	sp, sp, #116	; 0x74
   16a44:	ldrd	r4, [sp]
   16a48:	ldrd	r6, [sp, #8]
   16a4c:	ldrd	r8, [sp, #16]
   16a50:	ldrd	sl, [sp, #24]
   16a54:	add	sp, sp, #32
   16a58:	pop	{pc}		; (ldr pc, [sp], #4)
   16a5c:	mov	r5, #102	; 0x66
   16a60:	ldr	r2, [sp, #44]	; 0x2c
   16a64:	sub	r3, fp, #2
   16a68:	clz	r3, r3
   16a6c:	lsr	r3, r3, #5
   16a70:	cmp	r2, #0
   16a74:	bne	174d0 <ftello64@plt+0x5e90>
   16a78:	mov	r6, r2
   16a7c:	b	16770 <ftello64@plt+0x5130>
   16a80:	mov	r5, #110	; 0x6e
   16a84:	mov	r6, #0
   16a88:	b	16714 <ftello64@plt+0x50d4>
   16a8c:	mov	r5, #98	; 0x62
   16a90:	b	16a60 <ftello64@plt+0x5420>
   16a94:	mov	r5, #97	; 0x61
   16a98:	b	16a60 <ftello64@plt+0x5420>
   16a9c:	mov	r7, #0
   16aa0:	mov	r6, #0
   16aa4:	b	168c4 <ftello64@plt+0x5284>
   16aa8:	mov	r5, #114	; 0x72
   16aac:	b	16a84 <ftello64@plt+0x5444>
   16ab0:	ldr	r3, [sp, #44]	; 0x2c
   16ab4:	cmp	r3, #0
   16ab8:	bne	17848 <ftello64@plt+0x6208>
   16abc:	mov	r7, r3
   16ac0:	ldr	r3, [sp, #48]	; 0x30
   16ac4:	sub	r2, fp, #2
   16ac8:	clz	r2, r2
   16acc:	lsr	r2, r2, #5
   16ad0:	eor	r3, r3, #1
   16ad4:	ands	r3, r2, r3
   16ad8:	beq	174ec <ftello64@plt+0x5eac>
   16adc:	cmp	sl, r4
   16ae0:	movhi	r1, #39	; 0x27
   16ae4:	strbhi	r1, [r8, r4]
   16ae8:	add	r1, r4, #1
   16aec:	cmp	sl, r1
   16af0:	movhi	r0, #36	; 0x24
   16af4:	strbhi	r0, [r8, r1]
   16af8:	add	r1, r4, #2
   16afc:	cmp	sl, r1
   16b00:	movhi	r0, #39	; 0x27
   16b04:	strbhi	r0, [r8, r1]
   16b08:	add	r1, r4, #3
   16b0c:	cmp	sl, r1
   16b10:	bls	17544 <ftello64@plt+0x5f04>
   16b14:	mov	r4, r1
   16b18:	mov	r1, #92	; 0x5c
   16b1c:	mov	r0, r4
   16b20:	str	r3, [sp, #48]	; 0x30
   16b24:	strb	r1, [r8, r4]
   16b28:	cmp	fp, #2
   16b2c:	add	r4, r4, #1
   16b30:	beq	17594 <ftello64@plt+0x5f54>
   16b34:	ldr	r1, [sp, #28]
   16b38:	add	r3, r9, #1
   16b3c:	cmp	r3, r1
   16b40:	bcs	16b58 <ftello64@plt+0x5518>
   16b44:	ldr	r1, [sp, #32]
   16b48:	ldrb	r3, [r1, r3]
   16b4c:	sub	r3, r3, #48	; 0x30
   16b50:	cmp	r3, #9
   16b54:	bls	175ac <ftello64@plt+0x5f6c>
   16b58:	mov	r5, #48	; 0x30
   16b5c:	ldr	r3, [sp, #40]	; 0x28
   16b60:	eor	r3, r3, #1
   16b64:	orrs	r2, r2, r3
   16b68:	mov	r3, r6
   16b6c:	moveq	r6, r2
   16b70:	beq	166e4 <ftello64@plt+0x50a4>
   16b74:	mov	r6, #0
   16b78:	b	1670c <ftello64@plt+0x50cc>
   16b7c:	cmp	r9, #0
   16b80:	mov	r2, r7
   16b84:	bne	17124 <ftello64@plt+0x5ae4>
   16b88:	mov	r6, r7
   16b8c:	mov	r3, r9
   16b90:	mov	r7, r2
   16b94:	b	166d4 <ftello64@plt+0x5094>
   16b98:	mov	r2, r7
   16b9c:	mov	r6, r7
   16ba0:	mov	r3, #0
   16ba4:	mov	r7, r2
   16ba8:	mov	r5, #32
   16bac:	b	166d4 <ftello64@plt+0x5094>
   16bb0:	mov	r6, r7
   16bb4:	b	168c4 <ftello64@plt+0x5284>
   16bb8:	mov	r7, #0
   16bbc:	ldr	r3, [sp, #64]	; 0x40
   16bc0:	cmp	r3, #1
   16bc4:	bne	171e4 <ftello64@plt+0x5ba4>
   16bc8:	bl	114a8 <__ctype_b_loc@plt>
   16bcc:	ldr	r2, [r0]
   16bd0:	sxth	r3, r5
   16bd4:	lsl	r3, r3, #1
   16bd8:	ldr	r1, [sp, #64]	; 0x40
   16bdc:	ldrh	r3, [r2, r3]
   16be0:	mov	ip, r1
   16be4:	and	r3, r3, #16384	; 0x4000
   16be8:	cmp	r3, #0
   16bec:	ldr	r3, [sp, #40]	; 0x28
   16bf0:	movne	r6, #1
   16bf4:	moveq	r6, #0
   16bf8:	movne	r2, #0
   16bfc:	andeq	r2, r3, #1
   16c00:	cmp	r2, #0
   16c04:	bne	1752c <ftello64@plt+0x5eec>
   16c08:	sub	r3, fp, #2
   16c0c:	clz	r3, r3
   16c10:	lsr	r3, r3, #5
   16c14:	b	166d4 <ftello64@plt+0x5094>
   16c18:	cmp	r4, #0
   16c1c:	bne	178bc <ftello64@plt+0x627c>
   16c20:	str	r4, [sp, #40]	; 0x28
   16c24:	cmp	sl, #0
   16c28:	bne	178ec <ftello64@plt+0x62ac>
   16c2c:	mov	r3, #1
   16c30:	movw	r2, #46472	; 0xb588
   16c34:	movt	r2, #2
   16c38:	mov	r4, r3
   16c3c:	mov	r8, #2
   16c40:	str	r3, [sp, #36]	; 0x24
   16c44:	str	sl, [sp, #44]	; 0x2c
   16c48:	str	sl, [sp, #48]	; 0x30
   16c4c:	str	r3, [sp, #56]	; 0x38
   16c50:	str	r2, [sp, #60]	; 0x3c
   16c54:	str	sl, [sp, #68]	; 0x44
   16c58:	str	sl, [sp, #72]	; 0x48
   16c5c:	b	16234 <ftello64@plt+0x4bf4>
   16c60:	ldr	r3, [sp, #32]
   16c64:	ldrb	r5, [r3, r9]
   16c68:	cmp	r5, #126	; 0x7e
   16c6c:	ldrls	pc, [pc, r5, lsl #2]
   16c70:	b	16bbc <ftello64@plt+0x557c>
   16c74:	muleq	r1, r8, lr
   16c78:			; <UNDEFINED> instruction: 0x00016bbc
   16c7c:			; <UNDEFINED> instruction: 0x00016bbc
   16c80:			; <UNDEFINED> instruction: 0x00016bbc
   16c84:			; <UNDEFINED> instruction: 0x00016bbc
   16c88:			; <UNDEFINED> instruction: 0x00016bbc
   16c8c:			; <UNDEFINED> instruction: 0x00016bbc
   16c90:	muleq	r1, r0, lr
   16c94:	andeq	r6, r1, r8, lsl #29
   16c98:	ldrdeq	r6, [r1], -r4
   16c9c:	andeq	r6, r1, r0, lsl #29
   16ca0:	andeq	r6, r1, ip, asr #19
   16ca4:	andeq	r6, r1, r8, ror lr
   16ca8:	andeq	r6, r1, r0, ror lr
   16cac:			; <UNDEFINED> instruction: 0x00016bbc
   16cb0:			; <UNDEFINED> instruction: 0x00016bbc
   16cb4:			; <UNDEFINED> instruction: 0x00016bbc
   16cb8:			; <UNDEFINED> instruction: 0x00016bbc
   16cbc:			; <UNDEFINED> instruction: 0x00016bbc
   16cc0:			; <UNDEFINED> instruction: 0x00016bbc
   16cc4:			; <UNDEFINED> instruction: 0x00016bbc
   16cc8:			; <UNDEFINED> instruction: 0x00016bbc
   16ccc:			; <UNDEFINED> instruction: 0x00016bbc
   16cd0:			; <UNDEFINED> instruction: 0x00016bbc
   16cd4:			; <UNDEFINED> instruction: 0x00016bbc
   16cd8:			; <UNDEFINED> instruction: 0x00016bbc
   16cdc:			; <UNDEFINED> instruction: 0x00016bbc
   16ce0:			; <UNDEFINED> instruction: 0x00016bbc
   16ce4:			; <UNDEFINED> instruction: 0x00016bbc
   16ce8:			; <UNDEFINED> instruction: 0x00016bbc
   16cec:			; <UNDEFINED> instruction: 0x00016bbc
   16cf0:			; <UNDEFINED> instruction: 0x00016bbc
   16cf4:	andeq	r6, r1, ip, ror #29
   16cf8:	andeq	r6, r1, ip, asr #29
   16cfc:	andeq	r6, r1, ip, asr #29
   16d00:			; <UNDEFINED> instruction: 0x00016ebc
   16d04:	andeq	r6, r1, ip, asr #29
   16d08:	andeq	r6, r1, r8, lsl #24
   16d0c:	andeq	r6, r1, ip, asr #29
   16d10:	strdeq	r6, [r1], -ip
   16d14:	andeq	r6, r1, ip, asr #29
   16d18:	andeq	r6, r1, ip, asr #29
   16d1c:	andeq	r6, r1, ip, asr #29
   16d20:	andeq	r6, r1, r8, lsl #24
   16d24:	andeq	r6, r1, r8, lsl #24
   16d28:	andeq	r6, r1, r8, lsl #24
   16d2c:	andeq	r6, r1, r8, lsl #24
   16d30:	andeq	r6, r1, r8, lsl #24
   16d34:	andeq	r6, r1, r8, lsl #24
   16d38:	andeq	r6, r1, r8, lsl #24
   16d3c:	andeq	r6, r1, r8, lsl #24
   16d40:	andeq	r6, r1, r8, lsl #24
   16d44:	andeq	r6, r1, r8, lsl #24
   16d48:	andeq	r6, r1, r8, lsl #24
   16d4c:	andeq	r6, r1, r8, lsl #24
   16d50:	andeq	r6, r1, r8, lsl #24
   16d54:	andeq	r6, r1, r8, lsl #24
   16d58:	andeq	r6, r1, r8, lsl #24
   16d5c:	andeq	r6, r1, r8, lsl #24
   16d60:	andeq	r6, r1, ip, asr #29
   16d64:	andeq	r6, r1, ip, asr #29
   16d68:	andeq	r6, r1, ip, asr #29
   16d6c:	andeq	r6, r1, ip, asr #29
   16d70:	ldrdeq	r6, [r1], -r0
   16d74:			; <UNDEFINED> instruction: 0x00016bbc
   16d78:	andeq	r6, r1, r8, lsl #24
   16d7c:	andeq	r6, r1, r8, lsl #24
   16d80:	andeq	r6, r1, r8, lsl #24
   16d84:	andeq	r6, r1, r8, lsl #24
   16d88:	andeq	r6, r1, r8, lsl #24
   16d8c:	andeq	r6, r1, r8, lsl #24
   16d90:	andeq	r6, r1, r8, lsl #24
   16d94:	andeq	r6, r1, r8, lsl #24
   16d98:	andeq	r6, r1, r8, lsl #24
   16d9c:	andeq	r6, r1, r8, lsl #24
   16da0:	andeq	r6, r1, r8, lsl #24
   16da4:	andeq	r6, r1, r8, lsl #24
   16da8:	andeq	r6, r1, r8, lsl #24
   16dac:	andeq	r6, r1, r8, lsl #24
   16db0:	andeq	r6, r1, r8, lsl #24
   16db4:	andeq	r6, r1, r8, lsl #24
   16db8:	andeq	r6, r1, r8, lsl #24
   16dbc:	andeq	r6, r1, r8, lsl #24
   16dc0:	andeq	r6, r1, r8, lsl #24
   16dc4:	andeq	r6, r1, r8, lsl #24
   16dc8:	andeq	r6, r1, r8, lsl #24
   16dcc:	andeq	r6, r1, r8, lsl #24
   16dd0:	andeq	r6, r1, r8, lsl #24
   16dd4:	andeq	r6, r1, r8, lsl #24
   16dd8:	andeq	r6, r1, r8, lsl #24
   16ddc:	andeq	r6, r1, r8, lsl #24
   16de0:	andeq	r6, r1, ip, asr #29
   16de4:	andeq	r6, r1, r8, ror r8
   16de8:	andeq	r6, r1, r8, lsl #24
   16dec:	andeq	r6, r1, ip, asr #29
   16df0:	andeq	r6, r1, r8, lsl #24
   16df4:	andeq	r6, r1, ip, asr #29
   16df8:	andeq	r6, r1, r8, lsl #24
   16dfc:	andeq	r6, r1, r8, lsl #24
   16e00:	andeq	r6, r1, r8, lsl #24
   16e04:	andeq	r6, r1, r8, lsl #24
   16e08:	andeq	r6, r1, r8, lsl #24
   16e0c:	andeq	r6, r1, r8, lsl #24
   16e10:	andeq	r6, r1, r8, lsl #24
   16e14:	andeq	r6, r1, r8, lsl #24
   16e18:	andeq	r6, r1, r8, lsl #24
   16e1c:	andeq	r6, r1, r8, lsl #24
   16e20:	andeq	r6, r1, r8, lsl #24
   16e24:	andeq	r6, r1, r8, lsl #24
   16e28:	andeq	r6, r1, r8, lsl #24
   16e2c:	andeq	r6, r1, r8, lsl #24
   16e30:	andeq	r6, r1, r8, lsl #24
   16e34:	andeq	r6, r1, r8, lsl #24
   16e38:	andeq	r6, r1, r8, lsl #24
   16e3c:	andeq	r6, r1, r8, lsl #24
   16e40:	andeq	r6, r1, r8, lsl #24
   16e44:	andeq	r6, r1, r8, lsl #24
   16e48:	andeq	r6, r1, r8, lsl #24
   16e4c:	andeq	r6, r1, r8, lsl #24
   16e50:	andeq	r6, r1, r8, lsl #24
   16e54:	andeq	r6, r1, r8, lsl #24
   16e58:	andeq	r6, r1, r8, lsl #24
   16e5c:	andeq	r6, r1, r8, lsl #24
   16e60:	muleq	r1, ip, r6
   16e64:	andeq	r6, r1, ip, asr #29
   16e68:	muleq	r1, ip, r6
   16e6c:			; <UNDEFINED> instruction: 0x00016ebc
   16e70:	mov	r3, #114	; 0x72
   16e74:	b	169d8 <ftello64@plt+0x5398>
   16e78:	mov	r3, #102	; 0x66
   16e7c:	b	168a8 <ftello64@plt+0x5268>
   16e80:	mov	r3, #110	; 0x6e
   16e84:	b	169d8 <ftello64@plt+0x5398>
   16e88:	mov	r3, #98	; 0x62
   16e8c:	b	168a8 <ftello64@plt+0x5268>
   16e90:	mov	r3, #97	; 0x61
   16e94:	b	168a8 <ftello64@plt+0x5268>
   16e98:	ldr	r3, [sp, #40]	; 0x28
   16e9c:	cmp	r3, #0
   16ea0:	bne	16ab0 <ftello64@plt+0x5470>
   16ea4:	ldr	r3, [sp, #156]	; 0x9c
   16ea8:	tst	r3, #1
   16eac:	addne	r9, r9, #1
   16eb0:	bne	16244 <ftello64@plt+0x4c04>
   16eb4:	ldr	r7, [sp, #40]	; 0x28
   16eb8:	b	168b4 <ftello64@plt+0x5274>
   16ebc:	sub	r3, fp, #2
   16ec0:	clz	r3, r3
   16ec4:	lsr	r3, r3, #5
   16ec8:	b	166c8 <ftello64@plt+0x5088>
   16ecc:	sub	r3, fp, #2
   16ed0:	mov	r6, #0
   16ed4:	clz	r3, r3
   16ed8:	lsr	r3, r3, #5
   16edc:	ldr	r2, [sp, #44]	; 0x2c
   16ee0:	tst	r2, r3
   16ee4:	beq	166d4 <ftello64@plt+0x5094>
   16ee8:	b	169f0 <ftello64@plt+0x53b0>
   16eec:	sub	r3, fp, #2
   16ef0:	clz	r3, r3
   16ef4:	lsr	r3, r3, #5
   16ef8:	b	16edc <ftello64@plt+0x589c>
   16efc:	ldr	r3, [sp, #52]	; 0x34
   16f00:	ldrb	r5, [r3]
   16f04:	cmp	r5, #126	; 0x7e
   16f08:	ldrls	pc, [pc, r5, lsl #2]
   16f0c:	b	16bb8 <ftello64@plt+0x5578>
   16f10:			; <UNDEFINED> instruction: 0x00016ab0
   16f14:			; <UNDEFINED> instruction: 0x00016bb8
   16f18:			; <UNDEFINED> instruction: 0x00016bb8
   16f1c:			; <UNDEFINED> instruction: 0x00016bb8
   16f20:			; <UNDEFINED> instruction: 0x00016bb8
   16f24:			; <UNDEFINED> instruction: 0x00016bb8
   16f28:			; <UNDEFINED> instruction: 0x00016bb8
   16f2c:	muleq	r1, r4, sl
   16f30:	andeq	r6, r1, ip, lsl #21
   16f34:	andeq	r7, r1, r8, asr #2
   16f38:	andeq	r6, r1, r0, lsl #21
   16f3c:	andeq	r7, r1, ip, lsr r1
   16f40:	andeq	r6, r1, ip, asr sl
   16f44:	andeq	r6, r1, r8, lsr #21
   16f48:			; <UNDEFINED> instruction: 0x00016bb8
   16f4c:			; <UNDEFINED> instruction: 0x00016bb8
   16f50:			; <UNDEFINED> instruction: 0x00016bb8
   16f54:			; <UNDEFINED> instruction: 0x00016bb8
   16f58:			; <UNDEFINED> instruction: 0x00016bb8
   16f5c:			; <UNDEFINED> instruction: 0x00016bb8
   16f60:			; <UNDEFINED> instruction: 0x00016bb8
   16f64:			; <UNDEFINED> instruction: 0x00016bb8
   16f68:			; <UNDEFINED> instruction: 0x00016bb8
   16f6c:			; <UNDEFINED> instruction: 0x00016bb8
   16f70:			; <UNDEFINED> instruction: 0x00016bb8
   16f74:			; <UNDEFINED> instruction: 0x00016bb8
   16f78:			; <UNDEFINED> instruction: 0x00016bb8
   16f7c:			; <UNDEFINED> instruction: 0x00016bb8
   16f80:			; <UNDEFINED> instruction: 0x00016bb8
   16f84:			; <UNDEFINED> instruction: 0x00016bb8
   16f88:			; <UNDEFINED> instruction: 0x00016bb8
   16f8c:			; <UNDEFINED> instruction: 0x00016bb8
   16f90:	andeq	r7, r1, r4, lsr r1
   16f94:	muleq	r1, ip, sl
   16f98:	muleq	r1, ip, sl
   16f9c:	andeq	r7, r1, r8, lsl r1
   16fa0:	muleq	r1, ip, sl
   16fa4:	andeq	r7, r1, ip, lsl #2
   16fa8:	muleq	r1, ip, sl
   16fac:	strdeq	r6, [r1], -r8
   16fb0:	muleq	r1, ip, sl
   16fb4:	muleq	r1, ip, sl
   16fb8:	muleq	r1, ip, sl
   16fbc:	andeq	r7, r1, ip, lsl #2
   16fc0:	andeq	r7, r1, ip, lsl #2
   16fc4:	andeq	r7, r1, ip, lsl #2
   16fc8:	andeq	r7, r1, ip, lsl #2
   16fcc:	andeq	r7, r1, ip, lsl #2
   16fd0:	andeq	r7, r1, ip, lsl #2
   16fd4:	andeq	r7, r1, ip, lsl #2
   16fd8:	andeq	r7, r1, ip, lsl #2
   16fdc:	andeq	r7, r1, ip, lsl #2
   16fe0:	andeq	r7, r1, ip, lsl #2
   16fe4:	andeq	r7, r1, ip, lsl #2
   16fe8:	andeq	r7, r1, ip, lsl #2
   16fec:	andeq	r7, r1, ip, lsl #2
   16ff0:	andeq	r7, r1, ip, lsl #2
   16ff4:	andeq	r7, r1, ip, lsl #2
   16ff8:	andeq	r7, r1, ip, lsl #2
   16ffc:	muleq	r1, ip, sl
   17000:	muleq	r1, ip, sl
   17004:	muleq	r1, ip, sl
   17008:	muleq	r1, ip, sl
   1700c:	andeq	r6, r1, ip, asr #17
   17010:			; <UNDEFINED> instruction: 0x00016bb8
   17014:	andeq	r7, r1, ip, lsl #2
   17018:	andeq	r7, r1, ip, lsl #2
   1701c:	andeq	r7, r1, ip, lsl #2
   17020:	andeq	r7, r1, ip, lsl #2
   17024:	andeq	r7, r1, ip, lsl #2
   17028:	andeq	r7, r1, ip, lsl #2
   1702c:	andeq	r7, r1, ip, lsl #2
   17030:	andeq	r7, r1, ip, lsl #2
   17034:	andeq	r7, r1, ip, lsl #2
   17038:	andeq	r7, r1, ip, lsl #2
   1703c:	andeq	r7, r1, ip, lsl #2
   17040:	andeq	r7, r1, ip, lsl #2
   17044:	andeq	r7, r1, ip, lsl #2
   17048:	andeq	r7, r1, ip, lsl #2
   1704c:	andeq	r7, r1, ip, lsl #2
   17050:	andeq	r7, r1, ip, lsl #2
   17054:	andeq	r7, r1, ip, lsl #2
   17058:	andeq	r7, r1, ip, lsl #2
   1705c:	andeq	r7, r1, ip, lsl #2
   17060:	andeq	r7, r1, ip, lsl #2
   17064:	andeq	r7, r1, ip, lsl #2
   17068:	andeq	r7, r1, ip, lsl #2
   1706c:	andeq	r7, r1, ip, lsl #2
   17070:	andeq	r7, r1, ip, lsl #2
   17074:	andeq	r7, r1, ip, lsl #2
   17078:	andeq	r7, r1, ip, lsl #2
   1707c:	muleq	r1, ip, sl
   17080:	andeq	r6, r1, r4, ror r8
   17084:	andeq	r7, r1, ip, lsl #2
   17088:	muleq	r1, ip, sl
   1708c:	andeq	r7, r1, ip, lsl #2
   17090:	muleq	r1, ip, sl
   17094:	andeq	r7, r1, ip, lsl #2
   17098:	andeq	r7, r1, ip, lsl #2
   1709c:	andeq	r7, r1, ip, lsl #2
   170a0:	andeq	r7, r1, ip, lsl #2
   170a4:	andeq	r7, r1, ip, lsl #2
   170a8:	andeq	r7, r1, ip, lsl #2
   170ac:	andeq	r7, r1, ip, lsl #2
   170b0:	andeq	r7, r1, ip, lsl #2
   170b4:	andeq	r7, r1, ip, lsl #2
   170b8:	andeq	r7, r1, ip, lsl #2
   170bc:	andeq	r7, r1, ip, lsl #2
   170c0:	andeq	r7, r1, ip, lsl #2
   170c4:	andeq	r7, r1, ip, lsl #2
   170c8:	andeq	r7, r1, ip, lsl #2
   170cc:	andeq	r7, r1, ip, lsl #2
   170d0:	andeq	r7, r1, ip, lsl #2
   170d4:	andeq	r7, r1, ip, lsl #2
   170d8:	andeq	r7, r1, ip, lsl #2
   170dc:	andeq	r7, r1, ip, lsl #2
   170e0:	andeq	r7, r1, ip, lsl #2
   170e4:	andeq	r7, r1, ip, lsl #2
   170e8:	andeq	r7, r1, ip, lsl #2
   170ec:	andeq	r7, r1, ip, lsl #2
   170f0:	andeq	r7, r1, ip, lsl #2
   170f4:	andeq	r7, r1, ip, lsl #2
   170f8:	andeq	r7, r1, ip, lsl #2
   170fc:	muleq	r1, r8, r6
   17100:	muleq	r1, ip, sl
   17104:	muleq	r1, r8, r6
   17108:	andeq	r7, r1, r8, lsl r1
   1710c:	mov	r6, r7
   17110:	mov	r7, #0
   17114:	b	168c4 <ftello64@plt+0x5284>
   17118:	cmp	r9, #0
   1711c:	mov	r2, #0
   17120:	beq	16b88 <ftello64@plt+0x5548>
   17124:	mov	r6, #0
   17128:	mov	r7, r2
   1712c:	mov	r3, r6
   17130:	b	166e4 <ftello64@plt+0x50a4>
   17134:	mov	r2, #0
   17138:	b	16b9c <ftello64@plt+0x555c>
   1713c:	mov	r7, #0
   17140:	mov	r3, #118	; 0x76
   17144:	b	168a8 <ftello64@plt+0x5268>
   17148:	mov	r7, #0
   1714c:	mov	r3, #116	; 0x74
   17150:	b	169d8 <ftello64@plt+0x5398>
   17154:	ldr	r3, [sp, #44]	; 0x2c
   17158:	b	1670c <ftello64@plt+0x50cc>
   1715c:	ldr	r3, [sp, #44]	; 0x2c
   17160:	cmp	r3, #0
   17164:	bne	175d4 <ftello64@plt+0x5f94>
   17168:	add	r9, r9, #1
   1716c:	mov	r6, #0
   17170:	ldr	r3, [sp, #48]	; 0x30
   17174:	mov	r5, #92	; 0x5c
   17178:	b	16998 <ftello64@plt+0x5358>
   1717c:	ldr	r3, [sp, #32]
   17180:	ldrb	r2, [r3, #1]
   17184:	adds	r2, r2, #0
   17188:	movne	r2, #1
   1718c:	b	166b4 <ftello64@plt+0x5074>
   17190:	ldr	r3, [sp, #156]	; 0x9c
   17194:	ands	r3, r3, #4
   17198:	beq	171c0 <ftello64@plt+0x5b80>
   1719c:	ldr	r2, [sp, #28]
   171a0:	add	r3, r9, #2
   171a4:	cmp	r3, r2
   171a8:	bcs	171bc <ftello64@plt+0x5b7c>
   171ac:	ldr	r2, [sp, #52]	; 0x34
   171b0:	ldrb	r5, [r2, #1]
   171b4:	cmp	r5, #63	; 0x3f
   171b8:	beq	17638 <ftello64@plt+0x5ff8>
   171bc:	mov	r3, #0
   171c0:	mov	r5, #63	; 0x3f
   171c4:	mov	r6, r3
   171c8:	b	166d4 <ftello64@plt+0x5094>
   171cc:	ldr	r3, [sp, #44]	; 0x2c
   171d0:	cmp	r3, #0
   171d4:	bne	175d4 <ftello64@plt+0x5f94>
   171d8:	mov	r6, r3
   171dc:	mov	r5, #63	; 0x3f
   171e0:	b	1670c <ftello64@plt+0x50cc>
   171e4:	ldr	r1, [sp, #28]
   171e8:	mov	r2, #0
   171ec:	mov	r3, #0
   171f0:	strd	r2, [sp, #104]	; 0x68
   171f4:	cmn	r1, #1
   171f8:	bne	17208 <ftello64@plt+0x5bc8>
   171fc:	ldr	r0, [sp, #32]
   17200:	bl	114cc <strlen@plt>
   17204:	str	r0, [sp, #28]
   17208:	str	r8, [sp, #76]	; 0x4c
   1720c:	mov	r3, #0
   17210:	str	sl, [sp, #80]	; 0x50
   17214:	ldr	sl, [sp, #32]
   17218:	str	r5, [sp, #84]	; 0x54
   1721c:	mov	r5, r3
   17220:	ldr	r8, [sp, #44]	; 0x2c
   17224:	str	r7, [sp, #88]	; 0x58
   17228:	str	r4, [sp, #92]	; 0x5c
   1722c:	ldr	r2, [sp, #28]
   17230:	add	r4, r9, r5
   17234:	add	r3, sp, #104	; 0x68
   17238:	add	r7, sl, r4
   1723c:	add	r0, sp, #100	; 0x64
   17240:	mov	r1, r7
   17244:	sub	r2, r2, r4
   17248:	bl	2866c <ftello64@plt+0x1702c>
   1724c:	subs	r1, r0, #0
   17250:	beq	1729c <ftello64@plt+0x5c5c>
   17254:	cmn	r1, #1
   17258:	beq	17614 <ftello64@plt+0x5fd4>
   1725c:	cmn	r1, #2
   17260:	beq	17734 <ftello64@plt+0x60f4>
   17264:	cmp	fp, #2
   17268:	movne	r3, #0
   1726c:	andeq	r3, r8, #1
   17270:	cmp	r3, #0
   17274:	bne	17400 <ftello64@plt+0x5dc0>
   17278:	ldr	r0, [sp, #100]	; 0x64
   1727c:	add	r5, r5, r1
   17280:	bl	113c4 <iswprint@plt>
   17284:	cmp	r0, #0
   17288:	add	r0, sp, #104	; 0x68
   1728c:	moveq	r6, #0
   17290:	bl	11340 <mbsinit@plt>
   17294:	cmp	r0, #0
   17298:	beq	1722c <ftello64@plt+0x5bec>
   1729c:	ldr	r3, [sp, #40]	; 0x28
   172a0:	mov	ip, r5
   172a4:	eor	r2, r6, #1
   172a8:	ldr	r8, [sp, #76]	; 0x4c
   172ac:	ldr	sl, [sp, #80]	; 0x50
   172b0:	and	r2, r2, r3
   172b4:	ldr	r5, [sp, #84]	; 0x54
   172b8:	ldr	r7, [sp, #88]	; 0x58
   172bc:	ldr	r4, [sp, #92]	; 0x5c
   172c0:	cmp	ip, #1
   172c4:	bls	16c00 <ftello64@plt+0x55c0>
   172c8:	add	r1, ip, r9
   172cc:	mov	r0, #39	; 0x27
   172d0:	ldr	lr, [sp, #52]	; 0x34
   172d4:	mov	ip, #0
   172d8:	str	r6, [sp, #52]	; 0x34
   172dc:	ldr	r6, [sp, #48]	; 0x30
   172e0:	b	1739c <ftello64@plt+0x5d5c>
   172e4:	ldr	ip, [sp, #44]	; 0x2c
   172e8:	sub	r3, fp, #2
   172ec:	clz	r3, r3
   172f0:	lsr	r3, r3, #5
   172f4:	cmp	ip, #0
   172f8:	bne	1750c <ftello64@plt+0x5ecc>
   172fc:	eor	ip, r6, #1
   17300:	ands	r3, r3, ip
   17304:	beq	17334 <ftello64@plt+0x5cf4>
   17308:	cmp	sl, r4
   1730c:	add	ip, r4, #1
   17310:	strbhi	r0, [r8, r4]
   17314:	cmp	sl, ip
   17318:	movhi	r6, #36	; 0x24
   1731c:	strbhi	r6, [r8, ip]
   17320:	add	ip, r4, #2
   17324:	mov	r6, r3
   17328:	cmp	sl, ip
   1732c:	add	r4, r4, #3
   17330:	strbhi	r0, [r8, ip]
   17334:	cmp	sl, r4
   17338:	movhi	r3, #92	; 0x5c
   1733c:	strbhi	r3, [r8, r4]
   17340:	add	r3, r4, #1
   17344:	cmp	sl, r3
   17348:	bls	17358 <ftello64@plt+0x5d18>
   1734c:	lsr	ip, r5, #6
   17350:	add	ip, ip, #48	; 0x30
   17354:	strb	ip, [r8, r3]
   17358:	add	r3, r4, #2
   1735c:	cmp	sl, r3
   17360:	bls	17370 <ftello64@plt+0x5d30>
   17364:	ubfx	ip, r5, #3, #3
   17368:	add	ip, ip, #48	; 0x30
   1736c:	strb	ip, [r8, r3]
   17370:	add	r9, r9, #1
   17374:	and	r5, r5, #7
   17378:	cmp	r9, r1
   1737c:	add	r5, r5, #48	; 0x30
   17380:	add	r4, r4, #3
   17384:	bcs	17538 <ftello64@plt+0x5ef8>
   17388:	mov	ip, r2
   1738c:	cmp	sl, r4
   17390:	strbhi	r5, [r8, r4]
   17394:	add	r4, r4, #1
   17398:	ldrb	r5, [lr, #1]!
   1739c:	cmp	r2, #0
   173a0:	bne	172e4 <ftello64@plt+0x5ca4>
   173a4:	eor	r3, ip, #1
   173a8:	cmp	r7, #0
   173ac:	and	r3, r3, r6
   173b0:	uxtb	r3, r3
   173b4:	beq	173c8 <ftello64@plt+0x5d88>
   173b8:	cmp	sl, r4
   173bc:	movhi	r7, #92	; 0x5c
   173c0:	strbhi	r7, [r8, r4]
   173c4:	add	r4, r4, #1
   173c8:	add	r9, r9, #1
   173cc:	cmp	r9, r1
   173d0:	bcs	17520 <ftello64@plt+0x5ee0>
   173d4:	cmp	r3, #0
   173d8:	beq	17558 <ftello64@plt+0x5f18>
   173dc:	cmp	sl, r4
   173e0:	add	r3, r4, #1
   173e4:	mov	r7, #0
   173e8:	strbhi	r0, [r8, r4]
   173ec:	cmp	sl, r3
   173f0:	add	r4, r4, #2
   173f4:	mov	r6, r7
   173f8:	strbhi	r0, [r8, r3]
   173fc:	b	1738c <ftello64@plt+0x5d4c>
   17400:	cmp	r1, #1
   17404:	beq	17278 <ftello64@plt+0x5c38>
   17408:	add	r2, r4, #1
   1740c:	add	r3, sl, r1
   17410:	add	r2, sl, r2
   17414:	add	r4, r3, r4
   17418:	ldrb	r3, [r2], #1
   1741c:	sub	r3, r3, #91	; 0x5b
   17420:	cmp	r3, #33	; 0x21
   17424:	ldrls	pc, [pc, r3, lsl #2]
   17428:	b	174b4 <ftello64@plt+0x5e74>
   1742c:	andeq	r7, r1, r0, asr #9
   17430:	andeq	r7, r1, r0, asr #9
   17434:			; <UNDEFINED> instruction: 0x000174b4
   17438:	andeq	r7, r1, r0, asr #9
   1743c:			; <UNDEFINED> instruction: 0x000174b4
   17440:	andeq	r7, r1, r0, asr #9
   17444:			; <UNDEFINED> instruction: 0x000174b4
   17448:			; <UNDEFINED> instruction: 0x000174b4
   1744c:			; <UNDEFINED> instruction: 0x000174b4
   17450:			; <UNDEFINED> instruction: 0x000174b4
   17454:			; <UNDEFINED> instruction: 0x000174b4
   17458:			; <UNDEFINED> instruction: 0x000174b4
   1745c:			; <UNDEFINED> instruction: 0x000174b4
   17460:			; <UNDEFINED> instruction: 0x000174b4
   17464:			; <UNDEFINED> instruction: 0x000174b4
   17468:			; <UNDEFINED> instruction: 0x000174b4
   1746c:			; <UNDEFINED> instruction: 0x000174b4
   17470:			; <UNDEFINED> instruction: 0x000174b4
   17474:			; <UNDEFINED> instruction: 0x000174b4
   17478:			; <UNDEFINED> instruction: 0x000174b4
   1747c:			; <UNDEFINED> instruction: 0x000174b4
   17480:			; <UNDEFINED> instruction: 0x000174b4
   17484:			; <UNDEFINED> instruction: 0x000174b4
   17488:			; <UNDEFINED> instruction: 0x000174b4
   1748c:			; <UNDEFINED> instruction: 0x000174b4
   17490:			; <UNDEFINED> instruction: 0x000174b4
   17494:			; <UNDEFINED> instruction: 0x000174b4
   17498:			; <UNDEFINED> instruction: 0x000174b4
   1749c:			; <UNDEFINED> instruction: 0x000174b4
   174a0:			; <UNDEFINED> instruction: 0x000174b4
   174a4:			; <UNDEFINED> instruction: 0x000174b4
   174a8:			; <UNDEFINED> instruction: 0x000174b4
   174ac:			; <UNDEFINED> instruction: 0x000174b4
   174b0:	andeq	r7, r1, r0, asr #9
   174b4:	cmp	r4, r2
   174b8:	bne	17418 <ftello64@plt+0x5dd8>
   174bc:	b	17278 <ftello64@plt+0x5c38>
   174c0:	mov	r8, #2
   174c4:	ldr	fp, [sp, #76]	; 0x4c
   174c8:	ldr	sl, [sp, #80]	; 0x50
   174cc:	b	169f8 <ftello64@plt+0x53b8>
   174d0:	ldr	r2, [sp, #40]	; 0x28
   174d4:	str	fp, [sp, #152]	; 0x98
   174d8:	mov	fp, r8
   174dc:	ldr	r8, [sp, #152]	; 0x98
   174e0:	and	r2, r2, r3
   174e4:	str	r2, [sp, #40]	; 0x28
   174e8:	b	169f8 <ftello64@plt+0x53b8>
   174ec:	cmp	sl, r4
   174f0:	movls	r0, r4
   174f4:	bls	16b28 <ftello64@plt+0x54e8>
   174f8:	ldr	r3, [sp, #48]	; 0x30
   174fc:	b	16b18 <ftello64@plt+0x54d8>
   17500:	str	sl, [sp, #72]	; 0x48
   17504:	ldr	sl, [sp, #44]	; 0x2c
   17508:	b	16968 <ftello64@plt+0x5328>
   1750c:	str	r3, [sp, #40]	; 0x28
   17510:	str	fp, [sp, #152]	; 0x98
   17514:	mov	fp, r8
   17518:	ldr	r8, [sp, #152]	; 0x98
   1751c:	b	169f8 <ftello64@plt+0x53b8>
   17520:	str	r6, [sp, #48]	; 0x30
   17524:	ldr	r6, [sp, #52]	; 0x34
   17528:	b	16998 <ftello64@plt+0x5358>
   1752c:	mov	r6, #0
   17530:	ldr	r2, [sp, #40]	; 0x28
   17534:	b	172c8 <ftello64@plt+0x5c88>
   17538:	str	r6, [sp, #48]	; 0x30
   1753c:	ldr	r6, [sp, #52]	; 0x34
   17540:	b	16784 <ftello64@plt+0x5144>
   17544:	add	r4, r4, #4
   17548:	mov	r6, #0
   1754c:	str	r3, [sp, #48]	; 0x30
   17550:	mov	r5, #48	; 0x30
   17554:	b	1670c <ftello64@plt+0x50cc>
   17558:	mov	r7, r3
   1755c:	b	1738c <ftello64@plt+0x5d4c>
   17560:	mov	r3, #1
   17564:	movw	r2, #45656	; 0xb258
   17568:	movt	r2, #2
   1756c:	mov	r4, r3
   17570:	str	r3, [sp, #36]	; 0x24
   17574:	str	r3, [sp, #40]	; 0x28
   17578:	str	sl, [sp, #44]	; 0x2c
   1757c:	str	sl, [sp, #48]	; 0x30
   17580:	str	r3, [sp, #56]	; 0x38
   17584:	str	r2, [sp, #60]	; 0x3c
   17588:	str	sl, [sp, #68]	; 0x44
   1758c:	str	sl, [sp, #72]	; 0x48
   17590:	b	16234 <ftello64@plt+0x4bf4>
   17594:	mov	r3, r6
   17598:	mov	r5, #48	; 0x30
   1759c:	mov	r6, #0
   175a0:	b	1670c <ftello64@plt+0x50cc>
   175a4:	mov	r5, r3
   175a8:	b	16a84 <ftello64@plt+0x5444>
   175ac:	cmp	sl, r4
   175b0:	mov	r5, #48	; 0x30
   175b4:	movhi	r3, #48	; 0x30
   175b8:	strbhi	r3, [r8, r4]
   175bc:	add	r3, r0, #2
   175c0:	add	r4, r0, #3
   175c4:	cmp	sl, r3
   175c8:	movhi	r1, #48	; 0x30
   175cc:	strbhi	r1, [r8, r3]
   175d0:	b	16b5c <ftello64@plt+0x551c>
   175d4:	str	fp, [sp, #152]	; 0x98
   175d8:	mov	fp, r8
   175dc:	ldr	r8, [sp, #152]	; 0x98
   175e0:	b	169f8 <ftello64@plt+0x53b8>
   175e4:	ldr	r3, [sp, #164]	; 0xa4
   175e8:	ldrb	r3, [r3]
   175ec:	cmp	r3, #0
   175f0:	beq	16204 <ftello64@plt+0x4bc4>
   175f4:	ldr	r2, [sp, #164]	; 0xa4
   175f8:	cmp	sl, r4
   175fc:	strbhi	r3, [fp, r4]
   17600:	add	r4, r4, #1
   17604:	ldrb	r3, [r2, #1]!
   17608:	cmp	r3, #0
   1760c:	bne	175f8 <ftello64@plt+0x5fb8>
   17610:	b	16204 <ftello64@plt+0x4bc4>
   17614:	mov	ip, r5
   17618:	mov	r6, #0
   1761c:	ldr	r2, [sp, #40]	; 0x28
   17620:	ldr	r8, [sp, #76]	; 0x4c
   17624:	ldr	sl, [sp, #80]	; 0x50
   17628:	ldr	r5, [sp, #84]	; 0x54
   1762c:	ldr	r7, [sp, #88]	; 0x58
   17630:	ldr	r4, [sp, #92]	; 0x5c
   17634:	b	172c0 <ftello64@plt+0x5c80>
   17638:	ldr	r2, [sp, #32]
   1763c:	ldrb	r1, [r2, r3]
   17640:	sub	r2, r1, #33	; 0x21
   17644:	cmp	r2, #29
   17648:	ldrls	pc, [pc, r2, lsl #2]
   1764c:	b	17728 <ftello64@plt+0x60e8>
   17650:	andeq	r7, r1, r8, asr #13
   17654:	andeq	r7, r1, r8, lsr #14
   17658:	andeq	r7, r1, r8, lsr #14
   1765c:	andeq	r7, r1, r8, lsr #14
   17660:	andeq	r7, r1, r8, lsr #14
   17664:	andeq	r7, r1, r8, lsr #14
   17668:	andeq	r7, r1, r8, asr #13
   1766c:	andeq	r7, r1, r8, asr #13
   17670:	andeq	r7, r1, r8, asr #13
   17674:	andeq	r7, r1, r8, lsr #14
   17678:	andeq	r7, r1, r8, lsr #14
   1767c:	andeq	r7, r1, r8, lsr #14
   17680:	andeq	r7, r1, r8, asr #13
   17684:	andeq	r7, r1, r8, lsr #14
   17688:	andeq	r7, r1, r8, asr #13
   1768c:	andeq	r7, r1, r8, lsr #14
   17690:	andeq	r7, r1, r8, lsr #14
   17694:	andeq	r7, r1, r8, lsr #14
   17698:	andeq	r7, r1, r8, lsr #14
   1769c:	andeq	r7, r1, r8, lsr #14
   176a0:	andeq	r7, r1, r8, lsr #14
   176a4:	andeq	r7, r1, r8, lsr #14
   176a8:	andeq	r7, r1, r8, lsr #14
   176ac:	andeq	r7, r1, r8, lsr #14
   176b0:	andeq	r7, r1, r8, lsr #14
   176b4:	andeq	r7, r1, r8, lsr #14
   176b8:	andeq	r7, r1, r8, lsr #14
   176bc:	andeq	r7, r1, r8, asr #13
   176c0:	andeq	r7, r1, r8, asr #13
   176c4:	andeq	r7, r1, r8, asr #13
   176c8:	ldr	r2, [sp, #44]	; 0x2c
   176cc:	cmp	r2, #0
   176d0:	bne	1782c <ftello64@plt+0x61ec>
   176d4:	cmp	sl, r4
   176d8:	mov	r5, r1
   176dc:	movhi	r2, #63	; 0x3f
   176e0:	mov	r9, r3
   176e4:	strbhi	r2, [r8, r4]
   176e8:	add	r2, r4, #1
   176ec:	cmp	sl, r2
   176f0:	movhi	r0, #34	; 0x22
   176f4:	strbhi	r0, [r8, r2]
   176f8:	add	r2, r4, #2
   176fc:	cmp	sl, r2
   17700:	movhi	r0, #34	; 0x22
   17704:	strbhi	r0, [r8, r2]
   17708:	add	r2, r4, #3
   1770c:	add	r4, r4, #4
   17710:	cmp	sl, r2
   17714:	movhi	r0, #63	; 0x3f
   17718:	strbhi	r0, [r8, r2]
   1771c:	mov	r2, #0
   17720:	mov	r6, r2
   17724:	b	16b5c <ftello64@plt+0x551c>
   17728:	mov	r3, #0
   1772c:	mov	r6, r3
   17730:	b	166d4 <ftello64@plt+0x5094>
   17734:	ldr	r0, [sp, #28]
   17738:	mov	r1, r4
   1773c:	mov	r2, r7
   17740:	mov	r3, r5
   17744:	mov	ip, r5
   17748:	ldr	r8, [sp, #76]	; 0x4c
   1774c:	ldr	sl, [sp, #80]	; 0x50
   17750:	cmp	r1, r0
   17754:	ldr	r5, [sp, #84]	; 0x54
   17758:	ldr	r7, [sp, #88]	; 0x58
   1775c:	ldr	r4, [sp, #92]	; 0x5c
   17760:	bcs	17794 <ftello64@plt+0x6154>
   17764:	ldrb	r6, [r2]
   17768:	cmp	r6, #0
   1776c:	bne	17780 <ftello64@plt+0x6140>
   17770:	b	178b4 <ftello64@plt+0x6274>
   17774:	ldrb	r6, [r2, #1]!
   17778:	cmp	r6, #0
   1777c:	beq	1783c <ftello64@plt+0x61fc>
   17780:	add	r3, r3, #1
   17784:	add	r1, r9, r3
   17788:	cmp	r1, r0
   1778c:	bcc	17774 <ftello64@plt+0x6134>
   17790:	mov	ip, r3
   17794:	mov	r6, #0
   17798:	ldr	r2, [sp, #40]	; 0x28
   1779c:	b	172c0 <ftello64@plt+0x5c80>
   177a0:	mov	r3, #1
   177a4:	mov	r2, #0
   177a8:	mov	r4, r2
   177ac:	str	r3, [sp, #36]	; 0x24
   177b0:	str	r3, [sp, #40]	; 0x28
   177b4:	str	r3, [sp, #44]	; 0x2c
   177b8:	str	r2, [sp, #48]	; 0x30
   177bc:	str	r3, [sp, #56]	; 0x38
   177c0:	movw	r3, #45656	; 0xb258
   177c4:	movt	r3, #2
   177c8:	str	r3, [sp, #60]	; 0x3c
   177cc:	str	r2, [sp, #68]	; 0x44
   177d0:	str	r2, [sp, #72]	; 0x48
   177d4:	b	16234 <ftello64@plt+0x4bf4>
   177d8:	mov	r2, r3
   177dc:	ldr	r3, [sp, #60]	; 0x3c
   177e0:	cmp	r3, #0
   177e4:	moveq	r2, #0
   177e8:	andne	r2, r2, #1
   177ec:	cmp	r2, #0
   177f0:	beq	1781c <ftello64@plt+0x61dc>
   177f4:	mov	r2, r3
   177f8:	ldrb	r3, [r3]
   177fc:	cmp	r3, #0
   17800:	beq	1781c <ftello64@plt+0x61dc>
   17804:	cmp	sl, r4
   17808:	strbhi	r3, [fp, r4]
   1780c:	add	r4, r4, #1
   17810:	ldrb	r3, [r2, #1]!
   17814:	cmp	r3, #0
   17818:	bne	17804 <ftello64@plt+0x61c4>
   1781c:	cmp	sl, r4
   17820:	movhi	r3, #0
   17824:	strbhi	r3, [fp, r4]
   17828:	b	16a3c <ftello64@plt+0x53fc>
   1782c:	str	fp, [sp, #152]	; 0x98
   17830:	mov	fp, r8
   17834:	ldr	r8, [sp, #152]	; 0x98
   17838:	b	16a04 <ftello64@plt+0x53c4>
   1783c:	mov	ip, r3
   17840:	ldr	r2, [sp, #40]	; 0x28
   17844:	b	172c0 <ftello64@plt+0x5c80>
   17848:	str	fp, [sp, #152]	; 0x98
   1784c:	mov	fp, r8
   17850:	ldr	r8, [sp, #152]	; 0x98
   17854:	sub	r3, r8, #2
   17858:	clz	r3, r3
   1785c:	lsr	r3, r3, #5
   17860:	str	r3, [sp, #40]	; 0x28
   17864:	b	169f8 <ftello64@plt+0x53b8>
   17868:	mov	ip, #5
   1786c:	ldr	r3, [sp, #28]
   17870:	str	ip, [sp]
   17874:	ldr	r2, [sp, #156]	; 0x9c
   17878:	ldr	ip, [sp, #164]	; 0xa4
   1787c:	ldr	r0, [sp, #160]	; 0xa0
   17880:	str	r2, [sp, #4]
   17884:	ldr	r2, [sp, #32]
   17888:	ldr	r1, [sp, #72]	; 0x48
   1788c:	str	ip, [sp, #12]
   17890:	ldr	ip, [sp, #168]	; 0xa8
   17894:	str	r0, [sp, #8]
   17898:	mov	r0, fp
   1789c:	str	ip, [sp, #16]
   178a0:	bl	1614c <ftello64@plt+0x4b0c>
   178a4:	mov	r4, r0
   178a8:	b	16a3c <ftello64@plt+0x53fc>
   178ac:	mov	r8, #2
   178b0:	b	169f8 <ftello64@plt+0x53b8>
   178b4:	ldr	r2, [sp, #40]	; 0x28
   178b8:	b	172c0 <ftello64@plt+0x5c80>
   178bc:	mov	r3, #0
   178c0:	mov	r2, #1
   178c4:	mov	r4, r3
   178c8:	strd	r2, [sp, #36]	; 0x24
   178cc:	strd	r2, [sp, #44]	; 0x2c
   178d0:	str	r2, [sp, #56]	; 0x38
   178d4:	str	r3, [sp, #68]	; 0x44
   178d8:	str	r3, [sp, #72]	; 0x48
   178dc:	movw	r3, #46472	; 0xb588
   178e0:	movt	r3, #2
   178e4:	str	r3, [sp, #60]	; 0x3c
   178e8:	b	16234 <ftello64@plt+0x4bf4>
   178ec:	mov	r3, #0
   178f0:	mov	r1, #1
   178f4:	mov	r2, r3
   178f8:	str	r1, [sp, #36]	; 0x24
   178fc:	str	r3, [sp, #48]	; 0x30
   17900:	str	sl, [sp, #72]	; 0x48
   17904:	b	1683c <ftello64@plt+0x51fc>
   17908:	bl	1161c <abort@plt>
   1790c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17910:	mov	r4, r0
   17914:	mov	r5, r3
   17918:	strd	r6, [sp, #8]
   1791c:	movw	r7, #49548	; 0xc18c
   17920:	movt	r7, #3
   17924:	strd	r8, [sp, #16]
   17928:	strd	sl, [sp, #24]
   1792c:	mov	sl, r1
   17930:	mov	fp, r2
   17934:	str	lr, [sp, #32]
   17938:	sub	sp, sp, #60	; 0x3c
   1793c:	bl	114e4 <__errno_location@plt>
   17940:	mov	r8, r0
   17944:	cmn	r4, #-2147483647	; 0x80000001
   17948:	ldr	r6, [r7]
   1794c:	movne	r0, #0
   17950:	moveq	r0, #1
   17954:	ldr	r3, [r8]
   17958:	orrs	r0, r0, r4, lsr #31
   1795c:	str	r3, [sp, #28]
   17960:	bne	17af0 <ftello64@plt+0x64b0>
   17964:	ldr	r3, [r7, #4]
   17968:	cmp	r3, r4
   1796c:	bgt	179cc <ftello64@plt+0x638c>
   17970:	add	r1, r7, #8
   17974:	sub	r2, r4, r3
   17978:	str	r3, [sp, #52]	; 0x34
   1797c:	cmp	r6, r1
   17980:	add	r2, r2, #1
   17984:	beq	17ac8 <ftello64@plt+0x6488>
   17988:	mov	r1, #8
   1798c:	mov	r0, r6
   17990:	mvn	r3, #-2147483648	; 0x80000000
   17994:	str	r1, [sp]
   17998:	add	r1, sp, #52	; 0x34
   1799c:	bl	26fec <ftello64@plt+0x159ac>
   179a0:	mov	r6, r0
   179a4:	str	r0, [r7]
   179a8:	ldr	r0, [r7, #4]
   179ac:	mov	r1, #0
   179b0:	ldr	r2, [sp, #52]	; 0x34
   179b4:	sub	r2, r2, r0
   179b8:	add	r0, r6, r0, lsl #3
   179bc:	lsl	r2, r2, #3
   179c0:	bl	11520 <memset@plt>
   179c4:	ldr	r3, [sp, #52]	; 0x34
   179c8:	str	r3, [r7, #4]
   179cc:	ldr	r1, [r5, #4]
   179d0:	add	r0, r6, r4, lsl #3
   179d4:	add	ip, r5, #8
   179d8:	mov	r3, fp
   179dc:	mov	r2, sl
   179e0:	ldr	r7, [r0, #4]
   179e4:	str	r0, [sp, #36]	; 0x24
   179e8:	str	ip, [sp, #40]	; 0x28
   179ec:	orr	r0, r1, #1
   179f0:	ldr	r9, [r6, r4, lsl #3]
   179f4:	str	ip, [sp, #8]
   179f8:	ldr	lr, [r5, #44]	; 0x2c
   179fc:	str	r0, [sp, #4]
   17a00:	ldr	ip, [r5]
   17a04:	mov	r1, r9
   17a08:	str	ip, [sp, #32]
   17a0c:	ldr	ip, [r5, #40]	; 0x28
   17a10:	str	ip, [sp, #12]
   17a14:	ldr	ip, [sp, #32]
   17a18:	str	lr, [sp, #16]
   17a1c:	str	r0, [sp, #44]	; 0x2c
   17a20:	mov	r0, r7
   17a24:	str	ip, [sp]
   17a28:	bl	1614c <ftello64@plt+0x4b0c>
   17a2c:	cmp	r9, r0
   17a30:	bhi	17aa0 <ftello64@plt+0x6460>
   17a34:	add	r9, r0, #1
   17a38:	movw	r3, #51212	; 0xc80c
   17a3c:	movt	r3, #3
   17a40:	cmp	r7, r3
   17a44:	str	r9, [r6, r4, lsl #3]
   17a48:	beq	17a54 <ftello64@plt+0x6414>
   17a4c:	mov	r0, r7
   17a50:	bl	1500c <ftello64@plt+0x39cc>
   17a54:	mov	r0, r9
   17a58:	bl	26e3c <ftello64@plt+0x157fc>
   17a5c:	ldr	ip, [r5]
   17a60:	mov	r3, fp
   17a64:	mov	r2, sl
   17a68:	mov	r1, r9
   17a6c:	mov	r7, r0
   17a70:	ldr	lr, [sp, #36]	; 0x24
   17a74:	ldr	r4, [r5, #40]	; 0x28
   17a78:	str	r0, [lr, #4]
   17a7c:	ldr	lr, [r5, #44]	; 0x2c
   17a80:	str	ip, [sp]
   17a84:	ldr	ip, [sp, #44]	; 0x2c
   17a88:	str	ip, [sp, #4]
   17a8c:	ldr	ip, [sp, #40]	; 0x28
   17a90:	str	r4, [sp, #12]
   17a94:	str	lr, [sp, #16]
   17a98:	str	ip, [sp, #8]
   17a9c:	bl	1614c <ftello64@plt+0x4b0c>
   17aa0:	ldr	r3, [sp, #28]
   17aa4:	mov	r0, r7
   17aa8:	str	r3, [r8]
   17aac:	add	sp, sp, #60	; 0x3c
   17ab0:	ldrd	r4, [sp]
   17ab4:	ldrd	r6, [sp, #8]
   17ab8:	ldrd	r8, [sp, #16]
   17abc:	ldrd	sl, [sp, #24]
   17ac0:	add	sp, sp, #32
   17ac4:	pop	{pc}		; (ldr pc, [sp], #4)
   17ac8:	mov	r1, #8
   17acc:	mvn	r3, #-2147483648	; 0x80000000
   17ad0:	str	r1, [sp]
   17ad4:	add	r1, sp, #52	; 0x34
   17ad8:	bl	26fec <ftello64@plt+0x159ac>
   17adc:	ldrd	r2, [r7, #8]
   17ae0:	mov	r6, r0
   17ae4:	str	r0, [r7]
   17ae8:	strd	r2, [r0]
   17aec:	b	179a8 <ftello64@plt+0x6368>
   17af0:	bl	1161c <abort@plt>
   17af4:	strd	r4, [sp, #-16]!
   17af8:	mov	r5, r0
   17afc:	str	r6, [sp, #8]
   17b00:	str	lr, [sp, #12]
   17b04:	bl	114e4 <__errno_location@plt>
   17b08:	mov	r4, r0
   17b0c:	cmp	r5, #0
   17b10:	ldr	r0, [pc, #32]	; 17b38 <ftello64@plt+0x64f8>
   17b14:	mov	r1, #48	; 0x30
   17b18:	movne	r0, r5
   17b1c:	ldr	r6, [r4]
   17b20:	bl	27164 <ftello64@plt+0x15b24>
   17b24:	str	r6, [r4]
   17b28:	ldrd	r4, [sp]
   17b2c:	ldr	r6, [sp, #8]
   17b30:	add	sp, sp, #12
   17b34:	pop	{pc}		; (ldr pc, [sp], #4)
   17b38:	andeq	ip, r3, ip, lsl #18
   17b3c:	ldr	r3, [pc, #12]	; 17b50 <ftello64@plt+0x6510>
   17b40:	cmp	r0, #0
   17b44:	moveq	r0, r3
   17b48:	ldr	r0, [r0]
   17b4c:	bx	lr
   17b50:	andeq	ip, r3, ip, lsl #18
   17b54:	ldr	r3, [pc, #12]	; 17b68 <ftello64@plt+0x6528>
   17b58:	cmp	r0, #0
   17b5c:	moveq	r0, r3
   17b60:	str	r1, [r0]
   17b64:	bx	lr
   17b68:	andeq	ip, r3, ip, lsl #18
   17b6c:	ldr	r3, [pc, #52]	; 17ba8 <ftello64@plt+0x6568>
   17b70:	cmp	r0, #0
   17b74:	push	{lr}		; (str lr, [sp, #-4]!)
   17b78:	lsr	lr, r1, #5
   17b7c:	and	r1, r1, #31
   17b80:	moveq	r0, r3
   17b84:	add	r3, r0, #8
   17b88:	ldr	ip, [r3, lr, lsl #2]
   17b8c:	lsr	r0, ip, r1
   17b90:	eor	r2, r2, r0
   17b94:	and	r0, r0, #1
   17b98:	and	r2, r2, #1
   17b9c:	eor	r1, ip, r2, lsl r1
   17ba0:	str	r1, [r3, lr, lsl #2]
   17ba4:	pop	{pc}		; (ldr pc, [sp], #4)
   17ba8:	andeq	ip, r3, ip, lsl #18
   17bac:	ldr	r3, [pc, #16]	; 17bc4 <ftello64@plt+0x6584>
   17bb0:	cmp	r0, #0
   17bb4:	movne	r3, r0
   17bb8:	ldr	r0, [r3, #4]
   17bbc:	str	r1, [r3, #4]
   17bc0:	bx	lr
   17bc4:	andeq	ip, r3, ip, lsl #18
   17bc8:	ldr	r3, [pc, #48]	; 17c00 <ftello64@plt+0x65c0>
   17bcc:	cmp	r0, #0
   17bd0:	mov	ip, #10
   17bd4:	moveq	r0, r3
   17bd8:	cmp	r2, #0
   17bdc:	cmpne	r1, #0
   17be0:	str	ip, [r0]
   17be4:	beq	17bf4 <ftello64@plt+0x65b4>
   17be8:	str	r1, [r0, #40]	; 0x28
   17bec:	str	r2, [r0, #44]	; 0x2c
   17bf0:	bx	lr
   17bf4:	str	r4, [sp, #-8]!
   17bf8:	str	lr, [sp, #4]
   17bfc:	bl	1161c <abort@plt>
   17c00:	andeq	ip, r3, ip, lsl #18
   17c04:	strd	r4, [sp, #-28]!	; 0xffffffe4
   17c08:	strd	r6, [sp, #8]
   17c0c:	mov	r7, r0
   17c10:	mov	r6, r1
   17c14:	strd	r8, [sp, #16]
   17c18:	mov	r8, r2
   17c1c:	mov	r9, r3
   17c20:	str	lr, [sp, #24]
   17c24:	sub	sp, sp, #28
   17c28:	ldr	r4, [sp, #56]	; 0x38
   17c2c:	ldr	ip, [pc, #104]	; 17c9c <ftello64@plt+0x665c>
   17c30:	cmp	r4, #0
   17c34:	moveq	r4, ip
   17c38:	bl	114e4 <__errno_location@plt>
   17c3c:	ldr	ip, [r4, #44]	; 0x2c
   17c40:	mov	r5, r0
   17c44:	mov	r1, r6
   17c48:	add	lr, r4, #8
   17c4c:	mov	r3, r9
   17c50:	ldr	r6, [r5]
   17c54:	mov	r2, r8
   17c58:	mov	r0, r7
   17c5c:	str	ip, [sp, #16]
   17c60:	ldr	ip, [r4, #40]	; 0x28
   17c64:	str	lr, [sp, #8]
   17c68:	str	ip, [sp, #12]
   17c6c:	ldr	ip, [r4, #4]
   17c70:	str	ip, [sp, #4]
   17c74:	ldr	ip, [r4]
   17c78:	str	ip, [sp]
   17c7c:	bl	1614c <ftello64@plt+0x4b0c>
   17c80:	str	r6, [r5]
   17c84:	add	sp, sp, #28
   17c88:	ldrd	r4, [sp]
   17c8c:	ldrd	r6, [sp, #8]
   17c90:	ldrd	r8, [sp, #16]
   17c94:	add	sp, sp, #24
   17c98:	pop	{pc}		; (ldr pc, [sp], #4)
   17c9c:	andeq	ip, r3, ip, lsl #18
   17ca0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17ca4:	cmp	r3, #0
   17ca8:	ldr	r4, [pc, #220]	; 17d8c <ftello64@plt+0x674c>
   17cac:	movne	r4, r3
   17cb0:	strd	r6, [sp, #8]
   17cb4:	mov	r6, r2
   17cb8:	strd	r8, [sp, #16]
   17cbc:	mov	r9, r0
   17cc0:	strd	sl, [sp, #24]
   17cc4:	mov	sl, r1
   17cc8:	str	lr, [sp, #32]
   17ccc:	sub	sp, sp, #44	; 0x2c
   17cd0:	bl	114e4 <__errno_location@plt>
   17cd4:	ldr	r5, [r4, #4]
   17cd8:	mov	r7, r0
   17cdc:	mov	r1, #0
   17ce0:	add	r8, r4, #8
   17ce4:	mov	r3, sl
   17ce8:	ldr	ip, [r4, #44]	; 0x2c
   17cec:	mov	r2, r9
   17cf0:	mov	r0, r1
   17cf4:	ldr	lr, [r7]
   17cf8:	cmp	r6, r1
   17cfc:	orreq	r5, r5, #1
   17d00:	str	ip, [sp, #16]
   17d04:	ldr	ip, [r4, #40]	; 0x28
   17d08:	stmib	sp, {r5, r8, ip}
   17d0c:	ldr	ip, [r4]
   17d10:	str	lr, [sp, #28]
   17d14:	str	ip, [sp]
   17d18:	bl	1614c <ftello64@plt+0x4b0c>
   17d1c:	add	r1, r0, #1
   17d20:	mov	fp, r0
   17d24:	mov	r0, r1
   17d28:	str	r1, [sp, #36]	; 0x24
   17d2c:	bl	26e3c <ftello64@plt+0x157fc>
   17d30:	ldr	ip, [r4, #44]	; 0x2c
   17d34:	mov	r3, sl
   17d38:	mov	r2, r9
   17d3c:	ldr	r1, [sp, #36]	; 0x24
   17d40:	str	ip, [sp, #16]
   17d44:	ldr	ip, [r4, #40]	; 0x28
   17d48:	str	r0, [sp, #32]
   17d4c:	stmib	sp, {r5, r8, ip}
   17d50:	ldr	ip, [r4]
   17d54:	str	ip, [sp]
   17d58:	bl	1614c <ftello64@plt+0x4b0c>
   17d5c:	ldr	lr, [sp, #28]
   17d60:	cmp	r6, #0
   17d64:	ldr	r0, [sp, #32]
   17d68:	str	lr, [r7]
   17d6c:	strne	fp, [r6]
   17d70:	add	sp, sp, #44	; 0x2c
   17d74:	ldrd	r4, [sp]
   17d78:	ldrd	r6, [sp, #8]
   17d7c:	ldrd	r8, [sp, #16]
   17d80:	ldrd	sl, [sp, #24]
   17d84:	add	sp, sp, #32
   17d88:	pop	{pc}		; (ldr pc, [sp], #4)
   17d8c:	andeq	ip, r3, ip, lsl #18
   17d90:	mov	r3, r2
   17d94:	mov	r2, #0
   17d98:	b	17ca0 <ftello64@plt+0x6660>
   17d9c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17da0:	movw	r5, #49548	; 0xc18c
   17da4:	movt	r5, #3
   17da8:	ldr	r3, [r5, #4]
   17dac:	strd	r6, [sp, #8]
   17db0:	str	r8, [sp, #16]
   17db4:	str	lr, [sp, #20]
   17db8:	ldr	r7, [r5]
   17dbc:	cmp	r3, #1
   17dc0:	ble	17de4 <ftello64@plt+0x67a4>
   17dc4:	mov	r4, #1
   17dc8:	add	r6, r7, #4
   17dcc:	ldr	r0, [r6, r4, lsl #3]
   17dd0:	add	r4, r4, #1
   17dd4:	bl	1500c <ftello64@plt+0x39cc>
   17dd8:	ldr	r3, [r5, #4]
   17ddc:	cmp	r3, r4
   17de0:	bgt	17dcc <ftello64@plt+0x678c>
   17de4:	ldr	r0, [r7, #4]
   17de8:	movw	r4, #51212	; 0xc80c
   17dec:	movt	r4, #3
   17df0:	cmp	r0, r4
   17df4:	beq	17e08 <ftello64@plt+0x67c8>
   17df8:	bl	1500c <ftello64@plt+0x39cc>
   17dfc:	mov	r3, #256	; 0x100
   17e00:	str	r3, [r5, #8]
   17e04:	str	r4, [r5, #12]
   17e08:	ldr	r4, [pc, #44]	; 17e3c <ftello64@plt+0x67fc>
   17e0c:	cmp	r7, r4
   17e10:	beq	17e20 <ftello64@plt+0x67e0>
   17e14:	mov	r0, r7
   17e18:	bl	1500c <ftello64@plt+0x39cc>
   17e1c:	str	r4, [r5]
   17e20:	mov	r3, #1
   17e24:	ldrd	r6, [sp, #8]
   17e28:	str	r3, [r5, #4]
   17e2c:	ldrd	r4, [sp]
   17e30:	ldr	r8, [sp, #16]
   17e34:	add	sp, sp, #20
   17e38:	pop	{pc}		; (ldr pc, [sp], #4)
   17e3c:	muleq	r3, r4, r1
   17e40:	ldr	r3, [pc, #4]	; 17e4c <ftello64@plt+0x680c>
   17e44:	mvn	r2, #0
   17e48:	b	1790c <ftello64@plt+0x62cc>
   17e4c:	andeq	ip, r3, ip, lsl #18
   17e50:	ldr	r3, [pc]	; 17e58 <ftello64@plt+0x6818>
   17e54:	b	1790c <ftello64@plt+0x62cc>
   17e58:	andeq	ip, r3, ip, lsl #18
   17e5c:	mov	r1, r0
   17e60:	ldr	r3, [pc, #8]	; 17e70 <ftello64@plt+0x6830>
   17e64:	mvn	r2, #0
   17e68:	mov	r0, #0
   17e6c:	b	1790c <ftello64@plt+0x62cc>
   17e70:	andeq	ip, r3, ip, lsl #18
   17e74:	mov	r2, r1
   17e78:	ldr	r3, [pc, #8]	; 17e88 <ftello64@plt+0x6848>
   17e7c:	mov	r1, r0
   17e80:	mov	r0, #0
   17e84:	b	1790c <ftello64@plt+0x62cc>
   17e88:	andeq	ip, r3, ip, lsl #18
   17e8c:	strd	r4, [sp, #-12]!
   17e90:	mov	r5, r2
   17e94:	mov	r4, r0
   17e98:	str	lr, [sp, #8]
   17e9c:	sub	sp, sp, #52	; 0x34
   17ea0:	mov	r0, sp
   17ea4:	bl	15fa8 <ftello64@plt+0x4968>
   17ea8:	mov	r3, sp
   17eac:	mov	r1, r5
   17eb0:	mov	r0, r4
   17eb4:	mvn	r2, #0
   17eb8:	bl	1790c <ftello64@plt+0x62cc>
   17ebc:	add	sp, sp, #52	; 0x34
   17ec0:	ldrd	r4, [sp]
   17ec4:	add	sp, sp, #8
   17ec8:	pop	{pc}		; (ldr pc, [sp], #4)
   17ecc:	strd	r4, [sp, #-16]!
   17ed0:	mov	r5, r2
   17ed4:	mov	r4, r0
   17ed8:	str	r6, [sp, #8]
   17edc:	mov	r6, r3
   17ee0:	str	lr, [sp, #12]
   17ee4:	sub	sp, sp, #48	; 0x30
   17ee8:	mov	r0, sp
   17eec:	bl	15fa8 <ftello64@plt+0x4968>
   17ef0:	mov	r3, sp
   17ef4:	mov	r2, r6
   17ef8:	mov	r1, r5
   17efc:	mov	r0, r4
   17f00:	bl	1790c <ftello64@plt+0x62cc>
   17f04:	add	sp, sp, #48	; 0x30
   17f08:	ldrd	r4, [sp]
   17f0c:	ldr	r6, [sp, #8]
   17f10:	add	sp, sp, #12
   17f14:	pop	{pc}		; (ldr pc, [sp], #4)
   17f18:	mov	r2, r1
   17f1c:	mov	r1, r0
   17f20:	mov	r0, #0
   17f24:	b	17e8c <ftello64@plt+0x684c>
   17f28:	mov	r3, r2
   17f2c:	mov	r2, r1
   17f30:	mov	r1, r0
   17f34:	mov	r0, #0
   17f38:	b	17ecc <ftello64@plt+0x688c>
   17f3c:	ldr	ip, [pc, #140]	; 17fd0 <ftello64@plt+0x6990>
   17f40:	strd	r4, [sp, #-28]!	; 0xffffffe4
   17f44:	ldrd	r4, [ip]
   17f48:	strd	r6, [sp, #8]
   17f4c:	ldrd	r6, [ip, #8]
   17f50:	strd	r8, [sp, #16]
   17f54:	lsr	r9, r2, #5
   17f58:	str	lr, [sp, #24]
   17f5c:	sub	sp, sp, #52	; 0x34
   17f60:	and	lr, r2, #31
   17f64:	add	r8, sp, #8
   17f68:	mov	r2, r1
   17f6c:	strd	r4, [sp]
   17f70:	mov	r1, r0
   17f74:	mov	r3, sp
   17f78:	strd	r6, [sp, #8]
   17f7c:	mov	r0, #0
   17f80:	ldrd	r4, [ip, #16]
   17f84:	ldrd	r6, [ip, #24]
   17f88:	strd	r4, [sp, #16]
   17f8c:	ldrd	r4, [ip, #32]
   17f90:	strd	r6, [sp, #24]
   17f94:	ldrd	r6, [ip, #40]	; 0x28
   17f98:	strd	r4, [sp, #32]
   17f9c:	strd	r6, [sp, #40]	; 0x28
   17fa0:	ldr	ip, [r8, r9, lsl #2]
   17fa4:	mvn	r4, ip, lsr lr
   17fa8:	and	r4, r4, #1
   17fac:	eor	lr, ip, r4, lsl lr
   17fb0:	str	lr, [r8, r9, lsl #2]
   17fb4:	bl	1790c <ftello64@plt+0x62cc>
   17fb8:	add	sp, sp, #52	; 0x34
   17fbc:	ldrd	r4, [sp]
   17fc0:	ldrd	r6, [sp, #8]
   17fc4:	ldrd	r8, [sp, #16]
   17fc8:	add	sp, sp, #24
   17fcc:	pop	{pc}		; (ldr pc, [sp], #4)
   17fd0:	andeq	ip, r3, ip, lsl #18
   17fd4:	mov	r2, r1
   17fd8:	mvn	r1, #0
   17fdc:	b	17f3c <ftello64@plt+0x68fc>
   17fe0:	mov	r2, #58	; 0x3a
   17fe4:	mvn	r1, #0
   17fe8:	b	17f3c <ftello64@plt+0x68fc>
   17fec:	mov	r2, #58	; 0x3a
   17ff0:	b	17f3c <ftello64@plt+0x68fc>
   17ff4:	strd	r4, [sp, #-20]!	; 0xffffffec
   17ff8:	strd	r6, [sp, #8]
   17ffc:	mov	r6, r0
   18000:	mov	r7, r2
   18004:	str	lr, [sp, #16]
   18008:	sub	sp, sp, #100	; 0x64
   1800c:	mov	r0, sp
   18010:	bl	15fa8 <ftello64@plt+0x4968>
   18014:	ldrd	r4, [sp, #8]
   18018:	mov	r1, r7
   1801c:	mov	r0, r6
   18020:	add	r3, sp, #48	; 0x30
   18024:	mvn	r2, #0
   18028:	ldrd	r6, [sp]
   1802c:	strd	r4, [sp, #56]	; 0x38
   18030:	ldrd	r4, [sp, #16]
   18034:	strd	r6, [sp, #48]	; 0x30
   18038:	ldrd	r6, [sp, #32]
   1803c:	ldr	lr, [sp, #60]	; 0x3c
   18040:	strd	r4, [sp, #64]	; 0x40
   18044:	ldrd	r4, [sp, #24]
   18048:	mvn	ip, lr
   1804c:	and	ip, ip, #67108864	; 0x4000000
   18050:	strd	r4, [sp, #72]	; 0x48
   18054:	eor	ip, ip, lr
   18058:	ldrd	r4, [sp, #40]	; 0x28
   1805c:	str	ip, [sp, #60]	; 0x3c
   18060:	strd	r6, [sp, #80]	; 0x50
   18064:	strd	r4, [sp, #88]	; 0x58
   18068:	bl	1790c <ftello64@plt+0x62cc>
   1806c:	add	sp, sp, #100	; 0x64
   18070:	ldrd	r4, [sp]
   18074:	ldrd	r6, [sp, #8]
   18078:	add	sp, sp, #16
   1807c:	pop	{pc}		; (ldr pc, [sp], #4)
   18080:	ldr	ip, [pc, #156]	; 18124 <ftello64@plt+0x6ae4>
   18084:	cmp	r2, #0
   18088:	cmpne	r1, #0
   1808c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   18090:	strd	r6, [sp, #8]
   18094:	mov	r6, r2
   18098:	str	r8, [sp, #16]
   1809c:	mov	r8, r3
   180a0:	strd	sl, [sp, #20]
   180a4:	ldrd	r4, [ip]
   180a8:	str	lr, [sp, #28]
   180ac:	sub	sp, sp, #48	; 0x30
   180b0:	mov	lr, #10
   180b4:	ldrd	r2, [ip, #8]
   180b8:	ldrd	sl, [ip, #16]
   180bc:	strd	r4, [sp]
   180c0:	ldrd	r4, [ip, #32]
   180c4:	str	lr, [sp]
   180c8:	strd	r2, [sp, #8]
   180cc:	strd	sl, [sp, #16]
   180d0:	ldrd	r2, [ip, #24]
   180d4:	ldrd	sl, [ip, #40]	; 0x28
   180d8:	strd	r2, [sp, #24]
   180dc:	strd	r4, [sp, #32]
   180e0:	strd	sl, [sp, #40]	; 0x28
   180e4:	beq	18120 <ftello64@plt+0x6ae0>
   180e8:	ldr	r2, [sp, #80]	; 0x50
   180ec:	mov	r7, r1
   180f0:	mov	r3, sp
   180f4:	mov	r1, r8
   180f8:	str	r7, [sp, #40]	; 0x28
   180fc:	str	r6, [sp, #44]	; 0x2c
   18100:	bl	1790c <ftello64@plt+0x62cc>
   18104:	add	sp, sp, #48	; 0x30
   18108:	ldrd	r4, [sp]
   1810c:	ldrd	r6, [sp, #8]
   18110:	ldr	r8, [sp, #16]
   18114:	ldrd	sl, [sp, #20]
   18118:	add	sp, sp, #28
   1811c:	pop	{pc}		; (ldr pc, [sp], #4)
   18120:	bl	1161c <abort@plt>
   18124:	andeq	ip, r3, ip, lsl #18
   18128:	mvn	ip, #0
   1812c:	push	{lr}		; (str lr, [sp, #-4]!)
   18130:	sub	sp, sp, #12
   18134:	str	ip, [sp]
   18138:	bl	18080 <ftello64@plt+0x6a40>
   1813c:	add	sp, sp, #12
   18140:	pop	{pc}		; (ldr pc, [sp], #4)
   18144:	mvn	ip, #0
   18148:	push	{lr}		; (str lr, [sp, #-4]!)
   1814c:	sub	sp, sp, #12
   18150:	mov	r3, r2
   18154:	mov	r2, r1
   18158:	mov	r1, r0
   1815c:	mov	r0, #0
   18160:	str	ip, [sp]
   18164:	bl	18080 <ftello64@plt+0x6a40>
   18168:	add	sp, sp, #12
   1816c:	pop	{pc}		; (ldr pc, [sp], #4)
   18170:	push	{lr}		; (str lr, [sp, #-4]!)
   18174:	sub	sp, sp, #12
   18178:	str	r3, [sp]
   1817c:	mov	r3, r2
   18180:	mov	r2, r1
   18184:	mov	r1, r0
   18188:	mov	r0, #0
   1818c:	bl	18080 <ftello64@plt+0x6a40>
   18190:	add	sp, sp, #12
   18194:	pop	{pc}		; (ldr pc, [sp], #4)
   18198:	ldr	r3, [pc]	; 181a0 <ftello64@plt+0x6b60>
   1819c:	b	1790c <ftello64@plt+0x62cc>
   181a0:	muleq	r3, ip, r1
   181a4:	mov	r2, r1
   181a8:	ldr	r3, [pc, #8]	; 181b8 <ftello64@plt+0x6b78>
   181ac:	mov	r1, r0
   181b0:	mov	r0, #0
   181b4:	b	1790c <ftello64@plt+0x62cc>
   181b8:	muleq	r3, ip, r1
   181bc:	ldr	r3, [pc, #4]	; 181c8 <ftello64@plt+0x6b88>
   181c0:	mvn	r2, #0
   181c4:	b	1790c <ftello64@plt+0x62cc>
   181c8:	muleq	r3, ip, r1
   181cc:	mov	r1, r0
   181d0:	ldr	r3, [pc, #8]	; 181e0 <ftello64@plt+0x6ba0>
   181d4:	mvn	r2, #0
   181d8:	mov	r0, #0
   181dc:	b	1790c <ftello64@plt+0x62cc>
   181e0:	muleq	r3, ip, r1
   181e4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   181e8:	strd	r6, [sp, #8]
   181ec:	strd	r8, [sp, #16]
   181f0:	mov	r9, r0
   181f4:	strd	sl, [sp, #24]
   181f8:	str	lr, [sp, #32]
   181fc:	sub	sp, sp, #116	; 0x74
   18200:	stm	sp, {r1, r2}
   18204:	bl	11544 <fileno@plt>
   18208:	mov	r1, r0
   1820c:	add	r2, sp, #8
   18210:	mov	r0, #3
   18214:	bl	113d0 <__fxstat64@plt>
   18218:	cmp	r0, #0
   1821c:	blt	18230 <ftello64@plt+0x6bf0>
   18220:	ldr	r3, [sp, #24]
   18224:	and	r3, r3, #61440	; 0xf000
   18228:	cmp	r3, #32768	; 0x8000
   1822c:	beq	183f4 <ftello64@plt+0x6db4>
   18230:	mov	r4, #8192	; 0x2000
   18234:	mov	r0, r4
   18238:	bl	28118 <ftello64@plt+0x16ad8>
   1823c:	subs	r7, r0, #0
   18240:	beq	1830c <ftello64@plt+0x6ccc>
   18244:	ldr	r3, [sp]
   18248:	mov	r6, #0
   1824c:	mvn	sl, #-2147483648	; 0x80000000
   18250:	and	fp, r3, #2
   18254:	b	18290 <ftello64@plt+0x6c50>
   18258:	bl	28118 <ftello64@plt+0x16ad8>
   1825c:	subs	r8, r0, #0
   18260:	mov	r2, r4
   18264:	mov	r1, r7
   18268:	beq	183d0 <ftello64@plt+0x6d90>
   1826c:	bl	1131c <memcpy@plt>
   18270:	mov	r0, r7
   18274:	mov	r1, r4
   18278:	mvn	r2, #0
   1827c:	bl	115a4 <__explicit_bzero_chk@plt>
   18280:	mov	r0, r7
   18284:	bl	1500c <ftello64@plt+0x39cc>
   18288:	mov	r4, r5
   1828c:	mov	r7, r8
   18290:	sub	r8, r4, r6
   18294:	mov	r3, r9
   18298:	mov	r2, r8
   1829c:	add	r0, r7, r6
   182a0:	mov	r1, #1
   182a4:	mvn	r5, #-2147483648	; 0x80000000
   182a8:	bl	11400 <fread@plt>
   182ac:	lsr	r3, r4, #1
   182b0:	cmp	r8, r0
   182b4:	add	r6, r6, r0
   182b8:	sub	r2, sl, r3
   182bc:	bne	1832c <ftello64@plt+0x6cec>
   182c0:	cmn	r4, #-2147483647	; 0x80000001
   182c4:	beq	183a4 <ftello64@plt+0x6d64>
   182c8:	cmp	r2, r4
   182cc:	addhi	r5, r3, r4
   182d0:	cmp	fp, #0
   182d4:	mov	r0, r5
   182d8:	mov	r1, r5
   182dc:	bne	18258 <ftello64@plt+0x6c18>
   182e0:	mov	r0, r7
   182e4:	bl	28154 <ftello64@plt+0x16b14>
   182e8:	subs	r8, r0, #0
   182ec:	bne	18288 <ftello64@plt+0x6c48>
   182f0:	bl	114e4 <__errno_location@plt>
   182f4:	ldr	r5, [r0]
   182f8:	mov	r8, r0
   182fc:	mov	r0, r7
   18300:	mov	r7, #0
   18304:	bl	1500c <ftello64@plt+0x39cc>
   18308:	str	r5, [r8]
   1830c:	mov	r0, r7
   18310:	add	sp, sp, #116	; 0x74
   18314:	ldrd	r4, [sp]
   18318:	ldrd	r6, [sp, #8]
   1831c:	ldrd	r8, [sp, #16]
   18320:	ldrd	sl, [sp, #24]
   18324:	add	sp, sp, #32
   18328:	pop	{pc}		; (ldr pc, [sp], #4)
   1832c:	bl	114e4 <__errno_location@plt>
   18330:	mov	r8, r0
   18334:	mov	r0, r9
   18338:	ldr	r5, [r8]
   1833c:	bl	11304 <ferror@plt>
   18340:	cmp	r0, #0
   18344:	bne	183b0 <ftello64@plt+0x6d70>
   18348:	sub	r3, r4, #1
   1834c:	cmp	r3, r6
   18350:	bls	1844c <ftello64@plt+0x6e0c>
   18354:	ldr	r3, [sp]
   18358:	add	r1, r6, #1
   1835c:	tst	r3, #2
   18360:	beq	18464 <ftello64@plt+0x6e24>
   18364:	mov	r0, r1
   18368:	bl	28118 <ftello64@plt+0x16ad8>
   1836c:	subs	r8, r0, #0
   18370:	beq	18480 <ftello64@plt+0x6e40>
   18374:	mov	r2, r6
   18378:	mov	r1, r7
   1837c:	bl	1131c <memcpy@plt>
   18380:	mov	r0, r7
   18384:	mov	r1, r4
   18388:	mvn	r2, #0
   1838c:	add	r5, r8, r6
   18390:	bl	115a4 <__explicit_bzero_chk@plt>
   18394:	mov	r0, r7
   18398:	mov	r7, r8
   1839c:	bl	1500c <ftello64@plt+0x39cc>
   183a0:	b	18450 <ftello64@plt+0x6e10>
   183a4:	bl	114e4 <__errno_location@plt>
   183a8:	mov	r8, r0
   183ac:	mov	r5, #12
   183b0:	ldr	r3, [sp]
   183b4:	tst	r3, #2
   183b8:	bne	183e0 <ftello64@plt+0x6da0>
   183bc:	mov	r0, r7
   183c0:	mov	r7, #0
   183c4:	bl	1500c <ftello64@plt+0x39cc>
   183c8:	str	r5, [r8]
   183cc:	b	1830c <ftello64@plt+0x6ccc>
   183d0:	bl	114e4 <__errno_location@plt>
   183d4:	mov	r4, r5
   183d8:	ldr	r5, [r0]
   183dc:	mov	r8, r0
   183e0:	mov	r1, r4
   183e4:	mvn	r2, #0
   183e8:	mov	r0, r7
   183ec:	bl	115a4 <__explicit_bzero_chk@plt>
   183f0:	b	183bc <ftello64@plt+0x6d7c>
   183f4:	mov	r0, r9
   183f8:	bl	11640 <ftello64@plt>
   183fc:	cmp	r0, #0
   18400:	sbcs	r3, r1, #0
   18404:	blt	18230 <ftello64@plt+0x6bf0>
   18408:	ldrd	r2, [sp, #56]	; 0x38
   1840c:	cmp	r0, r2
   18410:	sbcs	ip, r1, r3
   18414:	bge	18230 <ftello64@plt+0x6bf0>
   18418:	subs	r6, r2, r0
   1841c:	mvn	r4, #-2147483647	; 0x80000001
   18420:	sbc	r7, r3, r1
   18424:	mov	r5, #0
   18428:	cmp	r4, r6
   1842c:	sbcs	r3, r5, r7
   18430:	addge	r4, r6, #1
   18434:	bge	18234 <ftello64@plt+0x6bf4>
   18438:	bl	114e4 <__errno_location@plt>
   1843c:	mov	r3, #12
   18440:	mov	r7, #0
   18444:	str	r3, [r0]
   18448:	b	1830c <ftello64@plt+0x6ccc>
   1844c:	add	r5, r7, r6
   18450:	mov	r3, #0
   18454:	strb	r3, [r5]
   18458:	ldr	r3, [sp, #4]
   1845c:	str	r6, [r3]
   18460:	b	1830c <ftello64@plt+0x6ccc>
   18464:	mov	r0, r7
   18468:	bl	28154 <ftello64@plt+0x16b14>
   1846c:	cmp	r0, #0
   18470:	beq	1844c <ftello64@plt+0x6e0c>
   18474:	add	r5, r0, r6
   18478:	mov	r7, r0
   1847c:	b	18450 <ftello64@plt+0x6e10>
   18480:	add	r5, r7, r6
   18484:	sub	r1, r4, r6
   18488:	mov	r0, r5
   1848c:	mvn	r2, #0
   18490:	bl	115a4 <__explicit_bzero_chk@plt>
   18494:	b	18450 <ftello64@plt+0x6e10>
   18498:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1849c:	mov	r4, r1
   184a0:	movw	r3, #46584	; 0xb5f8
   184a4:	movt	r3, #2
   184a8:	tst	r4, #1
   184ac:	strd	r6, [sp, #8]
   184b0:	movw	r1, #46580	; 0xb5f4
   184b4:	movt	r1, #2
   184b8:	str	r8, [sp, #16]
   184bc:	moveq	r1, r3
   184c0:	mov	r6, r2
   184c4:	str	lr, [sp, #20]
   184c8:	bl	115e0 <fopen64@plt>
   184cc:	subs	r5, r0, #0
   184d0:	beq	1854c <ftello64@plt+0x6f0c>
   184d4:	ands	r7, r4, #2
   184d8:	bne	18518 <ftello64@plt+0x6ed8>
   184dc:	mov	r1, r4
   184e0:	mov	r2, r6
   184e4:	mov	r0, r5
   184e8:	bl	181e4 <ftello64@plt+0x6ba4>
   184ec:	mov	r4, r0
   184f0:	mov	r0, r5
   184f4:	bl	2837c <ftello64@plt+0x16d3c>
   184f8:	cmp	r0, #0
   184fc:	bne	1852c <ftello64@plt+0x6eec>
   18500:	mov	r0, r4
   18504:	ldrd	r4, [sp]
   18508:	ldrd	r6, [sp, #8]
   1850c:	ldr	r8, [sp, #16]
   18510:	add	sp, sp, #20
   18514:	pop	{pc}		; (ldr pc, [sp], #4)
   18518:	mov	r3, #0
   1851c:	mov	r2, #2
   18520:	mov	r1, r3
   18524:	bl	11514 <setvbuf@plt>
   18528:	b	184dc <ftello64@plt+0x6e9c>
   1852c:	cmp	r4, #0
   18530:	beq	1854c <ftello64@plt+0x6f0c>
   18534:	cmp	r7, #0
   18538:	bne	18554 <ftello64@plt+0x6f14>
   1853c:	mov	r0, r4
   18540:	mov	r4, #0
   18544:	bl	1500c <ftello64@plt+0x39cc>
   18548:	b	18500 <ftello64@plt+0x6ec0>
   1854c:	mov	r4, #0
   18550:	b	18500 <ftello64@plt+0x6ec0>
   18554:	mvn	r2, #0
   18558:	mov	r0, r4
   1855c:	ldr	r1, [r6]
   18560:	bl	115a4 <__explicit_bzero_chk@plt>
   18564:	b	1853c <ftello64@plt+0x6efc>
   18568:	clz	r3, r1
   1856c:	cmp	r0, #0
   18570:	push	{lr}		; (str lr, [sp, #-4]!)
   18574:	lsr	r3, r3, #5
   18578:	mov	lr, r0
   1857c:	moveq	r0, #1
   18580:	movne	r0, r3
   18584:	cmp	r0, #0
   18588:	movne	r0, #0
   1858c:	bne	185a0 <ftello64@plt+0x6f60>
   18590:	ldr	r2, [r1, #4]
   18594:	ldr	r3, [lr, #4]
   18598:	cmp	r3, r2
   1859c:	beq	185bc <ftello64@plt+0x6f7c>
   185a0:	pop	{pc}		; (ldr pc, [sp], #4)
   185a4:	ldr	r2, [r1, #8]
   185a8:	ldr	ip, [lr, #8]
   185ac:	ldr	r2, [r2, r3, lsl #2]
   185b0:	ldr	ip, [ip, r3, lsl #2]
   185b4:	cmp	ip, r2
   185b8:	bne	185a0 <ftello64@plt+0x6f60>
   185bc:	subs	r3, r3, #1
   185c0:	bpl	185a4 <ftello64@plt+0x6f64>
   185c4:	mov	r0, #1
   185c8:	pop	{pc}		; (ldr pc, [sp], #4)
   185cc:	strd	r4, [sp, #-16]!
   185d0:	mov	r4, r0
   185d4:	mov	r5, r2
   185d8:	str	r6, [sp, #8]
   185dc:	mov	r6, r1
   185e0:	str	lr, [sp, #12]
   185e4:	b	185ec <ftello64@plt+0x6fac>
   185e8:	mov	r4, r3
   185ec:	ldr	r3, [r4, #4]
   185f0:	cmp	r3, #0
   185f4:	bne	185e8 <ftello64@plt+0x6fa8>
   185f8:	ldr	r3, [r4, #8]
   185fc:	cmp	r3, #0
   18600:	bne	185e8 <ftello64@plt+0x6fa8>
   18604:	b	1863c <ftello64@plt+0x6ffc>
   18608:	ldr	r2, [r4]
   1860c:	cmp	r2, #0
   18610:	beq	18650 <ftello64@plt+0x7010>
   18614:	ldr	r3, [r2, #8]
   18618:	sub	r1, r3, r4
   1861c:	cmp	r3, #0
   18620:	clz	r1, r1
   18624:	mov	r4, r2
   18628:	lsr	r1, r1, #5
   1862c:	moveq	r2, #1
   18630:	movne	r2, r1
   18634:	cmp	r2, #0
   18638:	beq	185e8 <ftello64@plt+0x6fa8>
   1863c:	mov	r1, r4
   18640:	mov	r0, r5
   18644:	blx	r6
   18648:	cmp	r0, #0
   1864c:	beq	18608 <ftello64@plt+0x6fc8>
   18650:	ldrd	r4, [sp]
   18654:	ldr	r6, [sp, #8]
   18658:	add	sp, sp, #12
   1865c:	pop	{pc}		; (ldr pc, [sp], #4)
   18660:	ldr	r3, [r1, #40]	; 0x28
   18664:	ldr	ip, [r1, #56]	; 0x38
   18668:	cmp	ip, r3
   1866c:	ble	18730 <ftello64@plt+0x70f0>
   18670:	str	r4, [sp, #-8]!
   18674:	ldr	r4, [r1, #80]	; 0x50
   18678:	str	lr, [sp, #4]
   1867c:	ldr	lr, [r1, #4]
   18680:	cmp	r4, #1
   18684:	ldrb	ip, [lr, r3]
   18688:	strb	ip, [r0]
   1868c:	ble	186ac <ftello64@plt+0x706c>
   18690:	ldr	r4, [r1, #28]
   18694:	cmp	r3, r4
   18698:	beq	186ac <ftello64@plt+0x706c>
   1869c:	ldr	r4, [r1, #8]
   186a0:	ldr	r4, [r4, r3, lsl #2]
   186a4:	cmn	r4, #1
   186a8:	beq	186f0 <ftello64@plt+0x70b0>
   186ac:	cmp	ip, #92	; 0x5c
   186b0:	beq	186e8 <ftello64@plt+0x70a8>
   186b4:	cmp	ip, #91	; 0x5b
   186b8:	beq	18770 <ftello64@plt+0x7130>
   186bc:	cmp	ip, #93	; 0x5d
   186c0:	beq	187c8 <ftello64@plt+0x7188>
   186c4:	cmp	ip, #94	; 0x5e
   186c8:	bne	1870c <ftello64@plt+0x70cc>
   186cc:	mov	r2, #25
   186d0:	mov	r3, #1
   186d4:	ldr	r4, [sp]
   186d8:	add	sp, sp, #4
   186dc:	strb	r2, [r0, #4]
   186e0:	mov	r0, r3
   186e4:	pop	{pc}		; (ldr pc, [sp], #4)
   186e8:	tst	r2, #1
   186ec:	bne	18744 <ftello64@plt+0x7104>
   186f0:	mov	r2, #1
   186f4:	mov	r3, r2
   186f8:	strb	r2, [r0, #4]
   186fc:	ldr	r4, [sp]
   18700:	add	sp, sp, #4
   18704:	mov	r0, r3
   18708:	pop	{pc}		; (ldr pc, [sp], #4)
   1870c:	cmp	ip, #45	; 0x2d
   18710:	bne	186f0 <ftello64@plt+0x70b0>
   18714:	mov	r2, #22
   18718:	mov	r3, #1
   1871c:	ldr	r4, [sp]
   18720:	add	sp, sp, #4
   18724:	strb	r2, [r0, #4]
   18728:	mov	r0, r3
   1872c:	pop	{pc}		; (ldr pc, [sp], #4)
   18730:	mov	r2, #2
   18734:	mov	r3, #0
   18738:	strb	r2, [r0, #4]
   1873c:	mov	r0, r3
   18740:	bx	lr
   18744:	ldr	r2, [r1, #48]	; 0x30
   18748:	add	r3, r3, #1
   1874c:	cmp	r3, r2
   18750:	bge	186f0 <ftello64@plt+0x70b0>
   18754:	str	r3, [r1, #40]	; 0x28
   18758:	mov	r2, #1
   1875c:	ldrb	r1, [lr, r3]
   18760:	mov	r3, r2
   18764:	strb	r1, [r0]
   18768:	strb	r2, [r0, #4]
   1876c:	b	186fc <ftello64@plt+0x70bc>
   18770:	ldr	r1, [r1, #48]	; 0x30
   18774:	add	ip, r3, #1
   18778:	cmp	ip, r1
   1877c:	bge	187b0 <ftello64@plt+0x7170>
   18780:	add	r3, lr, r3
   18784:	ldrb	r3, [r3, #1]
   18788:	cmp	r3, #58	; 0x3a
   1878c:	strb	r3, [r0]
   18790:	beq	187f4 <ftello64@plt+0x71b4>
   18794:	cmp	r3, #61	; 0x3d
   18798:	beq	187e4 <ftello64@plt+0x71a4>
   1879c:	cmp	r3, #46	; 0x2e
   187a0:	moveq	r2, #26
   187a4:	moveq	r3, #2
   187a8:	strbeq	r2, [r0, #4]
   187ac:	beq	186fc <ftello64@plt+0x70bc>
   187b0:	mov	r2, #1
   187b4:	mov	r1, #91	; 0x5b
   187b8:	mov	r3, r2
   187bc:	strb	r1, [r0]
   187c0:	strb	r2, [r0, #4]
   187c4:	b	186fc <ftello64@plt+0x70bc>
   187c8:	mov	r2, #21
   187cc:	mov	r3, #1
   187d0:	ldr	r4, [sp]
   187d4:	add	sp, sp, #4
   187d8:	strb	r2, [r0, #4]
   187dc:	mov	r0, r3
   187e0:	pop	{pc}		; (ldr pc, [sp], #4)
   187e4:	mov	r2, #28
   187e8:	mov	r3, #2
   187ec:	strb	r2, [r0, #4]
   187f0:	b	186fc <ftello64@plt+0x70bc>
   187f4:	tst	r2, #4
   187f8:	beq	187b0 <ftello64@plt+0x7170>
   187fc:	mov	r2, #30
   18800:	mov	r3, #2
   18804:	strb	r2, [r0, #4]
   18808:	b	186fc <ftello64@plt+0x70bc>
   1880c:	ldrb	r3, [r1, #24]
   18810:	cmp	r3, #17
   18814:	beq	18820 <ftello64@plt+0x71e0>
   18818:	mov	r0, #0
   1881c:	bx	lr
   18820:	ldr	r3, [r1, #20]
   18824:	cmp	r0, r3
   18828:	bne	18818 <ftello64@plt+0x71d8>
   1882c:	ldrb	r3, [r1, #26]
   18830:	mov	r0, #0
   18834:	orr	r3, r3, #8
   18838:	strb	r3, [r1, #26]
   1883c:	bx	lr
   18840:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18844:	strd	r6, [sp, #8]
   18848:	strd	r8, [sp, #16]
   1884c:	ldr	r8, [r0, #84]	; 0x54
   18850:	strd	sl, [sp, #24]
   18854:	mov	fp, r1
   18858:	str	lr, [sp, #32]
   1885c:	sub	sp, sp, #44	; 0x2c
   18860:	str	r3, [sp, #24]
   18864:	add	r3, r3, r3, lsl #1
   18868:	ldr	r9, [r8, #24]
   1886c:	add	r9, r9, r3, lsl #2
   18870:	ldr	r1, [r9, #4]
   18874:	cmp	r1, #0
   18878:	ble	18a24 <ftello64@plt+0x73e4>
   1887c:	ldr	r3, [sp, #80]	; 0x50
   18880:	mov	r7, r2
   18884:	mov	r2, #1
   18888:	mov	sl, r0
   1888c:	mov	r4, #0
   18890:	add	r3, r3, r2
   18894:	lsl	r2, r2, r7
   18898:	add	r3, r3, r3, lsl #1
   1889c:	str	r2, [sp, #12]
   188a0:	str	r3, [sp, #28]
   188a4:	mvn	r3, r2
   188a8:	str	r3, [sp, #16]
   188ac:	b	188c4 <ftello64@plt+0x7284>
   188b0:	cmp	r3, #4
   188b4:	beq	18938 <ftello64@plt+0x72f8>
   188b8:	add	r4, r4, #1
   188bc:	cmp	r1, r4
   188c0:	ble	18a24 <ftello64@plt+0x73e4>
   188c4:	ldr	r3, [r9, #8]
   188c8:	ldr	r2, [r8]
   188cc:	ldr	r5, [r3, r4, lsl #2]
   188d0:	add	r3, r2, r5, lsl #3
   188d4:	ldrb	r3, [r3, #4]
   188d8:	cmp	r3, #8
   188dc:	beq	18904 <ftello64@plt+0x72c4>
   188e0:	cmp	r3, #9
   188e4:	bne	188b0 <ftello64@plt+0x7270>
   188e8:	tst	fp, #2
   188ec:	beq	188b8 <ftello64@plt+0x7278>
   188f0:	ldr	r3, [r2, r5, lsl #3]
   188f4:	cmp	r3, r7
   188f8:	bne	188b8 <ftello64@plt+0x7278>
   188fc:	mov	r0, #0
   18900:	b	1891c <ftello64@plt+0x72dc>
   18904:	tst	fp, #1
   18908:	beq	188b8 <ftello64@plt+0x7278>
   1890c:	ldr	r3, [r2, r5, lsl #3]
   18910:	cmp	r3, r7
   18914:	bne	188b8 <ftello64@plt+0x7278>
   18918:	mvn	r0, #0
   1891c:	add	sp, sp, #44	; 0x2c
   18920:	ldrd	r4, [sp]
   18924:	ldrd	r6, [sp, #8]
   18928:	ldrd	r8, [sp, #16]
   1892c:	ldrd	sl, [sp, #24]
   18930:	add	sp, sp, #32
   18934:	pop	{pc}		; (ldr pc, [sp], #4)
   18938:	ldr	r3, [sp, #80]	; 0x50
   1893c:	cmn	r3, #1
   18940:	beq	188b8 <ftello64@plt+0x7278>
   18944:	and	r2, fp, #2
   18948:	ldr	r6, [sl, #116]	; 0x74
   1894c:	add	r3, r5, r5, lsl #1
   18950:	str	r2, [sp, #20]
   18954:	lsl	r3, r3, #2
   18958:	ldr	r2, [sp, #28]
   1895c:	str	r9, [sp, #32]
   18960:	mov	r9, r3
   18964:	str	r4, [sp, #36]	; 0x24
   18968:	ldr	r4, [sp, #24]
   1896c:	add	r6, r6, r2, lsl #3
   18970:	ldr	r3, [r6, #-24]	; 0xffffffe8
   18974:	mov	r2, r7
   18978:	mov	r1, fp
   1897c:	mov	r0, sl
   18980:	cmp	r3, r5
   18984:	bne	189fc <ftello64@plt+0x73bc>
   18988:	cmp	r7, #31
   1898c:	bgt	189a0 <ftello64@plt+0x7360>
   18990:	ldr	r3, [r6, #-8]
   18994:	ldr	ip, [sp, #12]
   18998:	tst	ip, r3
   1899c:	beq	189fc <ftello64@plt+0x73bc>
   189a0:	ldr	r3, [r8, #20]
   189a4:	add	r3, r3, r9
   189a8:	ldr	r3, [r3, #8]
   189ac:	ldr	ip, [r3]
   189b0:	cmp	r4, ip
   189b4:	mov	r3, ip
   189b8:	beq	18a2c <ftello64@plt+0x73ec>
   189bc:	ldr	ip, [sp, #80]	; 0x50
   189c0:	str	ip, [sp]
   189c4:	bl	18840 <ftello64@plt+0x7200>
   189c8:	cmn	r0, #1
   189cc:	beq	18918 <ftello64@plt+0x72d8>
   189d0:	cmp	r0, #0
   189d4:	bne	189e4 <ftello64@plt+0x73a4>
   189d8:	ldr	r3, [sp, #20]
   189dc:	cmp	r3, #0
   189e0:	bne	188fc <ftello64@plt+0x72bc>
   189e4:	cmp	r7, #31
   189e8:	bgt	189fc <ftello64@plt+0x73bc>
   189ec:	ldr	r3, [r6, #-8]
   189f0:	ldr	r2, [sp, #16]
   189f4:	and	r3, r3, r2
   189f8:	str	r3, [r6, #-8]
   189fc:	add	r6, r6, #24
   18a00:	ldrb	r3, [r6, #-28]	; 0xffffffe4
   18a04:	cmp	r3, #0
   18a08:	bne	18970 <ftello64@plt+0x7330>
   18a0c:	ldr	r9, [sp, #32]
   18a10:	ldr	r4, [sp, #36]	; 0x24
   18a14:	ldr	r1, [r9, #4]
   18a18:	add	r4, r4, #1
   18a1c:	cmp	r1, r4
   18a20:	bgt	188c4 <ftello64@plt+0x7284>
   18a24:	asr	r0, fp, #1
   18a28:	b	1891c <ftello64@plt+0x72dc>
   18a2c:	sbfx	r0, fp, #0, #1
   18a30:	b	1891c <ftello64@plt+0x72dc>
   18a34:	ldr	ip, [r0, #116]	; 0x74
   18a38:	add	r1, r1, r1, lsl #1
   18a3c:	strd	r4, [sp, #-12]!
   18a40:	ldr	r5, [sp, #16]
   18a44:	add	r1, ip, r1, lsl #3
   18a48:	ldr	ip, [r1, #8]
   18a4c:	str	lr, [sp, #8]
   18a50:	ldr	lr, [sp, #12]
   18a54:	cmp	ip, lr
   18a58:	bgt	18abc <ftello64@plt+0x747c>
   18a5c:	ldr	r4, [r1, #12]
   18a60:	cmp	r4, lr
   18a64:	blt	18aac <ftello64@plt+0x746c>
   18a68:	sub	r1, ip, lr
   18a6c:	cmp	r4, lr
   18a70:	clz	r1, r1
   18a74:	lsr	r1, r1, #5
   18a78:	beq	18a94 <ftello64@plt+0x7454>
   18a7c:	cmp	ip, lr
   18a80:	movne	r0, #0
   18a84:	beq	18a98 <ftello64@plt+0x7458>
   18a88:	ldrd	r4, [sp]
   18a8c:	add	sp, sp, #8
   18a90:	pop	{pc}		; (ldr pc, [sp], #4)
   18a94:	orr	r1, r1, #2
   18a98:	str	r5, [sp, #12]
   18a9c:	ldrd	r4, [sp]
   18aa0:	ldr	lr, [sp, #8]
   18aa4:	add	sp, sp, #12
   18aa8:	b	18840 <ftello64@plt+0x7200>
   18aac:	ldrd	r4, [sp]
   18ab0:	add	sp, sp, #8
   18ab4:	mov	r0, #1
   18ab8:	pop	{pc}		; (ldr pc, [sp], #4)
   18abc:	mvn	r0, #0
   18ac0:	b	18a88 <ftello64@plt+0x7448>
   18ac4:	ldr	r3, [r0, #80]	; 0x50
   18ac8:	strd	r4, [sp, #-16]!
   18acc:	mov	r4, r0
   18ad0:	mov	r5, r1
   18ad4:	str	r6, [sp, #8]
   18ad8:	str	lr, [sp, #12]
   18adc:	cmp	r3, #1
   18ae0:	ble	18b28 <ftello64@plt+0x74e8>
   18ae4:	cmn	r1, #-1073741823	; 0xc0000001
   18ae8:	bhi	18b68 <ftello64@plt+0x7528>
   18aec:	lsl	r6, r1, #2
   18af0:	ldr	r0, [r0, #8]
   18af4:	mov	r1, r6
   18af8:	bl	28154 <ftello64@plt+0x16b14>
   18afc:	subs	r3, r0, #0
   18b00:	beq	18b68 <ftello64@plt+0x7528>
   18b04:	ldr	r0, [r4, #12]
   18b08:	str	r3, [r4, #8]
   18b0c:	cmp	r0, #0
   18b10:	beq	18b28 <ftello64@plt+0x74e8>
   18b14:	mov	r1, r6
   18b18:	bl	28154 <ftello64@plt+0x16b14>
   18b1c:	cmp	r0, #0
   18b20:	beq	18b68 <ftello64@plt+0x7528>
   18b24:	str	r0, [r4, #12]
   18b28:	ldrb	r3, [r4, #75]	; 0x4b
   18b2c:	cmp	r3, #0
   18b30:	bne	18b4c <ftello64@plt+0x750c>
   18b34:	str	r5, [r4, #36]	; 0x24
   18b38:	mov	r0, #0
   18b3c:	ldrd	r4, [sp]
   18b40:	ldr	r6, [sp, #8]
   18b44:	add	sp, sp, #12
   18b48:	pop	{pc}		; (ldr pc, [sp], #4)
   18b4c:	mov	r1, r5
   18b50:	ldr	r0, [r4, #4]
   18b54:	bl	28154 <ftello64@plt+0x16b14>
   18b58:	cmp	r0, #0
   18b5c:	beq	18b68 <ftello64@plt+0x7528>
   18b60:	str	r0, [r4, #4]
   18b64:	b	18b34 <ftello64@plt+0x74f4>
   18b68:	ldrd	r4, [sp]
   18b6c:	mov	r0, #12
   18b70:	ldr	r6, [sp, #8]
   18b74:	add	sp, sp, #12
   18b78:	pop	{pc}		; (ldr pc, [sp], #4)
   18b7c:	strd	r4, [sp, #-16]!
   18b80:	mov	r5, r1
   18b84:	mov	r4, r0
   18b88:	ldr	r2, [r0]
   18b8c:	ldmib	r0, {r1, r3}
   18b90:	str	r6, [sp, #8]
   18b94:	str	lr, [sp, #12]
   18b98:	cmp	r2, r1
   18b9c:	beq	18bc0 <ftello64@plt+0x7580>
   18ba0:	add	r2, r1, #1
   18ba4:	mov	r0, #1
   18ba8:	str	r2, [r4, #4]
   18bac:	str	r5, [r3, r1, lsl #2]
   18bb0:	ldrd	r4, [sp]
   18bb4:	ldr	r6, [sp, #8]
   18bb8:	add	sp, sp, #12
   18bbc:	pop	{pc}		; (ldr pc, [sp], #4)
   18bc0:	add	r1, r1, #1
   18bc4:	mov	r0, r3
   18bc8:	lsl	r3, r1, #1
   18bcc:	lsl	r1, r1, #3
   18bd0:	str	r3, [r4]
   18bd4:	bl	28154 <ftello64@plt+0x16b14>
   18bd8:	subs	r3, r0, #0
   18bdc:	beq	18bec <ftello64@plt+0x75ac>
   18be0:	str	r3, [r4, #8]
   18be4:	ldr	r1, [r4, #4]
   18be8:	b	18ba0 <ftello64@plt+0x7560>
   18bec:	mov	r0, r3
   18bf0:	b	18bb0 <ftello64@plt+0x7570>
   18bf4:	ldr	r3, [r1, #8]
   18bf8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18bfc:	mov	r5, r1
   18c00:	mov	r4, #0
   18c04:	strd	r6, [sp, #8]
   18c08:	mov	r7, r1
   18c0c:	mov	r6, r2
   18c10:	str	r8, [sp, #16]
   18c14:	mov	r8, r0
   18c18:	str	lr, [sp, #20]
   18c1c:	lsl	r0, r3, #2
   18c20:	str	r2, [r5], #16
   18c24:	str	r3, [r1, #16]
   18c28:	str	r4, [r1, #20]
   18c2c:	bl	28118 <ftello64@plt+0x16ad8>
   18c30:	cmp	r0, r4
   18c34:	str	r0, [r7, #24]
   18c38:	beq	18ce0 <ftello64@plt+0x76a0>
   18c3c:	ldr	r0, [r7, #8]
   18c40:	cmp	r0, #0
   18c44:	bgt	18c58 <ftello64@plt+0x7618>
   18c48:	b	18c94 <ftello64@plt+0x7654>
   18c4c:	add	r4, r4, #1
   18c50:	cmp	r0, r4
   18c54:	ble	18c94 <ftello64@plt+0x7654>
   18c58:	ldr	r2, [r7, #12]
   18c5c:	ldr	r3, [r8]
   18c60:	ldr	r1, [r2, r4, lsl #2]
   18c64:	add	r3, r3, r1, lsl #3
   18c68:	ldrb	r3, [r3, #4]
   18c6c:	tst	r3, #8
   18c70:	bne	18c4c <ftello64@plt+0x760c>
   18c74:	mov	r0, r5
   18c78:	bl	18b7c <ftello64@plt+0x753c>
   18c7c:	cmp	r0, #0
   18c80:	beq	18ce0 <ftello64@plt+0x76a0>
   18c84:	ldr	r0, [r7, #8]
   18c88:	add	r4, r4, #1
   18c8c:	cmp	r0, r4
   18c90:	bgt	18c58 <ftello64@plt+0x7618>
   18c94:	ldr	r5, [r8, #32]
   18c98:	ldr	r4, [r8, #68]	; 0x44
   18c9c:	and	r6, r6, r4
   18ca0:	add	r6, r6, r6, lsl #1
   18ca4:	lsl	r4, r6, #2
   18ca8:	add	r6, r5, r4
   18cac:	ldr	r3, [r5, r4]
   18cb0:	ldrd	r0, [r6, #4]
   18cb4:	add	r2, r3, #1
   18cb8:	cmp	r0, r3
   18cbc:	ble	18ce8 <ftello64@plt+0x76a8>
   18cc0:	mov	r0, #0
   18cc4:	str	r2, [r5, r4]
   18cc8:	str	r7, [r1, r3, lsl #2]
   18ccc:	ldrd	r4, [sp]
   18cd0:	ldrd	r6, [sp, #8]
   18cd4:	ldr	r8, [sp, #16]
   18cd8:	add	sp, sp, #20
   18cdc:	pop	{pc}		; (ldr pc, [sp], #4)
   18ce0:	mov	r0, #12
   18ce4:	b	18ccc <ftello64@plt+0x768c>
   18ce8:	mov	r0, r1
   18cec:	lsl	r1, r2, #3
   18cf0:	lsl	r8, r2, #1
   18cf4:	bl	28154 <ftello64@plt+0x16b14>
   18cf8:	subs	r1, r0, #0
   18cfc:	beq	18ce0 <ftello64@plt+0x76a0>
   18d00:	ldr	r3, [r5, r4]
   18d04:	str	r8, [r6, #4]
   18d08:	str	r1, [r6, #8]
   18d0c:	add	r2, r3, #1
   18d10:	b	18cc0 <ftello64@plt+0x7680>
   18d14:	strd	r4, [sp, #-28]!	; 0xffffffe4
   18d18:	mov	r5, r0
   18d1c:	ldr	r4, [r0, #28]
   18d20:	ldr	r3, [r0, #48]	; 0x30
   18d24:	strd	r6, [sp, #8]
   18d28:	ldr	r7, [r0, #36]	; 0x24
   18d2c:	strd	r8, [sp, #16]
   18d30:	str	lr, [sp, #24]
   18d34:	sub	sp, sp, #84	; 0x54
   18d38:	cmp	r7, r3
   18d3c:	movge	r7, r3
   18d40:	cmp	r7, r4
   18d44:	ble	18dd8 <ftello64@plt+0x7798>
   18d48:	add	r8, r0, #16
   18d4c:	mvn	r6, #0
   18d50:	ldr	ip, [r5, #64]	; 0x40
   18d54:	sub	r2, r7, r4
   18d58:	ldrd	r0, [r8]
   18d5c:	cmp	ip, #0
   18d60:	strd	r0, [sp, #8]
   18d64:	bne	18e34 <ftello64@plt+0x77f4>
   18d68:	ldr	r1, [r5]
   18d6c:	ldr	r3, [r5, #24]
   18d70:	add	r3, r4, r3
   18d74:	add	r1, r1, r3
   18d78:	mov	r3, r8
   18d7c:	add	r0, sp, #4
   18d80:	bl	2866c <ftello64@plt+0x1702c>
   18d84:	sub	r3, r0, #1
   18d88:	cmn	r3, #3
   18d8c:	bhi	18df8 <ftello64@plt+0x77b8>
   18d90:	cmn	r0, #2
   18d94:	ldrne	r1, [sp, #4]
   18d98:	beq	18e98 <ftello64@plt+0x7858>
   18d9c:	add	r0, r4, r0
   18da0:	add	ip, r4, #1
   18da4:	ldr	r2, [r5, #8]
   18da8:	cmp	ip, r0
   18dac:	add	r3, r2, r4, lsl #2
   18db0:	str	r1, [r2, r4, lsl #2]
   18db4:	bge	18e2c <ftello64@plt+0x77ec>
   18db8:	sub	r2, r2, #4
   18dbc:	add	r2, r2, r0, lsl #2
   18dc0:	str	r6, [r3, #4]!
   18dc4:	cmp	r2, r3
   18dc8:	bne	18dc0 <ftello64@plt+0x7780>
   18dcc:	mov	r4, r0
   18dd0:	cmp	r7, r4
   18dd4:	bgt	18d50 <ftello64@plt+0x7710>
   18dd8:	str	r4, [r5, #28]
   18ddc:	str	r4, [r5, #32]
   18de0:	add	sp, sp, #84	; 0x54
   18de4:	ldrd	r4, [sp]
   18de8:	ldrd	r6, [sp, #8]
   18dec:	ldrd	r8, [sp, #16]
   18df0:	add	sp, sp, #24
   18df4:	pop	{pc}		; (ldr pc, [sp], #4)
   18df8:	ldr	r3, [r5]
   18dfc:	mov	r0, #1
   18e00:	ldr	r1, [r5, #24]
   18e04:	ldr	r2, [r5, #64]	; 0x40
   18e08:	add	r3, r3, r4
   18e0c:	ldrb	r1, [r3, r1]
   18e10:	cmp	r2, #0
   18e14:	str	r1, [sp, #4]
   18e18:	ldrbne	r1, [r2, r1]
   18e1c:	ldrd	r2, [sp, #8]
   18e20:	strne	r1, [sp, #4]
   18e24:	strd	r2, [r8]
   18e28:	b	18d9c <ftello64@plt+0x775c>
   18e2c:	mov	r4, ip
   18e30:	b	18dd0 <ftello64@plt+0x7790>
   18e34:	ldr	r3, [r5, #80]	; 0x50
   18e38:	cmp	r3, #0
   18e3c:	cmpgt	r2, #0
   18e40:	ble	18e90 <ftello64@plt+0x7850>
   18e44:	add	r0, sp, #16
   18e48:	mov	r1, #0
   18e4c:	b	18e54 <ftello64@plt+0x7814>
   18e50:	ldr	ip, [r5, #64]	; 0x40
   18e54:	ldm	r5, {r3, lr}
   18e58:	ldr	r9, [r5, #24]
   18e5c:	add	r3, r3, r4
   18e60:	add	r3, r3, r1
   18e64:	ldrb	r9, [r3, r9]
   18e68:	add	r3, lr, r4
   18e6c:	ldrb	ip, [ip, r9]
   18e70:	strb	ip, [r3, r1]
   18e74:	add	r1, r1, #1
   18e78:	ldr	r3, [r5, #80]	; 0x50
   18e7c:	strb	ip, [r0], #1
   18e80:	cmp	r2, r3
   18e84:	movlt	r3, r2
   18e88:	cmp	r3, r1
   18e8c:	bgt	18e50 <ftello64@plt+0x7810>
   18e90:	add	r1, sp, #16
   18e94:	b	18d78 <ftello64@plt+0x7738>
   18e98:	ldr	r2, [r5, #36]	; 0x24
   18e9c:	ldr	r3, [r5, #48]	; 0x30
   18ea0:	cmp	r2, r3
   18ea4:	bge	18df8 <ftello64@plt+0x77b8>
   18ea8:	ldrd	r2, [sp, #8]
   18eac:	strd	r2, [r5, #16]
   18eb0:	b	18dd8 <ftello64@plt+0x7798>
   18eb4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18eb8:	mov	r5, r0
   18ebc:	ldr	r3, [r0, #48]	; 0x30
   18ec0:	strd	r6, [sp, #8]
   18ec4:	strd	r8, [sp, #16]
   18ec8:	ldr	r7, [r0, #36]	; 0x24
   18ecc:	strd	sl, [sp, #24]
   18ed0:	str	lr, [sp, #32]
   18ed4:	sub	sp, sp, #100	; 0x64
   18ed8:	ldrb	r2, [r0, #74]	; 0x4a
   18edc:	cmp	r7, r3
   18ee0:	ldr	r6, [r0, #28]
   18ee4:	movge	r7, r3
   18ee8:	cmp	r2, #0
   18eec:	bne	18efc <ftello64@plt+0x78bc>
   18ef0:	ldr	r3, [r0, #64]	; 0x40
   18ef4:	cmp	r3, #0
   18ef8:	beq	19044 <ftello64@plt+0x7a04>
   18efc:	ldr	r4, [r5, #32]
   18f00:	cmp	r6, r7
   18f04:	bge	1901c <ftello64@plt+0x79dc>
   18f08:	add	r3, r5, #16
   18f0c:	str	r3, [sp, #12]
   18f10:	sub	r3, r7, r6
   18f14:	str	r3, [sp, #8]
   18f18:	add	r3, sp, #20
   18f1c:	mov	r9, r3
   18f20:	ldrd	r0, [r5, #16]
   18f24:	ldr	r3, [r5, #64]	; 0x40
   18f28:	strd	r0, [sp, #24]
   18f2c:	cmp	r3, #0
   18f30:	bne	19220 <ftello64@plt+0x7be0>
   18f34:	ldr	r8, [r5]
   18f38:	ldr	r3, [r5, #24]
   18f3c:	add	r3, r4, r3
   18f40:	add	r8, r8, r3
   18f44:	mov	r0, r9
   18f48:	mov	r1, r8
   18f4c:	ldrd	r2, [sp, #8]
   18f50:	bl	2866c <ftello64@plt+0x1702c>
   18f54:	sub	r3, r0, #1
   18f58:	mov	sl, r0
   18f5c:	cmn	r3, #4
   18f60:	str	r3, [sp, #4]
   18f64:	bhi	192a0 <ftello64@plt+0x7c60>
   18f68:	ldr	r3, [sp, #20]
   18f6c:	mov	r9, r6
   18f70:	mov	r0, r3
   18f74:	str	r3, [sp]
   18f78:	bl	11604 <towupper@plt>
   18f7c:	ldr	r3, [sp]
   18f80:	mov	fp, r0
   18f84:	cmp	r3, r0
   18f88:	beq	19288 <ftello64@plt+0x7c48>
   18f8c:	add	r3, sp, #32
   18f90:	add	r2, sp, #24
   18f94:	mov	r0, r3
   18f98:	mov	r1, fp
   18f9c:	str	r3, [sp]
   18fa0:	bl	11280 <wcrtomb@plt>
   18fa4:	cmp	sl, r0
   18fa8:	mov	r3, r0
   18fac:	bne	19334 <ftello64@plt+0x7cf4>
   18fb0:	ldr	r0, [r5, #4]
   18fb4:	mov	r2, sl
   18fb8:	ldr	r1, [sp]
   18fbc:	add	r0, r0, r6
   18fc0:	bl	1131c <memcpy@plt>
   18fc4:	ldrb	r3, [r5, #76]	; 0x4c
   18fc8:	cmp	r3, #0
   18fcc:	bne	19314 <ftello64@plt+0x7cd4>
   18fd0:	add	r2, sl, r4
   18fd4:	ldr	r3, [r5, #8]
   18fd8:	add	sl, sl, r9
   18fdc:	add	r6, r6, #1
   18fe0:	cmp	r6, sl
   18fe4:	mov	r4, r2
   18fe8:	mvnlt	r2, #0
   18fec:	str	fp, [r3, r9, lsl #2]
   18ff0:	add	r9, r3, r9, lsl #2
   18ff4:	sublt	r3, r3, #4
   18ff8:	addlt	r3, r3, sl, lsl #2
   18ffc:	bge	18f00 <ftello64@plt+0x78c0>
   19000:	str	r2, [r9, #4]!
   19004:	cmp	r3, r9
   19008:	bne	19000 <ftello64@plt+0x79c0>
   1900c:	mov	r6, sl
   19010:	b	18f00 <ftello64@plt+0x78c0>
   19014:	ldrd	r2, [sp, #24]
   19018:	strd	r2, [r5, #16]
   1901c:	mov	r0, #0
   19020:	str	r6, [r5, #28]
   19024:	str	r4, [r5, #32]
   19028:	add	sp, sp, #100	; 0x64
   1902c:	ldrd	r4, [sp]
   19030:	ldrd	r6, [sp, #8]
   19034:	ldrd	r8, [sp, #16]
   19038:	ldrd	sl, [sp, #24]
   1903c:	add	sp, sp, #32
   19040:	pop	{pc}		; (ldr pc, [sp], #4)
   19044:	ldrb	r3, [r0, #76]	; 0x4c
   19048:	cmp	r3, #0
   1904c:	bne	18efc <ftello64@plt+0x78bc>
   19050:	cmp	r6, r7
   19054:	bge	1917c <ftello64@plt+0x7b3c>
   19058:	add	fp, r0, #16
   1905c:	str	r7, [sp]
   19060:	str	fp, [sp, #12]
   19064:	ldr	r8, [r5]
   19068:	mov	r4, r6
   1906c:	ldr	r7, [r5, #24]
   19070:	add	r3, r8, r7
   19074:	ldrb	sl, [r3, r6]
   19078:	tst	sl, #128	; 0x80
   1907c:	bne	190a0 <ftello64@plt+0x7a60>
   19080:	mov	r0, fp
   19084:	bl	11340 <mbsinit@plt>
   19088:	cmp	r0, #0
   1908c:	beq	190a0 <ftello64@plt+0x7a60>
   19090:	mov	r0, sl
   19094:	bl	11604 <towupper@plt>
   19098:	bics	r3, r0, #127	; 0x7f
   1909c:	beq	191b0 <ftello64@plt+0x7b70>
   190a0:	ldr	r3, [sp]
   190a4:	add	r1, r7, r6
   190a8:	add	r0, sp, #20
   190ac:	add	r1, r8, r1
   190b0:	ldrd	r8, [fp]
   190b4:	sub	r3, r3, r6
   190b8:	mov	r2, r3
   190bc:	str	r3, [sp, #8]
   190c0:	mov	r3, fp
   190c4:	strd	r8, [sp, #24]
   190c8:	mov	r9, r0
   190cc:	bl	2866c <ftello64@plt+0x1702c>
   190d0:	sub	r3, r0, #1
   190d4:	mov	r8, r0
   190d8:	cmn	r3, #4
   190dc:	bhi	191c8 <ftello64@plt+0x7b88>
   190e0:	ldr	r3, [sp, #20]
   190e4:	mov	r0, r3
   190e8:	str	r3, [sp, #4]
   190ec:	bl	11604 <towupper@plt>
   190f0:	ldr	r3, [sp, #4]
   190f4:	mov	sl, r0
   190f8:	cmp	r3, r0
   190fc:	beq	1918c <ftello64@plt+0x7b4c>
   19100:	add	r3, sp, #32
   19104:	add	r2, sp, #24
   19108:	mov	r0, r3
   1910c:	mov	r1, sl
   19110:	str	r3, [sp, #4]
   19114:	bl	11280 <wcrtomb@plt>
   19118:	cmp	r8, r0
   1911c:	bne	1927c <ftello64@plt+0x7c3c>
   19120:	ldr	r0, [r5, #4]
   19124:	mov	r2, r8
   19128:	ldr	r3, [sp, #4]
   1912c:	add	r0, r0, r6
   19130:	mov	r1, r3
   19134:	bl	1131c <memcpy@plt>
   19138:	ldr	r3, [r5, #8]
   1913c:	add	r8, r8, r4
   19140:	add	r6, r6, #1
   19144:	cmp	r6, r8
   19148:	str	sl, [r3, r4, lsl #2]
   1914c:	add	r4, r3, r4, lsl #2
   19150:	bge	19170 <ftello64@plt+0x7b30>
   19154:	sub	r3, r3, #4
   19158:	add	r3, r3, r8, lsl #2
   1915c:	mvn	r2, #0
   19160:	str	r2, [r4, #4]!
   19164:	cmp	r4, r3
   19168:	bne	1915c <ftello64@plt+0x7b1c>
   1916c:	mov	r6, r8
   19170:	ldr	r3, [sp]
   19174:	cmp	r3, r6
   19178:	bgt	19064 <ftello64@plt+0x7a24>
   1917c:	mov	r0, #0
   19180:	str	r6, [r5, #28]
   19184:	str	r6, [r5, #32]
   19188:	b	19028 <ftello64@plt+0x79e8>
   1918c:	ldr	r1, [r5]
   19190:	mov	r2, r8
   19194:	ldr	r3, [r5, #24]
   19198:	ldr	r0, [r5, #4]
   1919c:	add	r3, r6, r3
   191a0:	add	r1, r1, r3
   191a4:	add	r0, r0, r6
   191a8:	bl	1131c <memcpy@plt>
   191ac:	b	19138 <ftello64@plt+0x7af8>
   191b0:	ldr	r3, [r5, #4]
   191b4:	strb	r0, [r3, r6]
   191b8:	ldr	r3, [r5, #8]
   191bc:	str	r0, [r3, r6, lsl #2]
   191c0:	add	r6, r6, #1
   191c4:	b	19170 <ftello64@plt+0x7b30>
   191c8:	cmn	r3, #3
   191cc:	beq	191f8 <ftello64@plt+0x7bb8>
   191d0:	ldr	r3, [r5, #4]
   191d4:	cmn	r0, #1
   191d8:	strb	sl, [r3, r6]
   191dc:	add	r6, r6, #1
   191e0:	ldr	r3, [r5, #8]
   191e4:	str	sl, [r3, r4, lsl #2]
   191e8:	bne	19170 <ftello64@plt+0x7b30>
   191ec:	ldrd	r2, [sp, #24]
   191f0:	strd	r2, [fp]
   191f4:	b	19170 <ftello64@plt+0x7b30>
   191f8:	ldr	r2, [r5, #36]	; 0x24
   191fc:	ldr	r3, [r5, #48]	; 0x30
   19200:	cmp	r2, r3
   19204:	blt	19438 <ftello64@plt+0x7df8>
   19208:	ldr	r3, [r5, #4]
   1920c:	strb	sl, [r3, r6]
   19210:	add	r6, r6, #1
   19214:	ldr	r3, [r5, #8]
   19218:	str	sl, [r3, r4, lsl #2]
   1921c:	b	19170 <ftello64@plt+0x7b30>
   19220:	ldr	r2, [sp, #8]
   19224:	ldr	r8, [r5, #80]	; 0x50
   19228:	cmp	r2, #0
   1922c:	cmpgt	r8, #0
   19230:	ble	19468 <ftello64@plt+0x7e28>
   19234:	ldr	lr, [r5]
   19238:	add	r1, sp, #32
   1923c:	ldr	r2, [r5, #24]
   19240:	str	r1, [sp]
   19244:	ldr	r0, [sp, #8]
   19248:	add	r2, r4, r2
   1924c:	add	lr, lr, r2
   19250:	cmp	r8, r0
   19254:	mov	r2, lr
   19258:	movge	r8, r0
   1925c:	ldrb	r0, [r2], #1
   19260:	ldrb	r0, [r3, r0]
   19264:	sub	ip, r2, lr
   19268:	cmp	ip, r8
   1926c:	strb	r0, [r1], #1
   19270:	blt	1925c <ftello64@plt+0x7c1c>
   19274:	ldr	r8, [sp]
   19278:	b	18f44 <ftello64@plt+0x7904>
   1927c:	mov	r4, r6
   19280:	ldr	r7, [sp]
   19284:	b	18f20 <ftello64@plt+0x78e0>
   19288:	ldr	r0, [r5, #4]
   1928c:	mov	r1, r8
   19290:	mov	r2, sl
   19294:	add	r0, r0, r6
   19298:	bl	1131c <memcpy@plt>
   1929c:	b	18fc4 <ftello64@plt+0x7984>
   192a0:	ldr	r3, [sp, #4]
   192a4:	cmn	r3, #3
   192a8:	bne	192bc <ftello64@plt+0x7c7c>
   192ac:	ldr	r2, [r5, #36]	; 0x24
   192b0:	ldr	r3, [r5, #48]	; 0x30
   192b4:	cmp	r2, r3
   192b8:	blt	19014 <ftello64@plt+0x79d4>
   192bc:	ldr	r3, [r5]
   192c0:	ldr	r1, [r5, #24]
   192c4:	ldr	r2, [r5, #64]	; 0x40
   192c8:	add	r3, r3, r4
   192cc:	ldrb	r3, [r3, r1]
   192d0:	cmp	r2, #0
   192d4:	ldr	r1, [r5, #4]
   192d8:	ldrbne	r3, [r2, r3]
   192dc:	lsl	r2, r6, #2
   192e0:	strb	r3, [r1, r6]
   192e4:	ldrb	r1, [r5, #76]	; 0x4c
   192e8:	cmp	r1, #0
   192ec:	ldrne	r1, [r5, #12]
   192f0:	strne	r4, [r1, r6, lsl #2]
   192f4:	cmn	sl, #1
   192f8:	add	r4, r4, #1
   192fc:	ldr	r1, [r5, #8]
   19300:	add	r6, r6, #1
   19304:	str	r3, [r1, r2]
   19308:	ldrdeq	r2, [sp, #24]
   1930c:	strdeq	r2, [r5, #16]
   19310:	b	18f00 <ftello64@plt+0x78c0>
   19314:	ldr	r3, [r5, #12]
   19318:	add	r2, sl, r4
   1931c:	add	r3, r3, r6, lsl #2
   19320:	str	r4, [r3], #4
   19324:	add	r4, r4, #1
   19328:	cmp	r2, r4
   1932c:	bne	19320 <ftello64@plt+0x7ce0>
   19330:	b	18fd4 <ftello64@plt+0x7994>
   19334:	cmn	r0, #1
   19338:	beq	19288 <ftello64@plt+0x7c48>
   1933c:	add	r8, r0, r6
   19340:	ldr	r0, [r5, #36]	; 0x24
   19344:	cmp	r8, r0
   19348:	bhi	19014 <ftello64@plt+0x79d4>
   1934c:	ldr	r2, [r5, #12]
   19350:	cmp	r2, #0
   19354:	beq	19444 <ftello64@plt+0x7e04>
   19358:	ldrb	r2, [r5, #76]	; 0x4c
   1935c:	cmp	r2, #0
   19360:	bne	1938c <ftello64@plt+0x7d4c>
   19364:	cmp	r6, #0
   19368:	ldrne	r1, [r5, #12]
   1936c:	subne	r1, r1, #4
   19370:	beq	19384 <ftello64@plt+0x7d44>
   19374:	str	r2, [r1, #4]!
   19378:	add	r2, r2, #1
   1937c:	cmp	r2, r6
   19380:	bne	19374 <ftello64@plt+0x7d34>
   19384:	mov	r2, #1
   19388:	strb	r2, [r5, #76]	; 0x4c
   1938c:	ldr	r0, [r5, #4]
   19390:	mov	r2, r3
   19394:	ldr	r1, [sp]
   19398:	str	r3, [sp]
   1939c:	add	r0, r0, r6
   193a0:	bl	1131c <memcpy@plt>
   193a4:	ldr	r3, [sp]
   193a8:	lsl	r1, r6, #2
   193ac:	ldr	r2, [r5, #8]
   193b0:	ldr	r0, [r5, #12]
   193b4:	cmp	r3, #1
   193b8:	mvnhi	lr, #0
   193bc:	str	fp, [r2, r6, lsl #2]
   193c0:	add	r2, r2, r1
   193c4:	add	r1, r0, r1
   193c8:	str	r4, [r0, r6, lsl #2]
   193cc:	movhi	r0, #1
   193d0:	bls	193f8 <ftello64@plt+0x7db8>
   193d4:	ldr	ip, [sp, #4]
   193d8:	cmp	r0, sl
   193dc:	movcc	ip, r0
   193e0:	add	r0, r0, #1
   193e4:	cmp	r0, r3
   193e8:	add	ip, ip, r4
   193ec:	str	ip, [r1, #4]!
   193f0:	str	lr, [r2, #4]!
   193f4:	bne	193d4 <ftello64@plt+0x7d94>
   193f8:	ldr	r7, [r5, #48]	; 0x30
   193fc:	sub	r3, r3, sl
   19400:	ldr	r2, [r5, #52]	; 0x34
   19404:	add	r7, r3, r7
   19408:	cmp	r2, r4
   1940c:	str	r7, [r5, #48]	; 0x30
   19410:	ble	19420 <ftello64@plt+0x7de0>
   19414:	ldr	r2, [r5, #56]	; 0x38
   19418:	add	r3, r2, r3
   1941c:	str	r3, [r5, #56]	; 0x38
   19420:	ldr	r3, [r5, #36]	; 0x24
   19424:	mov	r6, r8
   19428:	add	r4, sl, r4
   1942c:	cmp	r7, r3
   19430:	movge	r7, r3
   19434:	b	18f00 <ftello64@plt+0x78c0>
   19438:	ldrd	r2, [sp, #24]
   1943c:	strd	r2, [fp]
   19440:	b	1917c <ftello64@plt+0x7b3c>
   19444:	lsl	r0, r0, #2
   19448:	str	r3, [sp, #8]
   1944c:	bl	28118 <ftello64@plt+0x16ad8>
   19450:	cmp	r0, #0
   19454:	str	r0, [r5, #12]
   19458:	moveq	r0, #12
   1945c:	ldr	r3, [sp, #8]
   19460:	bne	19358 <ftello64@plt+0x7d18>
   19464:	b	19028 <ftello64@plt+0x79e8>
   19468:	add	r3, sp, #32
   1946c:	str	r3, [sp]
   19470:	b	19274 <ftello64@plt+0x7c34>
   19474:	strd	r4, [sp, #-16]!
   19478:	mov	r5, r0
   1947c:	ldr	r4, [r0, #28]
   19480:	ldr	r3, [r0, #48]	; 0x30
   19484:	str	r6, [sp, #8]
   19488:	ldr	r6, [r0, #36]	; 0x24
   1948c:	str	lr, [sp, #12]
   19490:	cmp	r6, r3
   19494:	movge	r6, r3
   19498:	cmp	r6, r4
   1949c:	ble	194f4 <ftello64@plt+0x7eb4>
   194a0:	bl	11478 <__ctype_toupper_loc@plt>
   194a4:	ldr	r3, [r5]
   194a8:	ldr	r1, [r5, #24]
   194ac:	ldr	r2, [r5, #64]	; 0x40
   194b0:	add	r3, r3, r4
   194b4:	ldrb	r3, [r3, r1]
   194b8:	cmp	r2, #0
   194bc:	ldr	r1, [r0]
   194c0:	ldrbne	r3, [r2, r3]
   194c4:	ldr	r2, [r5, #4]
   194c8:	ldr	r3, [r1, r3, lsl #2]
   194cc:	strb	r3, [r2, r4]
   194d0:	add	r4, r4, #1
   194d4:	cmp	r6, r4
   194d8:	bne	194a4 <ftello64@plt+0x7e64>
   194dc:	str	r6, [r5, #28]
   194e0:	str	r6, [r5, #32]
   194e4:	ldrd	r4, [sp]
   194e8:	ldr	r6, [sp, #8]
   194ec:	add	sp, sp, #12
   194f0:	pop	{pc}		; (ldr pc, [sp], #4)
   194f4:	mov	r6, r4
   194f8:	b	194dc <ftello64@plt+0x7e9c>
   194fc:	ldr	r3, [r0, #36]	; 0x24
   19500:	strd	r4, [sp, #-16]!
   19504:	str	r6, [sp, #8]
   19508:	str	lr, [sp, #12]
   1950c:	cmn	r3, #-536870910	; 0xe0000002
   19510:	bhi	19634 <ftello64@plt+0x7ff4>
   19514:	ldr	r2, [r0, #48]	; 0x30
   19518:	lsl	r3, r3, #1
   1951c:	mov	r4, r0
   19520:	cmp	r3, r2
   19524:	movge	r3, r2
   19528:	cmp	r3, r1
   1952c:	movge	r1, r3
   19530:	bl	18ac4 <ftello64@plt+0x7484>
   19534:	subs	r5, r0, #0
   19538:	bne	195a0 <ftello64@plt+0x7f60>
   1953c:	ldr	r0, [r4, #100]	; 0x64
   19540:	cmp	r0, #0
   19544:	beq	19564 <ftello64@plt+0x7f24>
   19548:	ldr	r1, [r4, #36]	; 0x24
   1954c:	add	r1, r1, #1
   19550:	lsl	r1, r1, #2
   19554:	bl	28154 <ftello64@plt+0x16b14>
   19558:	cmp	r0, #0
   1955c:	beq	19634 <ftello64@plt+0x7ff4>
   19560:	str	r0, [r4, #100]	; 0x64
   19564:	ldrb	r3, [r4, #72]	; 0x48
   19568:	ldr	r2, [r4, #80]	; 0x50
   1956c:	cmp	r3, #0
   19570:	beq	195b4 <ftello64@plt+0x7f74>
   19574:	cmp	r2, #1
   19578:	mov	r0, r4
   1957c:	ble	1962c <ftello64@plt+0x7fec>
   19580:	ldrd	r4, [sp]
   19584:	ldr	r6, [sp, #8]
   19588:	ldr	lr, [sp, #12]
   1958c:	add	sp, sp, #16
   19590:	b	18eb4 <ftello64@plt+0x7874>
   19594:	mov	lr, r3
   19598:	str	lr, [r4, #28]
   1959c:	str	lr, [r4, #32]
   195a0:	mov	r0, r5
   195a4:	ldrd	r4, [sp]
   195a8:	ldr	r6, [sp, #8]
   195ac:	add	sp, sp, #12
   195b0:	pop	{pc}		; (ldr pc, [sp], #4)
   195b4:	cmp	r2, #1
   195b8:	bgt	19620 <ftello64@plt+0x7fe0>
   195bc:	ldr	r1, [r4, #64]	; 0x40
   195c0:	cmp	r1, #0
   195c4:	beq	195a0 <ftello64@plt+0x7f60>
   195c8:	ldr	r3, [r4, #28]
   195cc:	ldr	lr, [r4, #36]	; 0x24
   195d0:	ldr	r2, [r4, #48]	; 0x30
   195d4:	cmp	lr, r2
   195d8:	movge	lr, r2
   195dc:	cmp	lr, r3
   195e0:	bgt	195ec <ftello64@plt+0x7fac>
   195e4:	b	19594 <ftello64@plt+0x7f54>
   195e8:	ldr	r1, [r4, #64]	; 0x40
   195ec:	ldr	r2, [r4]
   195f0:	ldr	r0, [r4, #4]
   195f4:	ldr	ip, [r4, #24]
   195f8:	add	r2, r2, r3
   195fc:	ldrb	r2, [r2, ip]
   19600:	ldrb	r2, [r1, r2]
   19604:	strb	r2, [r0, r3]
   19608:	add	r3, r3, #1
   1960c:	cmp	lr, r3
   19610:	bne	195e8 <ftello64@plt+0x7fa8>
   19614:	str	lr, [r4, #28]
   19618:	str	lr, [r4, #32]
   1961c:	b	195a0 <ftello64@plt+0x7f60>
   19620:	mov	r0, r4
   19624:	bl	18d14 <ftello64@plt+0x76d4>
   19628:	b	195a0 <ftello64@plt+0x7f60>
   1962c:	bl	19474 <ftello64@plt+0x7e34>
   19630:	b	195a0 <ftello64@plt+0x7f60>
   19634:	mov	r5, #12
   19638:	b	195a0 <ftello64@plt+0x7f60>
   1963c:	str	r4, [sp, #-8]!
   19640:	mov	r4, r0
   19644:	ldr	r0, [r0]
   19648:	str	lr, [sp, #4]
   1964c:	bl	1500c <ftello64@plt+0x39cc>
   19650:	ldr	r0, [r4, #4]
   19654:	bl	1500c <ftello64@plt+0x39cc>
   19658:	ldr	r0, [r4, #8]
   1965c:	bl	1500c <ftello64@plt+0x39cc>
   19660:	ldr	r0, [r4, #12]
   19664:	bl	1500c <ftello64@plt+0x39cc>
   19668:	mov	r0, r4
   1966c:	ldr	r4, [sp]
   19670:	ldr	lr, [sp, #4]
   19674:	add	sp, sp, #8
   19678:	b	1500c <ftello64@plt+0x39cc>
   1967c:	ldr	r2, [r0, #4]
   19680:	mov	r3, #255	; 0xff
   19684:	movt	r3, #4
   19688:	and	r3, r3, r2
   1968c:	cmp	r3, #6
   19690:	beq	196a0 <ftello64@plt+0x8060>
   19694:	cmp	r3, #3
   19698:	beq	196a8 <ftello64@plt+0x8068>
   1969c:	bx	lr
   196a0:	ldr	r0, [r0]
   196a4:	b	1963c <ftello64@plt+0x7ffc>
   196a8:	ldr	r0, [r0]
   196ac:	b	1500c <ftello64@plt+0x39cc>
   196b0:	add	r0, r1, #20
   196b4:	str	r4, [sp, #-8]!
   196b8:	str	lr, [sp, #4]
   196bc:	bl	1967c <ftello64@plt+0x803c>
   196c0:	ldr	r4, [sp]
   196c4:	add	sp, sp, #4
   196c8:	mov	r0, #0
   196cc:	pop	{pc}		; (ldr pc, [sp], #4)
   196d0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   196d4:	mov	r4, r0
   196d8:	ldr	ip, [r0, #8]
   196dc:	strd	r6, [sp, #8]
   196e0:	ldr	r6, [r0, #4]
   196e4:	strd	r8, [sp, #16]
   196e8:	str	sl, [sp, #24]
   196ec:	str	lr, [sp, #28]
   196f0:	sub	sp, sp, #8
   196f4:	add	r3, sp, #8
   196f8:	cmp	ip, r6
   196fc:	stmdb	r3, {r1, r2}
   19700:	ldrb	r5, [sp, #4]
   19704:	bcs	197d4 <ftello64@plt+0x8194>
   19708:	ldr	r7, [r0, #12]
   1970c:	ldr	r6, [r0, #20]
   19710:	lsl	r0, ip, #3
   19714:	cmp	r5, #5
   19718:	ldr	lr, [r4]
   1971c:	ldrd	r2, [sp]
   19720:	add	r1, lr, r0
   19724:	strd	r2, [lr, r0]
   19728:	ldr	r3, [r1, #4]
   1972c:	bfc	r3, #8, #10
   19730:	str	r3, [r1, #4]
   19734:	beq	197c0 <ftello64@plt+0x8180>
   19738:	sub	r5, r5, #6
   1973c:	clz	r5, r5
   19740:	lsr	r5, r5, #5
   19744:	ldrb	r3, [r1, #6]
   19748:	mvn	r0, #0
   1974c:	mov	r2, #0
   19750:	bfi	r3, r5, #4, #1
   19754:	strb	r3, [r1, #6]
   19758:	str	r0, [r7, ip, lsl #2]
   1975c:	ldr	r3, [r4, #8]
   19760:	add	r3, r3, r3, lsl #1
   19764:	lsl	r3, r3, #2
   19768:	add	r1, r6, r3
   1976c:	str	r2, [r6, r3]
   19770:	str	r2, [r1, #4]
   19774:	str	r2, [r1, #8]
   19778:	ldr	r3, [r4, #8]
   1977c:	ldr	r0, [r4, #24]
   19780:	add	r3, r3, r3, lsl #1
   19784:	lsl	r3, r3, #2
   19788:	add	r1, r0, r3
   1978c:	str	r2, [r0, r3]
   19790:	str	r2, [r1, #4]
   19794:	str	r2, [r1, #8]
   19798:	ldr	r0, [r4, #8]
   1979c:	add	r3, r0, #1
   197a0:	str	r3, [r4, #8]
   197a4:	add	sp, sp, #8
   197a8:	ldrd	r4, [sp]
   197ac:	ldrd	r6, [sp, #8]
   197b0:	ldrd	r8, [sp, #16]
   197b4:	ldr	sl, [sp, #24]
   197b8:	add	sp, sp, #28
   197bc:	pop	{pc}		; (ldr pc, [sp], #4)
   197c0:	ldr	r5, [r4, #92]	; 0x5c
   197c4:	cmp	r5, #1
   197c8:	movle	r5, #0
   197cc:	movgt	r5, #1
   197d0:	b	19744 <ftello64@plt+0x8104>
   197d4:	lsl	r9, r6, #1
   197d8:	movw	r3, #21845	; 0x5555
   197dc:	movt	r3, #5461	; 0x1555
   197e0:	cmp	r9, r3
   197e4:	bhi	198a0 <ftello64@plt+0x8260>
   197e8:	lsl	r1, r6, #4
   197ec:	ldr	r0, [r0]
   197f0:	bl	28154 <ftello64@plt+0x16b14>
   197f4:	cmp	r0, #0
   197f8:	beq	198a0 <ftello64@plt+0x8260>
   197fc:	lsl	r8, r6, #3
   19800:	str	r0, [r4]
   19804:	add	r6, r9, r6
   19808:	ldr	r0, [r4, #12]
   1980c:	mov	r1, r8
   19810:	bl	28154 <ftello64@plt+0x16b14>
   19814:	mov	r7, r0
   19818:	mov	r1, r8
   1981c:	lsl	r8, r6, #3
   19820:	ldr	r0, [r4, #16]
   19824:	bl	28154 <ftello64@plt+0x16b14>
   19828:	mov	sl, r0
   1982c:	mov	r1, r8
   19830:	ldr	r0, [r4, #20]
   19834:	bl	28154 <ftello64@plt+0x16b14>
   19838:	mov	r6, r0
   1983c:	mov	r1, r8
   19840:	ldr	r0, [r4, #24]
   19844:	bl	28154 <ftello64@plt+0x16b14>
   19848:	cmp	sl, #0
   1984c:	cmpne	r7, #0
   19850:	mov	r8, r0
   19854:	beq	19880 <ftello64@plt+0x8240>
   19858:	cmp	r0, #0
   1985c:	cmpne	r6, #0
   19860:	beq	19880 <ftello64@plt+0x8240>
   19864:	str	r9, [r4, #4]
   19868:	str	r7, [r4, #12]
   1986c:	str	sl, [r4, #16]
   19870:	str	r6, [r4, #20]
   19874:	str	r0, [r4, #24]
   19878:	ldr	ip, [r4, #8]
   1987c:	b	19710 <ftello64@plt+0x80d0>
   19880:	mov	r0, r7
   19884:	bl	1500c <ftello64@plt+0x39cc>
   19888:	mov	r0, sl
   1988c:	bl	1500c <ftello64@plt+0x39cc>
   19890:	mov	r0, r6
   19894:	bl	1500c <ftello64@plt+0x39cc>
   19898:	mov	r0, r8
   1989c:	bl	1500c <ftello64@plt+0x39cc>
   198a0:	mvn	r0, #0
   198a4:	b	197a4 <ftello64@plt+0x8164>
   198a8:	ldr	r3, [r0]
   198ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   198b0:	mov	r4, r2
   198b4:	mov	r5, r0
   198b8:	strd	r6, [sp, #8]
   198bc:	lsl	r7, r1, #3
   198c0:	mov	r6, r1
   198c4:	str	r8, [sp, #16]
   198c8:	str	lr, [sp, #20]
   198cc:	add	r3, r3, r7
   198d0:	ldm	r3, {r1, r2}
   198d4:	bl	196d0 <ftello64@plt+0x8090>
   198d8:	cmn	r0, #1
   198dc:	beq	19928 <ftello64@plt+0x82e8>
   198e0:	ldr	r1, [r5]
   198e4:	ubfx	r2, r4, #0, #10
   198e8:	add	r3, r1, r0, lsl #3
   198ec:	add	r7, r1, r7
   198f0:	ldr	ip, [r3, #4]
   198f4:	bfi	ip, r2, #8, #10
   198f8:	mov	r1, ip
   198fc:	str	ip, [r3, #4]
   19900:	ldr	ip, [r7, #4]
   19904:	ubfx	ip, ip, #8, #10
   19908:	orr	r2, r2, ip
   1990c:	bfi	r1, r2, #8, #10
   19910:	ubfx	r2, r1, #16, #8
   19914:	str	r1, [r3, #4]
   19918:	orr	r2, r2, #4
   1991c:	strb	r2, [r3, #6]
   19920:	ldr	r3, [r5, #16]
   19924:	str	r6, [r3, r0, lsl #2]
   19928:	ldrd	r4, [sp]
   1992c:	ldrd	r6, [sp, #8]
   19930:	ldr	r8, [sp, #16]
   19934:	add	sp, sp, #20
   19938:	pop	{pc}		; (ldr pc, [sp], #4)
   1993c:	str	r4, [sp, #-8]!
   19940:	mov	r4, r0
   19944:	ldr	r0, [r0, #24]
   19948:	str	lr, [sp, #4]
   1994c:	bl	1500c <ftello64@plt+0x39cc>
   19950:	ldr	r0, [r4, #36]	; 0x24
   19954:	bl	1500c <ftello64@plt+0x39cc>
   19958:	ldr	r3, [r4, #40]	; 0x28
   1995c:	add	r2, r4, #4
   19960:	cmp	r3, r2
   19964:	beq	19978 <ftello64@plt+0x8338>
   19968:	ldr	r0, [r3, #8]
   1996c:	bl	1500c <ftello64@plt+0x39cc>
   19970:	ldr	r0, [r4, #40]	; 0x28
   19974:	bl	1500c <ftello64@plt+0x39cc>
   19978:	ldr	r0, [r4, #12]
   1997c:	bl	1500c <ftello64@plt+0x39cc>
   19980:	ldr	r0, [r4, #48]	; 0x30
   19984:	bl	1500c <ftello64@plt+0x39cc>
   19988:	ldr	r0, [r4, #44]	; 0x2c
   1998c:	bl	1500c <ftello64@plt+0x39cc>
   19990:	mov	r0, r4
   19994:	ldr	r4, [sp]
   19998:	ldr	lr, [sp, #4]
   1999c:	add	sp, sp, #8
   199a0:	b	1500c <ftello64@plt+0x39cc>
   199a4:	str	r4, [sp, #-8]!
   199a8:	mov	r4, r0
   199ac:	ldr	r0, [r0, #8]
   199b0:	str	lr, [sp, #4]
   199b4:	bl	1500c <ftello64@plt+0x39cc>
   199b8:	ldr	r0, [r4, #12]
   199bc:	bl	1500c <ftello64@plt+0x39cc>
   199c0:	ldrb	r3, [r4, #75]	; 0x4b
   199c4:	cmp	r3, #0
   199c8:	bne	199d8 <ftello64@plt+0x8398>
   199cc:	ldr	r4, [sp]
   199d0:	add	sp, sp, #4
   199d4:	pop	{pc}		; (ldr pc, [sp], #4)
   199d8:	ldr	r0, [r4, #4]
   199dc:	ldr	r4, [sp]
   199e0:	ldr	lr, [sp, #4]
   199e4:	add	sp, sp, #8
   199e8:	b	1500c <ftello64@plt+0x39cc>
   199ec:	ldr	r3, [r0, #124]	; 0x7c
   199f0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   199f4:	strd	r6, [sp, #8]
   199f8:	str	r8, [sp, #16]
   199fc:	mov	r8, r0
   19a00:	str	lr, [sp, #20]
   19a04:	cmp	r3, #0
   19a08:	ble	19a8c <ftello64@plt+0x844c>
   19a0c:	mov	r7, #0
   19a10:	ldr	r3, [r8, #132]	; 0x84
   19a14:	ldr	r6, [r3, r7, lsl #2]
   19a18:	ldr	r3, [r6, #16]
   19a1c:	cmp	r3, #0
   19a20:	ble	19a50 <ftello64@plt+0x8410>
   19a24:	mov	r4, #0
   19a28:	ldr	r3, [r6, #20]
   19a2c:	ldr	r5, [r3, r4, lsl #2]
   19a30:	add	r4, r4, #1
   19a34:	ldr	r0, [r5, #16]
   19a38:	bl	1500c <ftello64@plt+0x39cc>
   19a3c:	mov	r0, r5
   19a40:	bl	1500c <ftello64@plt+0x39cc>
   19a44:	ldr	r3, [r6, #16]
   19a48:	cmp	r3, r4
   19a4c:	bgt	19a28 <ftello64@plt+0x83e8>
   19a50:	ldr	r0, [r6, #20]
   19a54:	bl	1500c <ftello64@plt+0x39cc>
   19a58:	ldr	r3, [r6, #8]
   19a5c:	cmp	r3, #0
   19a60:	beq	19a74 <ftello64@plt+0x8434>
   19a64:	ldr	r0, [r3, #8]
   19a68:	bl	1500c <ftello64@plt+0x39cc>
   19a6c:	ldr	r0, [r6, #8]
   19a70:	bl	1500c <ftello64@plt+0x39cc>
   19a74:	mov	r0, r6
   19a78:	add	r7, r7, #1
   19a7c:	bl	1500c <ftello64@plt+0x39cc>
   19a80:	ldr	r3, [r8, #124]	; 0x7c
   19a84:	cmp	r3, r7
   19a88:	bgt	19a10 <ftello64@plt+0x83d0>
   19a8c:	mov	r3, #0
   19a90:	ldrd	r4, [sp]
   19a94:	ldrd	r6, [sp, #8]
   19a98:	str	r3, [r8, #108]	; 0x6c
   19a9c:	str	r3, [r8, #124]	; 0x7c
   19aa0:	ldr	r8, [sp, #16]
   19aa4:	add	sp, sp, #20
   19aa8:	pop	{pc}		; (ldr pc, [sp], #4)
   19aac:	ldrb	r3, [r1, #24]
   19ab0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   19ab4:	ldr	r2, [r1, #28]
   19ab8:	strd	r6, [sp, #8]
   19abc:	str	r8, [sp, #16]
   19ac0:	sub	r3, r3, #2
   19ac4:	str	lr, [sp, #20]
   19ac8:	cmp	r3, #14
   19acc:	ldrls	pc, [pc, r3, lsl #2]
   19ad0:	b	19c18 <ftello64@plt+0x85d8>
   19ad4:	andeq	r9, r1, ip, lsr #22
   19ad8:	andeq	r9, r1, r8, lsl ip
   19adc:	andeq	r9, r1, r0, lsl fp
   19ae0:	andeq	r9, r1, r8, lsl ip
   19ae4:	andeq	r9, r1, r8, lsl ip
   19ae8:	andeq	r9, r1, r8, lsl ip
   19aec:	andeq	r9, r1, r8, asr #23
   19af0:	andeq	r9, r1, r8, asr #23
   19af4:	andeq	r9, r1, r8, asr #22
   19af8:	andeq	r9, r1, r8, asr #22
   19afc:	andeq	r9, r1, r8, asr #23
   19b00:	andeq	r9, r1, r8, lsl ip
   19b04:	andeq	r9, r1, r8, lsl ip
   19b08:	andeq	r9, r1, r8, lsl ip
   19b0c:	andeq	r9, r1, ip, lsr #22
   19b10:	ldr	ip, [r1, #16]
   19b14:	ldr	r3, [r0, #12]
   19b18:	ldr	r4, [ip, #28]
   19b1c:	str	r4, [r3, r2, lsl #2]
   19b20:	ldrb	r3, [r1, #24]
   19b24:	cmp	r3, #4
   19b28:	beq	19c44 <ftello64@plt+0x8604>
   19b2c:	mov	r3, #0
   19b30:	ldrd	r4, [sp]
   19b34:	mov	r0, r3
   19b38:	ldrd	r6, [sp, #8]
   19b3c:	ldr	r8, [sp, #16]
   19b40:	add	sp, sp, #20
   19b44:	pop	{pc}		; (ldr pc, [sp], #4)
   19b48:	ldrb	r3, [r0, #88]	; 0x58
   19b4c:	add	r2, r2, r2, lsl #1
   19b50:	mov	r6, #2
   19b54:	lsl	r2, r2, r6
   19b58:	orr	r3, r3, #1
   19b5c:	strb	r3, [r0, #88]	; 0x58
   19b60:	ldr	r3, [r1, #4]
   19b64:	cmp	r3, #0
   19b68:	ldrne	r3, [r3, #12]
   19b6c:	ldreq	r3, [r1, #16]
   19b70:	ldr	r5, [r3, #28]
   19b74:	ldr	r3, [r1, #8]
   19b78:	cmp	r3, #0
   19b7c:	ldrne	r3, [r3, #12]
   19b80:	ldreq	r3, [r1, #16]
   19b84:	ldr	r7, [r3, #28]
   19b88:	ldr	r3, [r0, #20]
   19b8c:	mov	r0, #8
   19b90:	str	r6, [r3, r2]
   19b94:	add	r4, r3, r2
   19b98:	bl	28118 <ftello64@plt+0x16ad8>
   19b9c:	cmp	r0, #0
   19ba0:	str	r0, [r4, #8]
   19ba4:	beq	19c8c <ftello64@plt+0x864c>
   19ba8:	cmp	r5, r7
   19bac:	beq	19c30 <ftello64@plt+0x85f0>
   19bb0:	mov	r3, #0
   19bb4:	str	r6, [r4, #4]
   19bb8:	stmlt	r0, {r5, r7}
   19bbc:	strge	r7, [r0]
   19bc0:	strge	r5, [r0, #4]
   19bc4:	b	19b30 <ftello64@plt+0x84f0>
   19bc8:	ldr	r5, [r0, #20]
   19bcc:	add	r2, r2, r2, lsl #1
   19bd0:	mov	r3, #1
   19bd4:	mov	r0, #4
   19bd8:	ldr	r1, [r1, #16]
   19bdc:	lsl	r4, r2, #2
   19be0:	add	r6, r5, r4
   19be4:	ldr	r7, [r1, #28]
   19be8:	str	r3, [r5, r4]
   19bec:	str	r3, [r6, #4]
   19bf0:	bl	28118 <ftello64@plt+0x16ad8>
   19bf4:	cmp	r0, #0
   19bf8:	str	r0, [r6, #8]
   19bfc:	moveq	r3, #12
   19c00:	streq	r0, [r6, #4]
   19c04:	streq	r0, [r5, r4]
   19c08:	beq	19b30 <ftello64@plt+0x84f0>
   19c0c:	mov	r3, #0
   19c10:	str	r7, [r0]
   19c14:	b	19b30 <ftello64@plt+0x84f0>
   19c18:	ldr	ip, [r1, #16]
   19c1c:	mov	r3, #0
   19c20:	ldr	r1, [r0, #12]
   19c24:	ldr	r0, [ip, #28]
   19c28:	str	r0, [r1, r2, lsl #2]
   19c2c:	b	19b30 <ftello64@plt+0x84f0>
   19c30:	mov	r2, #1
   19c34:	mov	r3, #0
   19c38:	str	r2, [r4, #4]
   19c3c:	str	r5, [r0]
   19c40:	b	19b30 <ftello64@plt+0x84f0>
   19c44:	ldr	r6, [r0, #20]
   19c48:	add	r2, r2, r2, lsl #1
   19c4c:	mov	r1, #1
   19c50:	mov	r0, r3
   19c54:	lsl	r5, r2, #2
   19c58:	add	r7, r6, r5
   19c5c:	str	r1, [r6, r5]
   19c60:	str	r1, [r7, #4]
   19c64:	bl	28118 <ftello64@plt+0x16ad8>
   19c68:	cmp	r0, #0
   19c6c:	str	r0, [r7, #8]
   19c70:	moveq	r3, #12
   19c74:	streq	r0, [r7, #4]
   19c78:	streq	r0, [r6, r5]
   19c7c:	beq	19b30 <ftello64@plt+0x84f0>
   19c80:	mov	r3, #0
   19c84:	str	r4, [r0]
   19c88:	b	19b30 <ftello64@plt+0x84f0>
   19c8c:	mov	r3, #12
   19c90:	b	19b30 <ftello64@plt+0x84f0>
   19c94:	ldr	r3, [r0]
   19c98:	strd	r4, [sp, #-16]!
   19c9c:	mov	r4, r0
   19ca0:	str	r6, [sp, #8]
   19ca4:	mov	r6, r1
   19ca8:	str	lr, [sp, #12]
   19cac:	cmp	r3, #0
   19cb0:	beq	19ce8 <ftello64@plt+0x86a8>
   19cb4:	ldr	r1, [r0, #4]
   19cb8:	ldr	r0, [r0, #8]
   19cbc:	cmp	r1, #0
   19cc0:	bne	19d2c <ftello64@plt+0x86ec>
   19cc4:	str	r6, [r0]
   19cc8:	mov	r0, #1
   19ccc:	ldr	r3, [r4, #4]
   19cd0:	add	r3, r3, r0
   19cd4:	str	r3, [r4, #4]
   19cd8:	ldrd	r4, [sp]
   19cdc:	ldr	r6, [sp, #8]
   19ce0:	add	sp, sp, #12
   19ce4:	pop	{pc}		; (ldr pc, [sp], #4)
   19ce8:	mov	r5, #1
   19cec:	mov	r0, #4
   19cf0:	str	r5, [r4]
   19cf4:	str	r5, [r4, #4]
   19cf8:	bl	28118 <ftello64@plt+0x16ad8>
   19cfc:	mov	r3, r0
   19d00:	cmp	r0, #0
   19d04:	str	r0, [r4, #8]
   19d08:	streq	r3, [r4]
   19d0c:	streq	r3, [r4, #4]
   19d10:	beq	19cd8 <ftello64@plt+0x8698>
   19d14:	mov	r0, r5
   19d18:	str	r6, [r3]
   19d1c:	ldrd	r4, [sp]
   19d20:	ldr	r6, [sp, #8]
   19d24:	add	sp, sp, #12
   19d28:	pop	{pc}		; (ldr pc, [sp], #4)
   19d2c:	cmp	r3, r1
   19d30:	beq	19db4 <ftello64@plt+0x8774>
   19d34:	ldr	r2, [r0]
   19d38:	mov	r3, r1
   19d3c:	cmp	r2, r6
   19d40:	ble	19d68 <ftello64@plt+0x8728>
   19d44:	cmp	r1, #0
   19d48:	ble	19d9c <ftello64@plt+0x875c>
   19d4c:	add	r1, r0, r1, lsl #2
   19d50:	ldr	r3, [r1, #-4]
   19d54:	str	r3, [r1], #-4
   19d58:	cmp	r1, r0
   19d5c:	bne	19d50 <ftello64@plt+0x8710>
   19d60:	mov	r3, #0
   19d64:	b	19d9c <ftello64@plt+0x875c>
   19d68:	sub	r3, r1, #-1073741823	; 0xc0000001
   19d6c:	ldr	r2, [r0, r3, lsl #2]
   19d70:	lsl	r3, r3, #2
   19d74:	cmp	r6, r2
   19d78:	bge	19d98 <ftello64@plt+0x8758>
   19d7c:	add	r3, r3, #4
   19d80:	add	r3, r0, r3
   19d84:	str	r2, [r3], #-4
   19d88:	sub	r1, r1, #1
   19d8c:	ldr	r2, [r3, #-4]
   19d90:	cmp	r2, r6
   19d94:	bgt	19d84 <ftello64@plt+0x8744>
   19d98:	mov	r3, r1
   19d9c:	str	r6, [r0, r3, lsl #2]
   19da0:	mov	r0, #1
   19da4:	ldr	r3, [r4, #4]
   19da8:	add	r3, r3, r0
   19dac:	str	r3, [r4, #4]
   19db0:	b	19cd8 <ftello64@plt+0x8698>
   19db4:	lsl	r3, r1, #1
   19db8:	lsl	r1, r1, #3
   19dbc:	str	r3, [r4]
   19dc0:	bl	28154 <ftello64@plt+0x16b14>
   19dc4:	cmp	r0, #0
   19dc8:	beq	19cd8 <ftello64@plt+0x8698>
   19dcc:	str	r0, [r4, #8]
   19dd0:	ldr	r1, [r4, #4]
   19dd4:	b	19d34 <ftello64@plt+0x86f4>
   19dd8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19ddc:	mov	r4, r0
   19de0:	mov	r5, r2
   19de4:	strd	r6, [sp, #8]
   19de8:	mov	r7, r1
   19dec:	strd	r8, [sp, #16]
   19df0:	strd	sl, [sp, #24]
   19df4:	mov	sl, #0
   19df8:	str	lr, [sp, #32]
   19dfc:	sub	sp, sp, #20
   19e00:	ldr	r9, [sp, #56]	; 0x38
   19e04:	str	r3, [sp, #12]
   19e08:	ldr	r2, [r4]
   19e0c:	mov	r6, r5
   19e10:	ldr	r1, [r4, #20]
   19e14:	add	ip, r2, r7, lsl #3
   19e18:	ldrb	r3, [ip, #4]
   19e1c:	cmp	r3, #4
   19e20:	beq	19fb0 <ftello64@plt+0x8970>
   19e24:	add	r8, r7, r7, lsl #1
   19e28:	lsl	r8, r8, #2
   19e2c:	add	r3, r1, r8
   19e30:	ldr	r0, [r3, #4]
   19e34:	cmp	r0, #0
   19e38:	beq	1a068 <ftello64@plt+0x8a28>
   19e3c:	ldr	r3, [r3, #8]
   19e40:	add	r6, r5, r5, lsl #1
   19e44:	cmp	r0, #1
   19e48:	lsl	r6, r6, #2
   19e4c:	add	r0, r1, r6
   19e50:	ldr	fp, [r3]
   19e54:	beq	19f44 <ftello64@plt+0x8904>
   19e58:	ldr	r5, [r4, #8]
   19e5c:	sub	r1, r5, #1
   19e60:	add	ip, r2, r1, lsl #3
   19e64:	cmp	r1, #0
   19e68:	movle	lr, #0
   19e6c:	movgt	lr, #1
   19e70:	ldrb	r7, [ip, #6]
   19e74:	str	sl, [r0, #4]
   19e78:	ands	r3, lr, r7, lsr #2
   19e7c:	beq	1a010 <ftello64@plt+0x89d0>
   19e80:	ldr	lr, [r4, #16]
   19e84:	add	r2, r2, r5, lsl #3
   19e88:	sub	r2, r2, ip
   19e8c:	sub	r2, r2, #16
   19e90:	add	lr, lr, r5, lsl #2
   19e94:	b	19eb8 <ftello64@plt+0x8878>
   19e98:	add	ip, ip, r2
   19e9c:	sub	r1, r1, #1
   19ea0:	ldrb	r7, [ip, #6]
   19ea4:	cmp	r1, #0
   19ea8:	movle	r5, #0
   19eac:	movgt	r5, #1
   19eb0:	ands	r3, r5, r7, lsr #2
   19eb4:	beq	1a010 <ftello64@plt+0x89d0>
   19eb8:	ldr	r5, [lr, #-4]!
   19ebc:	cmp	r5, fp
   19ec0:	bne	19e98 <ftello64@plt+0x8858>
   19ec4:	ldr	r7, [ip, #4]
   19ec8:	ubfx	r7, r7, #8, #10
   19ecc:	cmp	r9, r7
   19ed0:	bne	19e98 <ftello64@plt+0x8858>
   19ed4:	bl	19c94 <ftello64@plt+0x8654>
   19ed8:	cmp	r0, #0
   19edc:	beq	19f24 <ftello64@plt+0x88e4>
   19ee0:	ldr	r3, [r4, #20]
   19ee4:	mov	r2, r9
   19ee8:	mov	r0, r4
   19eec:	add	r8, r3, r8
   19ef0:	ldr	r3, [r8, #8]
   19ef4:	ldr	r7, [r3, #4]
   19ef8:	mov	r1, r7
   19efc:	bl	198a8 <ftello64@plt+0x8268>
   19f00:	cmn	r0, #1
   19f04:	mov	r5, r0
   19f08:	beq	19f24 <ftello64@plt+0x88e4>
   19f0c:	mov	r1, r0
   19f10:	ldr	r0, [r4, #20]
   19f14:	add	r0, r0, r6
   19f18:	bl	19c94 <ftello64@plt+0x8654>
   19f1c:	cmp	r0, #0
   19f20:	bne	19e08 <ftello64@plt+0x87c8>
   19f24:	mov	r0, #12
   19f28:	add	sp, sp, #20
   19f2c:	ldrd	r4, [sp]
   19f30:	ldrd	r6, [sp, #8]
   19f34:	ldrd	r8, [sp, #16]
   19f38:	ldrd	sl, [sp, #24]
   19f3c:	add	sp, sp, #32
   19f40:	pop	{pc}		; (ldr pc, [sp], #4)
   19f44:	ldr	r2, [sp, #12]
   19f48:	cmp	r7, r5
   19f4c:	str	sl, [r0, #4]
   19f50:	sub	r2, r7, r2
   19f54:	clz	r2, r2
   19f58:	lsr	r2, r2, #5
   19f5c:	moveq	r2, #0
   19f60:	cmp	r2, #0
   19f64:	bne	1a078 <ftello64@plt+0x8a38>
   19f68:	ldr	r2, [ip, #4]
   19f6c:	mov	r1, fp
   19f70:	mov	r0, r4
   19f74:	ubfx	r2, r2, #8, #10
   19f78:	orr	r9, r9, r2
   19f7c:	mov	r2, r9
   19f80:	bl	198a8 <ftello64@plt+0x8268>
   19f84:	cmn	r0, #1
   19f88:	mov	r5, r0
   19f8c:	beq	19f24 <ftello64@plt+0x88e4>
   19f90:	mov	r1, r0
   19f94:	ldr	r0, [r4, #20]
   19f98:	add	r0, r0, r6
   19f9c:	bl	19c94 <ftello64@plt+0x8654>
   19fa0:	cmp	r0, #0
   19fa4:	beq	19f24 <ftello64@plt+0x88e4>
   19fa8:	mov	r7, fp
   19fac:	b	19e08 <ftello64@plt+0x87c8>
   19fb0:	ldr	ip, [r4, #12]
   19fb4:	add	r5, r5, r5, lsl #1
   19fb8:	mov	r2, r9
   19fbc:	lsl	fp, r7, #2
   19fc0:	mov	r0, r4
   19fc4:	lsl	r8, r5, #2
   19fc8:	add	r1, r1, r8
   19fcc:	ldr	r7, [ip, r7, lsl #2]
   19fd0:	str	sl, [r1, #4]
   19fd4:	mov	r1, r7
   19fd8:	bl	198a8 <ftello64@plt+0x8268>
   19fdc:	cmn	r0, #1
   19fe0:	mov	r5, r0
   19fe4:	beq	19f24 <ftello64@plt+0x88e4>
   19fe8:	ldr	r2, [r4, #12]
   19fec:	mov	r1, r0
   19ff0:	ldr	r0, [r4, #20]
   19ff4:	ldr	r3, [r2, fp]
   19ff8:	add	r0, r0, r8
   19ffc:	str	r3, [r2, r6, lsl #2]
   1a000:	bl	19c94 <ftello64@plt+0x8654>
   1a004:	cmp	r0, #0
   1a008:	bne	19e08 <ftello64@plt+0x87c8>
   1a00c:	b	19f24 <ftello64@plt+0x88e4>
   1a010:	mov	r2, r9
   1a014:	mov	r1, fp
   1a018:	mov	r0, r4
   1a01c:	bl	198a8 <ftello64@plt+0x8268>
   1a020:	cmn	r0, #1
   1a024:	mov	r5, r0
   1a028:	beq	19f24 <ftello64@plt+0x88e4>
   1a02c:	ldr	r0, [r4, #20]
   1a030:	mov	r1, r5
   1a034:	add	r0, r0, r6
   1a038:	bl	19c94 <ftello64@plt+0x8654>
   1a03c:	cmp	r0, #0
   1a040:	beq	19f24 <ftello64@plt+0x88e4>
   1a044:	mov	r2, r5
   1a048:	mov	r1, fp
   1a04c:	str	r9, [sp]
   1a050:	mov	r0, r4
   1a054:	ldr	r3, [sp, #12]
   1a058:	bl	19dd8 <ftello64@plt+0x8798>
   1a05c:	cmp	r0, #0
   1a060:	beq	19ee0 <ftello64@plt+0x88a0>
   1a064:	b	19f28 <ftello64@plt+0x88e8>
   1a068:	ldr	r3, [r4, #12]
   1a06c:	ldr	r2, [r3, r7, lsl #2]
   1a070:	str	r2, [r3, r5, lsl #2]
   1a074:	b	19f28 <ftello64@plt+0x88e8>
   1a078:	mov	r1, fp
   1a07c:	bl	19c94 <ftello64@plt+0x8654>
   1a080:	cmp	r0, #0
   1a084:	movne	r0, #0
   1a088:	bne	19f28 <ftello64@plt+0x88e8>
   1a08c:	b	19f24 <ftello64@plt+0x88e4>
   1a090:	ldr	r3, [r0, #36]	; 0x24
   1a094:	strd	r4, [sp, #-16]!
   1a098:	mov	r4, r0
   1a09c:	mov	r5, r1
   1a0a0:	str	r6, [sp, #8]
   1a0a4:	str	lr, [sp, #12]
   1a0a8:	ldr	r6, [r0, #104]	; 0x68
   1a0ac:	cmp	r3, r1
   1a0b0:	bgt	1a0f0 <ftello64@plt+0x8ab0>
   1a0b4:	ldr	r2, [r0, #48]	; 0x30
   1a0b8:	cmp	r3, r2
   1a0bc:	bge	1a0f0 <ftello64@plt+0x8ab0>
   1a0c0:	add	r1, r5, #1
   1a0c4:	mov	r0, r4
   1a0c8:	bl	194fc <ftello64@plt+0x7ebc>
   1a0cc:	cmp	r0, #0
   1a0d0:	bne	1a0e0 <ftello64@plt+0x8aa0>
   1a0d4:	cmp	r6, r5
   1a0d8:	movge	r0, #0
   1a0dc:	blt	1a10c <ftello64@plt+0x8acc>
   1a0e0:	ldrd	r4, [sp]
   1a0e4:	ldr	r6, [sp, #8]
   1a0e8:	add	sp, sp, #12
   1a0ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1a0f0:	ldr	r3, [r4, #28]
   1a0f4:	cmp	r3, r5
   1a0f8:	bgt	1a0d4 <ftello64@plt+0x8a94>
   1a0fc:	ldr	r2, [r4, #48]	; 0x30
   1a100:	cmp	r3, r2
   1a104:	bge	1a0d4 <ftello64@plt+0x8a94>
   1a108:	b	1a0c0 <ftello64@plt+0x8a80>
   1a10c:	ldr	r3, [r4, #100]	; 0x64
   1a110:	sub	r2, r5, r6
   1a114:	add	r0, r6, #1
   1a118:	lsl	r2, r2, #2
   1a11c:	mov	r1, #0
   1a120:	add	r0, r3, r0, lsl #2
   1a124:	bl	11520 <memset@plt>
   1a128:	str	r5, [r4, #104]	; 0x68
   1a12c:	mov	r0, #0
   1a130:	ldrd	r4, [sp]
   1a134:	ldr	r6, [sp, #8]
   1a138:	add	sp, sp, #12
   1a13c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a140:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a144:	subs	r4, r0, #0
   1a148:	strd	r6, [sp, #8]
   1a14c:	str	r8, [sp, #16]
   1a150:	str	lr, [sp, #20]
   1a154:	ldr	r7, [sp, #28]
   1a158:	beq	1a204 <ftello64@plt+0x8bc4>
   1a15c:	ldr	ip, [r4]
   1a160:	cmp	ip, #0
   1a164:	beq	1a204 <ftello64@plt+0x8bc4>
   1a168:	sub	ip, ip, #1
   1a16c:	ldr	lr, [r4, #8]
   1a170:	mov	r0, r3
   1a174:	add	r5, ip, ip, lsl #1
   1a178:	mov	r8, r1
   1a17c:	lsl	r6, r2, #3
   1a180:	lsl	r5, r5, #3
   1a184:	mov	r2, r6
   1a188:	ldr	r3, [lr, r5]
   1a18c:	add	lr, lr, r5
   1a190:	ldr	r1, [lr, #8]
   1a194:	str	ip, [r4]
   1a198:	str	r3, [r8]
   1a19c:	bl	1131c <memcpy@plt>
   1a1a0:	ldr	r3, [r4, #8]
   1a1a4:	mov	r2, r6
   1a1a8:	ldr	r0, [sp, #24]
   1a1ac:	add	r3, r3, r5
   1a1b0:	ldr	r1, [r3, #8]
   1a1b4:	add	r1, r1, r6
   1a1b8:	bl	1131c <memcpy@plt>
   1a1bc:	ldr	r0, [r7, #8]
   1a1c0:	bl	1500c <ftello64@plt+0x39cc>
   1a1c4:	ldr	r3, [r4, #8]
   1a1c8:	add	r3, r3, r5
   1a1cc:	ldr	r0, [r3, #8]
   1a1d0:	bl	1500c <ftello64@plt+0x39cc>
   1a1d4:	ldr	r3, [r4, #8]
   1a1d8:	add	r5, r3, r5
   1a1dc:	ldr	r0, [r5, #4]
   1a1e0:	ldrd	r2, [r5, #12]
   1a1e4:	strd	r2, [r7]
   1a1e8:	ldr	r3, [r5, #20]
   1a1ec:	str	r3, [r7, #8]
   1a1f0:	ldrd	r4, [sp]
   1a1f4:	ldrd	r6, [sp, #8]
   1a1f8:	ldr	r8, [sp, #16]
   1a1fc:	add	sp, sp, #20
   1a200:	pop	{pc}		; (ldr pc, [sp], #4)
   1a204:	mvn	r0, #0
   1a208:	b	1a1f0 <ftello64@plt+0x8bb0>
   1a20c:	ldr	r3, [r0, #28]
   1a210:	add	ip, r1, #1
   1a214:	cmp	ip, r3
   1a218:	bge	1a260 <ftello64@plt+0x8c20>
   1a21c:	ldr	r2, [r0, #8]
   1a220:	ldr	r0, [r2, ip, lsl #2]
   1a224:	add	r2, r2, ip, lsl #2
   1a228:	cmn	r0, #1
   1a22c:	bne	1a260 <ftello64@plt+0x8c20>
   1a230:	sub	r0, r3, r1
   1a234:	mov	r3, #1
   1a238:	b	1a248 <ftello64@plt+0x8c08>
   1a23c:	ldr	ip, [r2, #4]!
   1a240:	cmn	ip, #1
   1a244:	bne	1a258 <ftello64@plt+0x8c18>
   1a248:	add	r3, r3, #1
   1a24c:	cmp	r3, r0
   1a250:	bne	1a23c <ftello64@plt+0x8bfc>
   1a254:	bx	lr
   1a258:	mov	r0, r3
   1a25c:	bx	lr
   1a260:	mov	r0, #1
   1a264:	bx	lr
   1a268:	cmp	r0, #0
   1a26c:	ble	1a2e8 <ftello64@plt+0x8ca8>
   1a270:	push	{lr}		; (str lr, [sp, #-4]!)
   1a274:	sub	ip, r0, #1
   1a278:	mov	r0, #0
   1a27c:	ldr	lr, [r1]
   1a280:	cmp	r0, ip
   1a284:	bcs	1a2c0 <ftello64@plt+0x8c80>
   1a288:	add	r1, r0, ip
   1a28c:	lsr	r1, r1, #1
   1a290:	ldr	r3, [lr, r1, lsl #2]
   1a294:	cmp	r2, r3
   1a298:	ble	1a2b0 <ftello64@plt+0x8c70>
   1a29c:	b	1a2d4 <ftello64@plt+0x8c94>
   1a2a0:	ldr	ip, [lr, r3, lsl #2]
   1a2a4:	cmp	ip, r2
   1a2a8:	blt	1a2dc <ftello64@plt+0x8c9c>
   1a2ac:	mov	r1, r3
   1a2b0:	add	r3, r0, r1
   1a2b4:	cmp	r0, r1
   1a2b8:	lsr	r3, r3, #1
   1a2bc:	bcc	1a2a0 <ftello64@plt+0x8c60>
   1a2c0:	ldr	r3, [lr, r0, lsl #2]
   1a2c4:	cmp	r2, r3
   1a2c8:	addeq	r0, r0, #1
   1a2cc:	movne	r0, #0
   1a2d0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a2d4:	mov	r3, r1
   1a2d8:	mov	r1, ip
   1a2dc:	add	r0, r3, #1
   1a2e0:	mov	ip, r1
   1a2e4:	b	1a280 <ftello64@plt+0x8c40>
   1a2e8:	mov	r0, #0
   1a2ec:	bx	lr
   1a2f0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1a2f4:	mov	r5, r1
   1a2f8:	mov	r4, r2
   1a2fc:	strd	r6, [sp, #8]
   1a300:	mov	r6, r0
   1a304:	strd	r8, [sp, #16]
   1a308:	mov	r9, r3
   1a30c:	add	r8, r1, #8
   1a310:	str	lr, [sp, #24]
   1a314:	sub	sp, sp, #12
   1a318:	ldr	r7, [sp, #40]	; 0x28
   1a31c:	mov	r1, r8
   1a320:	mov	r2, r4
   1a324:	ldr	r0, [r5, #4]
   1a328:	bl	1a268 <ftello64@plt+0x8c28>
   1a32c:	cmp	r0, #0
   1a330:	mov	r1, r4
   1a334:	mov	r0, r5
   1a338:	bne	1a400 <ftello64@plt+0x8dc0>
   1a33c:	ldr	r3, [r6]
   1a340:	add	r2, r3, r4, lsl #3
   1a344:	ldrb	r2, [r2, #4]
   1a348:	cmp	r2, r7
   1a34c:	bne	1a35c <ftello64@plt+0x8d1c>
   1a350:	ldr	r3, [r3, r4, lsl #3]
   1a354:	cmp	r3, r9
   1a358:	beq	1a3c8 <ftello64@plt+0x8d88>
   1a35c:	bl	19c94 <ftello64@plt+0x8654>
   1a360:	cmp	r0, #0
   1a364:	add	r4, r4, r4, lsl #1
   1a368:	beq	1a3e4 <ftello64@plt+0x8da4>
   1a36c:	ldr	r3, [r6, #20]
   1a370:	lsl	r4, r4, #2
   1a374:	add	r3, r3, r4
   1a378:	ldr	r2, [r3, #4]
   1a37c:	cmp	r2, #0
   1a380:	beq	1a400 <ftello64@plt+0x8dc0>
   1a384:	cmp	r2, #2
   1a388:	ldr	r2, [r3, #8]
   1a38c:	beq	1a398 <ftello64@plt+0x8d58>
   1a390:	ldr	r4, [r2]
   1a394:	b	1a31c <ftello64@plt+0x8cdc>
   1a398:	mov	r3, r9
   1a39c:	mov	r1, r5
   1a3a0:	ldr	r2, [r2, #4]
   1a3a4:	mov	r0, r6
   1a3a8:	str	r7, [sp]
   1a3ac:	bl	1a2f0 <ftello64@plt+0x8cb0>
   1a3b0:	cmp	r0, #0
   1a3b4:	bne	1a3e8 <ftello64@plt+0x8da8>
   1a3b8:	ldr	r3, [r6, #20]
   1a3bc:	add	r4, r3, r4
   1a3c0:	ldr	r2, [r4, #8]
   1a3c4:	b	1a390 <ftello64@plt+0x8d50>
   1a3c8:	cmp	r7, #9
   1a3cc:	bne	1a400 <ftello64@plt+0x8dc0>
   1a3d0:	mov	r1, r4
   1a3d4:	mov	r0, r5
   1a3d8:	bl	19c94 <ftello64@plt+0x8654>
   1a3dc:	cmp	r0, #0
   1a3e0:	bne	1a400 <ftello64@plt+0x8dc0>
   1a3e4:	mov	r0, #12
   1a3e8:	add	sp, sp, #12
   1a3ec:	ldrd	r4, [sp]
   1a3f0:	ldrd	r6, [sp, #8]
   1a3f4:	ldrd	r8, [sp, #16]
   1a3f8:	add	sp, sp, #24
   1a3fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1a400:	mov	r0, #0
   1a404:	b	1a3e8 <ftello64@plt+0x8da8>
   1a408:	ldr	r3, [r0]
   1a40c:	cmp	r2, r3
   1a410:	bge	1a434 <ftello64@plt+0x8df4>
   1a414:	ldr	r3, [r1]
   1a418:	add	r3, r3, r2, lsl #2
   1a41c:	ldr	r1, [r3, #4]
   1a420:	add	r2, r2, #1
   1a424:	str	r1, [r3], #4
   1a428:	ldr	r1, [r0]
   1a42c:	cmp	r2, r1
   1a430:	blt	1a41c <ftello64@plt+0x8ddc>
   1a434:	bx	lr
   1a438:	ldrb	r3, [r1, #24]
   1a43c:	cmp	r3, #4
   1a440:	beq	1a4ac <ftello64@plt+0x8e6c>
   1a444:	cmp	r3, #17
   1a448:	beq	1a454 <ftello64@plt+0x8e14>
   1a44c:	mov	r0, #0
   1a450:	bx	lr
   1a454:	ldr	r3, [r1, #4]
   1a458:	cmp	r3, #0
   1a45c:	beq	1a44c <ftello64@plt+0x8e0c>
   1a460:	ldrb	r2, [r3, #24]
   1a464:	cmp	r2, #17
   1a468:	bne	1a44c <ftello64@plt+0x8e0c>
   1a46c:	ldr	r2, [r3, #4]
   1a470:	ldr	r3, [r3, #20]
   1a474:	cmp	r2, #0
   1a478:	str	r2, [r1, #4]
   1a47c:	strne	r1, [r2]
   1a480:	cmp	r3, #31
   1a484:	ldr	r1, [r1, #20]
   1a488:	ldr	r2, [r0, #132]	; 0x84
   1a48c:	ldr	r1, [r2, r1, lsl #2]
   1a490:	str	r1, [r2, r3, lsl #2]
   1a494:	bgt	1a44c <ftello64@plt+0x8e0c>
   1a498:	ldr	r2, [r0, #80]	; 0x50
   1a49c:	mov	r1, #1
   1a4a0:	bic	r3, r2, r1, lsl r3
   1a4a4:	str	r3, [r0, #80]	; 0x50
   1a4a8:	b	1a44c <ftello64@plt+0x8e0c>
   1a4ac:	ldr	r2, [r0, #132]	; 0x84
   1a4b0:	cmp	r2, #0
   1a4b4:	beq	1a44c <ftello64@plt+0x8e0c>
   1a4b8:	push	{lr}		; (str lr, [sp, #-4]!)
   1a4bc:	mov	ip, #1
   1a4c0:	ldr	lr, [r1, #20]
   1a4c4:	ldr	r3, [r0, #80]	; 0x50
   1a4c8:	ldr	r2, [r2, lr, lsl #2]
   1a4cc:	orr	r3, r3, ip, lsl r2
   1a4d0:	str	r2, [r1, #20]
   1a4d4:	str	r3, [r0, #80]	; 0x50
   1a4d8:	mov	r0, #0
   1a4dc:	pop	{pc}		; (ldr pc, [sp], #4)
   1a4e0:	ldrb	r3, [r1, #24]
   1a4e4:	ldr	r2, [r1, #4]
   1a4e8:	cmp	r3, #11
   1a4ec:	streq	r1, [r2, #16]
   1a4f0:	beq	1a510 <ftello64@plt+0x8ed0>
   1a4f4:	cmp	r3, #16
   1a4f8:	bne	1a518 <ftello64@plt+0x8ed8>
   1a4fc:	ldr	r3, [r1, #8]
   1a500:	ldr	r0, [r3, #12]
   1a504:	str	r0, [r2, #16]
   1a508:	ldr	r2, [r1, #16]
   1a50c:	str	r2, [r3, #16]
   1a510:	mov	r0, #0
   1a514:	bx	lr
   1a518:	cmp	r2, #0
   1a51c:	mov	r0, #0
   1a520:	ldrne	r3, [r1, #16]
   1a524:	strne	r3, [r2, #16]
   1a528:	ldr	r3, [r1, #8]
   1a52c:	cmp	r3, #0
   1a530:	ldrne	r2, [r1, #16]
   1a534:	strne	r2, [r3, #16]
   1a538:	bx	lr
   1a53c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1a540:	mov	r4, #0
   1a544:	strd	r6, [sp, #8]
   1a548:	strd	r8, [sp, #16]
   1a54c:	ldr	r9, [r0, #108]	; 0x6c
   1a550:	strd	sl, [sp, #24]
   1a554:	str	lr, [sp, #32]
   1a558:	sub	sp, sp, #28
   1a55c:	ldr	r6, [sp, #64]	; 0x40
   1a560:	ldr	r7, [sp, #72]	; 0x48
   1a564:	mov	ip, r9
   1a568:	ldr	lr, [r0, #84]	; 0x54
   1a56c:	str	lr, [sp, #8]
   1a570:	cmp	r4, ip
   1a574:	bge	1a5d0 <ftello64@plt+0x8f90>
   1a578:	add	lr, r4, ip
   1a57c:	ldr	r5, [r0, #116]	; 0x74
   1a580:	add	lr, lr, lr, lsr #31
   1a584:	asr	lr, lr, #1
   1a588:	add	r8, lr, lr, lsl #1
   1a58c:	add	r8, r5, r8, lsl #3
   1a590:	ldr	r8, [r8, #4]
   1a594:	cmp	r6, r8
   1a598:	ble	1a5c0 <ftello64@plt+0x8f80>
   1a59c:	b	1a720 <ftello64@plt+0x90e0>
   1a5a0:	asr	ip, ip, #1
   1a5a4:	add	r8, ip, ip, lsl #1
   1a5a8:	mov	sl, ip
   1a5ac:	add	r8, r5, r8, lsl #3
   1a5b0:	ldr	r8, [r8, #4]
   1a5b4:	cmp	r8, r6
   1a5b8:	blt	1a728 <ftello64@plt+0x90e8>
   1a5bc:	mov	lr, ip
   1a5c0:	add	ip, r4, lr
   1a5c4:	cmp	r4, lr
   1a5c8:	add	ip, ip, ip, lsr #31
   1a5cc:	blt	1a5a0 <ftello64@plt+0x8f60>
   1a5d0:	cmp	r9, r4
   1a5d4:	ble	1a764 <ftello64@plt+0x9124>
   1a5d8:	ldr	ip, [r0, #116]	; 0x74
   1a5dc:	add	lr, r4, r4, lsl #1
   1a5e0:	add	ip, ip, lr, lsl #3
   1a5e4:	ldr	ip, [ip, #4]
   1a5e8:	cmp	r6, ip
   1a5ec:	mvnne	r4, #0
   1a5f0:	mov	ip, r9
   1a5f4:	mov	r5, #0
   1a5f8:	cmp	r5, ip
   1a5fc:	bge	1a658 <ftello64@plt+0x9018>
   1a600:	add	lr, r5, ip
   1a604:	ldr	r8, [r0, #116]	; 0x74
   1a608:	add	lr, lr, lr, lsr #31
   1a60c:	asr	lr, lr, #1
   1a610:	add	sl, lr, lr, lsl #1
   1a614:	add	sl, r8, sl, lsl #3
   1a618:	ldr	sl, [sl, #4]
   1a61c:	cmp	r7, sl
   1a620:	ble	1a648 <ftello64@plt+0x9008>
   1a624:	b	1a734 <ftello64@plt+0x90f4>
   1a628:	asr	ip, ip, #1
   1a62c:	add	sl, ip, ip, lsl #1
   1a630:	mov	fp, ip
   1a634:	add	sl, r8, sl, lsl #3
   1a638:	ldr	sl, [sl, #4]
   1a63c:	cmp	sl, r7
   1a640:	blt	1a73c <ftello64@plt+0x90fc>
   1a644:	mov	lr, ip
   1a648:	add	ip, r5, lr
   1a64c:	cmp	r5, lr
   1a650:	add	ip, ip, ip, lsr #31
   1a654:	blt	1a628 <ftello64@plt+0x8fe8>
   1a658:	cmp	r9, r5
   1a65c:	ble	1a76c <ftello64@plt+0x912c>
   1a660:	ldr	ip, [r0, #116]	; 0x74
   1a664:	add	lr, r5, r5, lsl #1
   1a668:	add	ip, ip, lr, lsl #3
   1a66c:	ldr	ip, [ip, #4]
   1a670:	cmp	r7, ip
   1a674:	mvnne	r5, #0
   1a678:	ldr	ip, [r1]
   1a67c:	cmp	ip, #0
   1a680:	ble	1a75c <ftello64@plt+0x911c>
   1a684:	mov	r9, r2
   1a688:	mov	r8, r0
   1a68c:	str	r3, [sp, #12]
   1a690:	mov	fp, #0
   1a694:	str	r4, [sp, #16]
   1a698:	str	r1, [sp, #20]
   1a69c:	ldr	r1, [r9]
   1a6a0:	mov	r0, r8
   1a6a4:	ldrd	r2, [sp, #8]
   1a6a8:	ldr	ip, [r8, #116]	; 0x74
   1a6ac:	ldr	r1, [r1, fp, lsl #2]
   1a6b0:	ldr	r2, [r2]
   1a6b4:	add	lr, r1, r1, lsl #1
   1a6b8:	ldr	ip, [ip, lr, lsl #3]
   1a6bc:	ldr	r4, [r2, ip, lsl #3]
   1a6c0:	str	r6, [sp]
   1a6c4:	ldr	r2, [sp, #16]
   1a6c8:	str	r2, [sp, #4]
   1a6cc:	mov	r2, r4
   1a6d0:	bl	18a34 <ftello64@plt+0x73f4>
   1a6d4:	ldr	r1, [r9]
   1a6d8:	mov	sl, r0
   1a6dc:	mov	r2, r4
   1a6e0:	mov	r0, r8
   1a6e4:	ldr	r3, [sp, #68]	; 0x44
   1a6e8:	ldr	r1, [r1, fp, lsl #2]
   1a6ec:	str	r7, [sp]
   1a6f0:	str	r5, [sp, #4]
   1a6f4:	bl	18a34 <ftello64@plt+0x73f4>
   1a6f8:	cmp	sl, r0
   1a6fc:	beq	1a748 <ftello64@plt+0x9108>
   1a700:	mov	r0, #1
   1a704:	add	sp, sp, #28
   1a708:	ldrd	r4, [sp]
   1a70c:	ldrd	r6, [sp, #8]
   1a710:	ldrd	r8, [sp, #16]
   1a714:	ldrd	sl, [sp, #24]
   1a718:	add	sp, sp, #32
   1a71c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a720:	mov	sl, lr
   1a724:	mov	lr, ip
   1a728:	add	r4, sl, #1
   1a72c:	mov	ip, lr
   1a730:	b	1a570 <ftello64@plt+0x8f30>
   1a734:	mov	fp, lr
   1a738:	mov	lr, ip
   1a73c:	add	r5, fp, #1
   1a740:	mov	ip, lr
   1a744:	b	1a5f8 <ftello64@plt+0x8fb8>
   1a748:	ldr	r3, [sp, #20]
   1a74c:	add	fp, fp, #1
   1a750:	ldr	r3, [r3]
   1a754:	cmp	fp, r3
   1a758:	blt	1a69c <ftello64@plt+0x905c>
   1a75c:	mov	r0, #0
   1a760:	b	1a704 <ftello64@plt+0x90c4>
   1a764:	mvn	r4, #0
   1a768:	b	1a5f0 <ftello64@plt+0x8fb0>
   1a76c:	mvn	r5, #0
   1a770:	b	1a678 <ftello64@plt+0x9038>
   1a774:	strd	r4, [sp, #-16]!
   1a778:	mov	r4, r0
   1a77c:	mov	r5, r2
   1a780:	str	r6, [sp, #8]
   1a784:	mov	r6, r1
   1a788:	str	lr, [sp, #12]
   1a78c:	b	1a794 <ftello64@plt+0x9154>
   1a790:	mov	r4, r3
   1a794:	mov	r1, r4
   1a798:	mov	r0, r5
   1a79c:	blx	r6
   1a7a0:	cmp	r0, #0
   1a7a4:	bne	1a7d4 <ftello64@plt+0x9194>
   1a7a8:	ldr	r3, [r4, #4]
   1a7ac:	cmp	r3, #0
   1a7b0:	bne	1a790 <ftello64@plt+0x9150>
   1a7b4:	ldr	r2, [r4, #8]
   1a7b8:	cmp	r2, #0
   1a7bc:	cmpne	r2, r3
   1a7c0:	mov	r3, r4
   1a7c4:	bne	1a7e4 <ftello64@plt+0x91a4>
   1a7c8:	ldr	r2, [r4]
   1a7cc:	subs	r4, r2, #0
   1a7d0:	bne	1a7b4 <ftello64@plt+0x9174>
   1a7d4:	ldrd	r4, [sp]
   1a7d8:	ldr	r6, [sp, #8]
   1a7dc:	add	sp, sp, #12
   1a7e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a7e4:	mov	r3, r2
   1a7e8:	b	1a790 <ftello64@plt+0x9150>
   1a7ec:	ldr	ip, [r1, #4]
   1a7f0:	cmp	ip, #0
   1a7f4:	beq	1a98c <ftello64@plt+0x934c>
   1a7f8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1a7fc:	strd	r6, [sp, #8]
   1a800:	str	lr, [sp, #28]
   1a804:	ldr	lr, [r2, #4]
   1a808:	strd	r8, [sp, #16]
   1a80c:	str	sl, [sp, #24]
   1a810:	cmp	lr, #0
   1a814:	beq	1a914 <ftello64@plt+0x92d4>
   1a818:	ldr	r4, [r0]
   1a81c:	mov	r9, r2
   1a820:	add	r2, ip, lr
   1a824:	mov	r8, r1
   1a828:	mov	r7, r0
   1a82c:	ldmib	r0, {r3, sl}
   1a830:	add	r1, r2, r3
   1a834:	cmp	r1, r4
   1a838:	bgt	1a99c <ftello64@plt+0x935c>
   1a83c:	ldr	r0, [r8, #8]
   1a840:	add	r1, r3, ip
   1a844:	sub	r5, ip, #1
   1a848:	sub	r6, lr, #1
   1a84c:	add	r1, r1, lr
   1a850:	ldr	r2, [r9, #8]
   1a854:	sub	r3, r3, #1
   1a858:	ldr	ip, [r0, r5, lsl #2]
   1a85c:	ldr	lr, [r2, r6, lsl #2]
   1a860:	cmp	ip, lr
   1a864:	beq	1a880 <ftello64@plt+0x9240>
   1a868:	bge	1a934 <ftello64@plt+0x92f4>
   1a86c:	subs	r6, r6, #1
   1a870:	bmi	1a8d0 <ftello64@plt+0x9290>
   1a874:	ldr	lr, [r2, r6, lsl #2]
   1a878:	cmp	ip, lr
   1a87c:	bne	1a868 <ftello64@plt+0x9228>
   1a880:	cmp	r3, #0
   1a884:	blt	1a8b0 <ftello64@plt+0x9270>
   1a888:	ldr	r4, [sl, r3, lsl #2]
   1a88c:	add	lr, sl, r3, lsl #2
   1a890:	cmp	r4, ip
   1a894:	bgt	1a8a8 <ftello64@plt+0x9268>
   1a898:	b	1a944 <ftello64@plt+0x9304>
   1a89c:	ldr	r4, [lr, #-4]!
   1a8a0:	cmp	r4, ip
   1a8a4:	ble	1a944 <ftello64@plt+0x9304>
   1a8a8:	subs	r3, r3, #1
   1a8ac:	bcs	1a89c <ftello64@plt+0x925c>
   1a8b0:	sub	r1, r1, #1
   1a8b4:	str	ip, [sl, r1, lsl #2]
   1a8b8:	subs	r5, r5, #1
   1a8bc:	bmi	1a8d0 <ftello64@plt+0x9290>
   1a8c0:	subs	r6, r6, #1
   1a8c4:	bmi	1a8d0 <ftello64@plt+0x9290>
   1a8c8:	ldr	ip, [r0, r5, lsl #2]
   1a8cc:	b	1a874 <ftello64@plt+0x9234>
   1a8d0:	ldr	ip, [r7, #4]
   1a8d4:	ldr	r0, [r8, #4]
   1a8d8:	ldr	r2, [r9, #4]
   1a8dc:	sub	r3, ip, #1
   1a8e0:	add	r0, ip, r0
   1a8e4:	add	r0, r0, r2
   1a8e8:	sub	r2, r0, r1
   1a8ec:	sub	r0, r0, #1
   1a8f0:	add	ip, ip, r2
   1a8f4:	cmp	r3, #0
   1a8f8:	cmpge	r2, #0
   1a8fc:	str	ip, [r7, #4]
   1a900:	bgt	1a960 <ftello64@plt+0x9320>
   1a904:	lsl	r2, r2, #2
   1a908:	add	r1, sl, r1, lsl #2
   1a90c:	mov	r0, sl
   1a910:	bl	1131c <memcpy@plt>
   1a914:	mov	ip, #0
   1a918:	ldrd	r4, [sp]
   1a91c:	mov	r0, ip
   1a920:	ldrd	r6, [sp, #8]
   1a924:	ldrd	r8, [sp, #16]
   1a928:	ldr	sl, [sp, #24]
   1a92c:	add	sp, sp, #28
   1a930:	pop	{pc}		; (ldr pc, [sp], #4)
   1a934:	subs	r5, r5, #1
   1a938:	bmi	1a8d0 <ftello64@plt+0x9290>
   1a93c:	ldr	ip, [r0, r5, lsl #2]
   1a940:	b	1a860 <ftello64@plt+0x9220>
   1a944:	cmp	r4, ip
   1a948:	bne	1a8b0 <ftello64@plt+0x9270>
   1a94c:	b	1a8b8 <ftello64@plt+0x9278>
   1a950:	sub	r3, r3, #1
   1a954:	str	ip, [sl, r4, lsl #2]
   1a958:	cmn	r3, #1
   1a95c:	beq	1a994 <ftello64@plt+0x9354>
   1a960:	ldr	lr, [sl, r0, lsl #2]
   1a964:	add	r4, r3, r2
   1a968:	ldr	ip, [sl, r3, lsl #2]
   1a96c:	cmp	lr, ip
   1a970:	ble	1a950 <ftello64@plt+0x9310>
   1a974:	subs	r2, r2, #1
   1a978:	sub	r0, r0, #1
   1a97c:	str	lr, [sl, r4, lsl #2]
   1a980:	bne	1a960 <ftello64@plt+0x9320>
   1a984:	ldr	sl, [r7, #8]
   1a988:	b	1a908 <ftello64@plt+0x92c8>
   1a98c:	mov	r0, ip
   1a990:	bx	lr
   1a994:	ldr	sl, [r7, #8]
   1a998:	b	1a904 <ftello64@plt+0x92c4>
   1a99c:	add	r4, r2, r4
   1a9a0:	mov	r0, sl
   1a9a4:	lsl	r1, r4, #2
   1a9a8:	bl	28154 <ftello64@plt+0x16b14>
   1a9ac:	subs	sl, r0, #0
   1a9b0:	beq	1a9cc <ftello64@plt+0x938c>
   1a9b4:	ldr	ip, [r8, #4]
   1a9b8:	ldr	lr, [r9, #4]
   1a9bc:	str	r4, [r7]
   1a9c0:	str	sl, [r7, #8]
   1a9c4:	ldr	r3, [r7, #4]
   1a9c8:	b	1a83c <ftello64@plt+0x91fc>
   1a9cc:	mov	ip, #12
   1a9d0:	b	1a918 <ftello64@plt+0x92d8>
   1a9d4:	strd	r4, [sp, #-20]!	; 0xffffffec
   1a9d8:	mov	r5, r0
   1a9dc:	ldr	r0, [r1]
   1a9e0:	strd	r6, [sp, #8]
   1a9e4:	str	lr, [sp, #16]
   1a9e8:	sub	sp, sp, #20
   1a9ec:	cmp	r0, #31
   1a9f0:	beq	1aa70 <ftello64@plt+0x9430>
   1a9f4:	lsl	ip, r0, #5
   1a9f8:	add	r4, r0, #1
   1a9fc:	ldr	r0, [r5]
   1aa00:	add	r7, ip, #4
   1aa04:	str	r4, [r1]
   1aa08:	add	lr, r0, ip
   1aa0c:	mov	r6, #0
   1aa10:	ldr	r1, [sp, #40]	; 0x28
   1aa14:	add	ip, ip, #16
   1aa18:	cmp	r2, r6
   1aa1c:	str	r6, [lr, #4]
   1aa20:	add	ip, r0, ip
   1aa24:	add	r0, r0, r7
   1aa28:	strd	r2, [lr, #8]
   1aa2c:	mvn	r7, #0
   1aa30:	ldrd	r4, [r1]
   1aa34:	strd	r4, [lr, #24]
   1aa38:	ldrb	r1, [ip, #14]
   1aa3c:	bic	r1, r1, #12
   1aa40:	strb	r1, [ip, #14]
   1aa44:	str	r6, [lr, #16]
   1aa48:	str	r6, [lr, #20]
   1aa4c:	str	r7, [lr, #32]
   1aa50:	strne	r0, [r2]
   1aa54:	cmp	r3, #0
   1aa58:	strne	r0, [r3]
   1aa5c:	add	sp, sp, #20
   1aa60:	ldrd	r4, [sp]
   1aa64:	ldrd	r6, [sp, #8]
   1aa68:	add	sp, sp, #16
   1aa6c:	pop	{pc}		; (ldr pc, [sp], #4)
   1aa70:	mov	r0, #996	; 0x3e4
   1aa74:	stmib	sp, {r1, r2, r3}
   1aa78:	bl	28118 <ftello64@plt+0x16ad8>
   1aa7c:	cmp	r0, #0
   1aa80:	beq	1aa5c <ftello64@plt+0x941c>
   1aa84:	ldr	lr, [r5]
   1aa88:	mov	r7, #4
   1aa8c:	mov	r4, #1
   1aa90:	mov	ip, #0
   1aa94:	str	r0, [r5]
   1aa98:	ldmib	sp, {r1, r2, r3}
   1aa9c:	str	lr, [r0]
   1aaa0:	b	1aa04 <ftello64@plt+0x93c4>
   1aaa4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1aaa8:	mov	r4, r0
   1aaac:	ldr	r5, [r0]
   1aab0:	strd	r6, [sp, #8]
   1aab4:	add	r7, r1, #56	; 0x38
   1aab8:	add	r6, r1, #64	; 0x40
   1aabc:	str	r8, [sp, #16]
   1aac0:	str	lr, [sp, #20]
   1aac4:	sub	sp, sp, #16
   1aac8:	add	r8, sp, #12
   1aacc:	b	1aad8 <ftello64@plt+0x9498>
   1aad0:	mov	r4, r3
   1aad4:	add	r8, r5, #4
   1aad8:	add	ip, r4, #20
   1aadc:	mov	r3, #0
   1aae0:	mov	r2, r3
   1aae4:	mov	r1, r6
   1aae8:	mov	r0, r7
   1aaec:	str	ip, [sp]
   1aaf0:	bl	1a9d4 <ftello64@plt+0x9394>
   1aaf4:	cmp	r0, #0
   1aaf8:	str	r0, [r8]
   1aafc:	beq	1ab48 <ftello64@plt+0x9508>
   1ab00:	str	r5, [r0]
   1ab04:	ldr	r5, [r8]
   1ab08:	ldrb	r3, [r5, #26]
   1ab0c:	orr	r3, r3, #4
   1ab10:	strb	r3, [r5, #26]
   1ab14:	ldr	r3, [r4, #4]
   1ab18:	cmp	r3, #0
   1ab1c:	bne	1aad0 <ftello64@plt+0x9490>
   1ab20:	ldr	r2, [r4, #8]
   1ab24:	cmp	r2, r3
   1ab28:	cmpne	r2, #0
   1ab2c:	mov	r3, r4
   1ab30:	bne	1ab60 <ftello64@plt+0x9520>
   1ab34:	ldr	r2, [r4]
   1ab38:	ldr	r5, [r5]
   1ab3c:	subs	r4, r2, #0
   1ab40:	bne	1ab20 <ftello64@plt+0x94e0>
   1ab44:	ldr	r0, [sp, #12]
   1ab48:	add	sp, sp, #16
   1ab4c:	ldrd	r4, [sp]
   1ab50:	ldrd	r6, [sp, #8]
   1ab54:	ldr	r8, [sp, #16]
   1ab58:	add	sp, sp, #20
   1ab5c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ab60:	mov	r4, r2
   1ab64:	add	r8, r5, #8
   1ab68:	b	1aad8 <ftello64@plt+0x9498>
   1ab6c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ab70:	ldr	r4, [r1]
   1ab74:	ldr	r5, [r2, #4]
   1ab78:	strd	r6, [sp, #8]
   1ab7c:	ldrb	r7, [r1, #28]
   1ab80:	strd	r8, [sp, #16]
   1ab84:	mov	r8, r2
   1ab88:	strd	sl, [sp, #24]
   1ab8c:	str	lr, [sp, #32]
   1ab90:	sub	sp, sp, #28
   1ab94:	ands	r7, r7, #16
   1ab98:	str	r0, [sp, #12]
   1ab9c:	beq	1ad68 <ftello64@plt+0x9728>
   1aba0:	cmp	r5, #0
   1aba4:	beq	1acf8 <ftello64@plt+0x96b8>
   1aba8:	ldr	r3, [r2, #20]
   1abac:	cmp	r3, #31
   1abb0:	bgt	1acd8 <ftello64@plt+0x9698>
   1abb4:	ldr	r2, [r4, #80]	; 0x50
   1abb8:	lsr	r3, r2, r3
   1abbc:	tst	r3, #1
   1abc0:	beq	1acd8 <ftello64@plt+0x9698>
   1abc4:	add	r7, sp, #16
   1abc8:	mov	ip, #8
   1abcc:	add	r9, r4, #56	; 0x38
   1abd0:	mov	r3, #0
   1abd4:	add	r4, r4, #64	; 0x40
   1abd8:	mov	sl, #0
   1abdc:	str	r7, [sp]
   1abe0:	mov	fp, #0
   1abe4:	mov	r2, r3
   1abe8:	str	r7, [sp, #8]
   1abec:	mov	r1, r4
   1abf0:	mov	r0, r9
   1abf4:	strd	sl, [sp, #16]
   1abf8:	strb	ip, [sp, #20]
   1abfc:	bl	1a9d4 <ftello64@plt+0x9394>
   1ac00:	mov	ip, #9
   1ac04:	mov	r3, #0
   1ac08:	str	r7, [sp]
   1ac0c:	mov	r6, r0
   1ac10:	mov	r1, r4
   1ac14:	strd	sl, [sp, #16]
   1ac18:	mov	r0, r9
   1ac1c:	mov	r2, r3
   1ac20:	strb	ip, [sp, #20]
   1ac24:	bl	1a9d4 <ftello64@plt+0x9394>
   1ac28:	mov	r7, r0
   1ac2c:	ldr	r3, [sp, #8]
   1ac30:	mov	r0, #0
   1ac34:	mov	r1, #0
   1ac38:	mov	ip, #16
   1ac3c:	mov	r2, r5
   1ac40:	str	r3, [sp]
   1ac44:	mov	r3, r7
   1ac48:	strd	r0, [sp, #16]
   1ac4c:	mov	r1, r4
   1ac50:	mov	r0, r9
   1ac54:	strb	ip, [sp, #20]
   1ac58:	bl	1a9d4 <ftello64@plt+0x9394>
   1ac5c:	mov	fp, r0
   1ac60:	ldr	r0, [sp, #8]
   1ac64:	mov	r2, #0
   1ac68:	mov	r3, #0
   1ac6c:	mov	ip, #16
   1ac70:	mov	r1, r4
   1ac74:	str	r0, [sp]
   1ac78:	mov	r0, r9
   1ac7c:	strd	r2, [sp, #16]
   1ac80:	mov	r3, fp
   1ac84:	mov	r2, r6
   1ac88:	strb	ip, [sp, #20]
   1ac8c:	bl	1a9d4 <ftello64@plt+0x9394>
   1ac90:	cmp	fp, #0
   1ac94:	cmpne	r0, #0
   1ac98:	mov	r5, r0
   1ac9c:	beq	1ade4 <ftello64@plt+0x97a4>
   1aca0:	cmp	r7, #0
   1aca4:	cmpne	r6, #0
   1aca8:	beq	1ade4 <ftello64@plt+0x97a4>
   1acac:	ldr	r2, [r8, #20]
   1acb0:	ldrb	r3, [r8, #26]
   1acb4:	str	r2, [r7, #20]
   1acb8:	str	r2, [r6, #20]
   1acbc:	ldrb	r2, [r7, #26]
   1acc0:	ubfx	r3, r3, #3, #1
   1acc4:	bfi	r2, r3, #3, #1
   1acc8:	strb	r2, [r7, #26]
   1accc:	ldrb	r2, [r6, #26]
   1acd0:	bfi	r2, r3, #3, #1
   1acd4:	strb	r2, [r6, #26]
   1acd8:	mov	r0, r5
   1acdc:	add	sp, sp, #28
   1ace0:	ldrd	r4, [sp]
   1ace4:	ldrd	r6, [sp, #8]
   1ace8:	ldrd	r8, [sp, #16]
   1acec:	ldrd	sl, [sp, #24]
   1acf0:	add	sp, sp, #32
   1acf4:	pop	{pc}		; (ldr pc, [sp], #4)
   1acf8:	add	r7, sp, #16
   1acfc:	mov	ip, #8
   1ad00:	add	r9, r4, #56	; 0x38
   1ad04:	mov	fp, #0
   1ad08:	add	r4, r4, #64	; 0x40
   1ad0c:	mov	sl, #0
   1ad10:	str	r7, [sp]
   1ad14:	mov	r1, r4
   1ad18:	mov	r3, r5
   1ad1c:	str	r7, [sp, #8]
   1ad20:	mov	r2, r5
   1ad24:	mov	r0, r9
   1ad28:	strd	sl, [sp, #16]
   1ad2c:	strb	ip, [sp, #20]
   1ad30:	bl	1a9d4 <ftello64@plt+0x9394>
   1ad34:	mov	ip, #9
   1ad38:	mov	r6, r0
   1ad3c:	str	r7, [sp]
   1ad40:	mov	r1, r4
   1ad44:	mov	r0, r9
   1ad48:	strd	sl, [sp, #16]
   1ad4c:	mov	r3, r5
   1ad50:	mov	r2, r5
   1ad54:	strb	ip, [sp, #20]
   1ad58:	bl	1a9d4 <ftello64@plt+0x9394>
   1ad5c:	mov	fp, r0
   1ad60:	mov	r7, r0
   1ad64:	b	1ac60 <ftello64@plt+0x9620>
   1ad68:	add	r3, sp, #16
   1ad6c:	mov	ip, #8
   1ad70:	add	r9, r4, #56	; 0x38
   1ad74:	mov	fp, #0
   1ad78:	add	r4, r4, #64	; 0x40
   1ad7c:	mov	sl, #0
   1ad80:	str	r3, [sp]
   1ad84:	mov	r2, r7
   1ad88:	mov	r1, r4
   1ad8c:	str	r3, [sp, #8]
   1ad90:	mov	r0, r9
   1ad94:	mov	r3, r7
   1ad98:	strd	sl, [sp, #16]
   1ad9c:	strb	ip, [sp, #20]
   1ada0:	bl	1a9d4 <ftello64@plt+0x9394>
   1ada4:	ldr	r3, [sp, #8]
   1ada8:	mov	ip, #9
   1adac:	mov	r2, r7
   1adb0:	mov	r6, r0
   1adb4:	mov	r1, r4
   1adb8:	mov	r0, r9
   1adbc:	str	r3, [sp]
   1adc0:	mov	r3, r7
   1adc4:	strd	sl, [sp, #16]
   1adc8:	strb	ip, [sp, #20]
   1adcc:	bl	1a9d4 <ftello64@plt+0x9394>
   1add0:	cmp	r5, #0
   1add4:	mov	r7, r0
   1add8:	moveq	fp, r0
   1addc:	bne	1ac2c <ftello64@plt+0x95ec>
   1ade0:	b	1ac60 <ftello64@plt+0x9620>
   1ade4:	ldr	r2, [sp, #12]
   1ade8:	mov	r3, #12
   1adec:	mov	r5, #0
   1adf0:	str	r3, [r2]
   1adf4:	b	1acd8 <ftello64@plt+0x9698>
   1adf8:	ldr	r2, [r1, #4]
   1adfc:	mov	r3, #0
   1ae00:	strd	r4, [sp, #-12]!
   1ae04:	mov	r4, r1
   1ae08:	mov	r5, r0
   1ae0c:	str	lr, [sp, #8]
   1ae10:	sub	sp, sp, #12
   1ae14:	str	r3, [sp, #4]
   1ae18:	cmp	r2, r3
   1ae1c:	beq	1ae2c <ftello64@plt+0x97ec>
   1ae20:	ldrb	r3, [r2, #24]
   1ae24:	cmp	r3, #17
   1ae28:	beq	1ae58 <ftello64@plt+0x9818>
   1ae2c:	ldr	r2, [r4, #8]
   1ae30:	cmp	r2, #0
   1ae34:	beq	1ae44 <ftello64@plt+0x9804>
   1ae38:	ldrb	r3, [r2, #24]
   1ae3c:	cmp	r3, #17
   1ae40:	beq	1ae74 <ftello64@plt+0x9834>
   1ae44:	ldr	r0, [sp, #4]
   1ae48:	add	sp, sp, #12
   1ae4c:	ldrd	r4, [sp]
   1ae50:	add	sp, sp, #8
   1ae54:	pop	{pc}		; (ldr pc, [sp], #4)
   1ae58:	mov	r1, r0
   1ae5c:	add	r0, sp, #4
   1ae60:	bl	1ab6c <ftello64@plt+0x952c>
   1ae64:	cmp	r0, #0
   1ae68:	str	r0, [r4, #4]
   1ae6c:	strne	r4, [r0]
   1ae70:	b	1ae2c <ftello64@plt+0x97ec>
   1ae74:	mov	r1, r5
   1ae78:	add	r0, sp, #4
   1ae7c:	bl	1ab6c <ftello64@plt+0x952c>
   1ae80:	cmp	r0, #0
   1ae84:	str	r0, [r4, #8]
   1ae88:	strne	r4, [r0]
   1ae8c:	b	1ae44 <ftello64@plt+0x9804>
   1ae90:	ldr	r3, [r1, #4]
   1ae94:	cmp	r3, #0
   1ae98:	str	r3, [r0, #4]
   1ae9c:	ble	1af00 <ftello64@plt+0x98c0>
   1aea0:	strd	r4, [sp, #-16]!
   1aea4:	mov	r4, r0
   1aea8:	lsl	r0, r3, #2
   1aeac:	str	r6, [sp, #8]
   1aeb0:	mov	r5, r1
   1aeb4:	str	lr, [sp, #12]
   1aeb8:	str	r3, [r4]
   1aebc:	bl	28118 <ftello64@plt+0x16ad8>
   1aec0:	cmp	r0, #0
   1aec4:	str	r0, [r4, #8]
   1aec8:	moveq	r2, #12
   1aecc:	streq	r0, [r4]
   1aed0:	streq	r0, [r4, #4]
   1aed4:	beq	1aeec <ftello64@plt+0x98ac>
   1aed8:	ldr	r2, [r5, #4]
   1aedc:	ldr	r1, [r5, #8]
   1aee0:	lsl	r2, r2, #2
   1aee4:	bl	1131c <memcpy@plt>
   1aee8:	mov	r2, #0
   1aeec:	ldrd	r4, [sp]
   1aef0:	mov	r0, r2
   1aef4:	ldr	r6, [sp, #8]
   1aef8:	add	sp, sp, #12
   1aefc:	pop	{pc}		; (ldr pc, [sp], #4)
   1af00:	mov	r3, #0
   1af04:	str	r3, [r0]
   1af08:	str	r3, [r0, #4]
   1af0c:	str	r3, [r0, #8]
   1af10:	mov	r0, r3
   1af14:	bx	lr
   1af18:	cmp	r1, #0
   1af1c:	beq	1af38 <ftello64@plt+0x98f8>
   1af20:	ldr	r3, [r1, #4]
   1af24:	cmp	r2, #0
   1af28:	cmpne	r3, #0
   1af2c:	bgt	1af64 <ftello64@plt+0x9924>
   1af30:	cmp	r3, #0
   1af34:	bgt	1b040 <ftello64@plt+0x9a00>
   1af38:	cmp	r2, #0
   1af3c:	beq	1af4c <ftello64@plt+0x990c>
   1af40:	ldr	r3, [r2, #4]
   1af44:	cmp	r3, #0
   1af48:	bgt	1b03c <ftello64@plt+0x99fc>
   1af4c:	mov	r3, #0
   1af50:	str	r3, [r0]
   1af54:	str	r3, [r0, #4]
   1af58:	str	r3, [r0, #8]
   1af5c:	mov	r0, r3
   1af60:	bx	lr
   1af64:	ldr	ip, [r2, #4]
   1af68:	cmp	ip, #0
   1af6c:	ble	1b040 <ftello64@plt+0x9a00>
   1af70:	add	r3, r3, ip
   1af74:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1af78:	mov	r4, r2
   1af7c:	strd	r6, [sp, #8]
   1af80:	mov	r6, r0
   1af84:	lsl	r0, r3, #2
   1af88:	strd	r8, [sp, #16]
   1af8c:	mov	r5, r1
   1af90:	str	sl, [sp, #24]
   1af94:	str	lr, [sp, #28]
   1af98:	str	r3, [r6]
   1af9c:	bl	28118 <ftello64@plt+0x16ad8>
   1afa0:	cmp	r0, #0
   1afa4:	str	r0, [r6, #8]
   1afa8:	beq	1b07c <ftello64@plt+0x9a3c>
   1afac:	mov	r7, #0
   1afb0:	mov	lr, r0
   1afb4:	ldr	r9, [r4, #4]
   1afb8:	mov	ip, r7
   1afbc:	mov	r3, r7
   1afc0:	ldr	r8, [r5, #4]
   1afc4:	b	1b008 <ftello64@plt+0x99c8>
   1afc8:	ldr	r2, [r5, #8]
   1afcc:	cmp	ip, r9
   1afd0:	add	r1, r2, r3, lsl #2
   1afd4:	bge	1b064 <ftello64@plt+0x9a24>
   1afd8:	ldr	r1, [r4, #8]
   1afdc:	add	r7, r7, #1
   1afe0:	ldr	r2, [r2, r3, lsl #2]
   1afe4:	ldr	r1, [r1, ip, lsl #2]
   1afe8:	cmp	r2, r1
   1afec:	addgt	ip, ip, #1
   1aff0:	strgt	r1, [lr]
   1aff4:	bgt	1b004 <ftello64@plt+0x99c4>
   1aff8:	add	r3, r3, #1
   1affc:	addeq	ip, ip, #1
   1b000:	str	r2, [lr]
   1b004:	add	lr, lr, #4
   1b008:	cmp	r8, r3
   1b00c:	bgt	1afc8 <ftello64@plt+0x9988>
   1b010:	cmp	ip, r9
   1b014:	blt	1b044 <ftello64@plt+0x9a04>
   1b018:	mov	r2, #0
   1b01c:	str	r7, [r6, #4]
   1b020:	ldrd	r4, [sp]
   1b024:	mov	r0, r2
   1b028:	ldrd	r6, [sp, #8]
   1b02c:	ldrd	r8, [sp, #16]
   1b030:	ldr	sl, [sp, #24]
   1b034:	add	sp, sp, #28
   1b038:	pop	{pc}		; (ldr pc, [sp], #4)
   1b03c:	mov	r1, r2
   1b040:	b	1ae90 <ftello64@plt+0x9850>
   1b044:	ldr	r1, [r4, #8]
   1b048:	sub	r2, r9, ip
   1b04c:	add	r0, r0, r7, lsl #2
   1b050:	add	r7, r7, r2
   1b054:	lsl	r2, r2, #2
   1b058:	add	r1, r1, ip, lsl #2
   1b05c:	bl	1131c <memcpy@plt>
   1b060:	b	1b018 <ftello64@plt+0x99d8>
   1b064:	sub	r3, r8, r3
   1b068:	mov	r0, lr
   1b06c:	lsl	r2, r3, #2
   1b070:	add	r7, r7, r3
   1b074:	bl	1131c <memcpy@plt>
   1b078:	b	1b018 <ftello64@plt+0x99d8>
   1b07c:	mov	r2, #12
   1b080:	b	1b020 <ftello64@plt+0x99e0>
   1b084:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1b088:	mov	ip, #0
   1b08c:	ldr	r4, [r2, #4]
   1b090:	strd	r6, [sp, #8]
   1b094:	strd	r8, [sp, #16]
   1b098:	strd	sl, [sp, #24]
   1b09c:	str	lr, [sp, #32]
   1b0a0:	sub	sp, sp, #28
   1b0a4:	cmp	r4, ip
   1b0a8:	str	ip, [r0]
   1b0ac:	beq	1b154 <ftello64@plt+0x9b14>
   1b0b0:	add	r7, r3, r4
   1b0b4:	ble	1b0d0 <ftello64@plt+0x9a90>
   1b0b8:	ldr	ip, [r2, #8]
   1b0bc:	add	r4, ip, r4, lsl #2
   1b0c0:	ldr	lr, [ip], #4
   1b0c4:	cmp	r4, ip
   1b0c8:	add	r7, r7, lr
   1b0cc:	bne	1b0c0 <ftello64@plt+0x9a80>
   1b0d0:	mov	sl, r3
   1b0d4:	ldr	r3, [r1, #68]	; 0x44
   1b0d8:	mov	r8, r2
   1b0dc:	mov	r9, r1
   1b0e0:	str	r0, [sp, #20]
   1b0e4:	ldr	r2, [r1, #32]
   1b0e8:	and	r3, r3, r7
   1b0ec:	add	r3, r3, r3, lsl #1
   1b0f0:	lsl	r3, r3, #2
   1b0f4:	ldr	fp, [r2, r3]
   1b0f8:	add	r3, r2, r3
   1b0fc:	cmp	fp, #0
   1b100:	ble	1b174 <ftello64@plt+0x9b34>
   1b104:	ldr	r6, [r3, #8]
   1b108:	mov	r5, #0
   1b10c:	sub	r6, r6, #4
   1b110:	b	1b11c <ftello64@plt+0x9adc>
   1b114:	cmp	r5, fp
   1b118:	beq	1b174 <ftello64@plt+0x9b34>
   1b11c:	ldr	r4, [r6, #4]!
   1b120:	add	r5, r5, #1
   1b124:	ldr	r3, [r4]
   1b128:	cmp	r3, r7
   1b12c:	bne	1b114 <ftello64@plt+0x9ad4>
   1b130:	ldrb	r3, [r4, #52]	; 0x34
   1b134:	and	r3, r3, #15
   1b138:	cmp	r3, sl
   1b13c:	bne	1b114 <ftello64@plt+0x9ad4>
   1b140:	mov	r1, r8
   1b144:	ldr	r0, [r4, #40]	; 0x28
   1b148:	bl	18568 <ftello64@plt+0x6f28>
   1b14c:	cmp	r0, #0
   1b150:	beq	1b114 <ftello64@plt+0x9ad4>
   1b154:	mov	r0, r4
   1b158:	add	sp, sp, #28
   1b15c:	ldrd	r4, [sp]
   1b160:	ldrd	r6, [sp, #8]
   1b164:	ldrd	r8, [sp, #16]
   1b168:	ldrd	sl, [sp, #24]
   1b16c:	add	sp, sp, #32
   1b170:	pop	{pc}		; (ldr pc, [sp], #4)
   1b174:	mov	r1, #1
   1b178:	mov	r0, #56	; 0x38
   1b17c:	bl	280a4 <ftello64@plt+0x16a64>
   1b180:	subs	r4, r0, #0
   1b184:	beq	1b2fc <ftello64@plt+0x9cbc>
   1b188:	add	fp, r4, #4
   1b18c:	mov	r1, r8
   1b190:	mov	r0, fp
   1b194:	bl	1ae90 <ftello64@plt+0x9850>
   1b198:	subs	r3, r0, #0
   1b19c:	bne	1b360 <ftello64@plt+0x9d20>
   1b1a0:	ldrb	r2, [r4, #52]	; 0x34
   1b1a4:	str	fp, [r4, #40]	; 0x28
   1b1a8:	ldr	lr, [r8, #4]
   1b1ac:	bfi	r2, sl, #0, #4
   1b1b0:	cmp	lr, #0
   1b1b4:	strb	r2, [r4, #52]	; 0x34
   1b1b8:	ble	1b2dc <ftello64@plt+0x9c9c>
   1b1bc:	add	r2, r4, #12
   1b1c0:	mov	r6, r3
   1b1c4:	str	r2, [sp, #4]
   1b1c8:	add	r2, r4, #8
   1b1cc:	str	r2, [sp, #8]
   1b1d0:	and	r2, sl, #4
   1b1d4:	str	r7, [sp, #16]
   1b1d8:	mov	r7, r3
   1b1dc:	str	r2, [sp, #12]
   1b1e0:	ldr	r1, [r8, #8]
   1b1e4:	ldr	r2, [r9]
   1b1e8:	ldr	r1, [r1, r6, lsl #2]
   1b1ec:	add	r2, r2, r1, lsl #3
   1b1f0:	ldr	r5, [r2, #4]
   1b1f4:	ldrb	r1, [r2, #4]
   1b1f8:	ubfx	r5, r5, #8, #10
   1b1fc:	cmp	r1, #1
   1b200:	cmpeq	r5, #0
   1b204:	beq	1b2cc <ftello64@plt+0x9c8c>
   1b208:	ldrb	ip, [r2, #6]
   1b20c:	cmp	r1, #2
   1b210:	ldrb	r2, [r4, #52]	; 0x34
   1b214:	ubfx	ip, ip, #4, #1
   1b218:	ubfx	r0, r2, #5, #1
   1b21c:	orr	r0, r0, ip
   1b220:	bfi	r2, r0, #5, #1
   1b224:	strb	r2, [r4, #52]	; 0x34
   1b228:	uxtbeq	r2, r2
   1b22c:	orreq	r2, r2, #16
   1b230:	strbeq	r2, [r4, #52]	; 0x34
   1b234:	beq	1b24c <ftello64@plt+0x9c0c>
   1b238:	cmp	r1, #4
   1b23c:	bne	1b24c <ftello64@plt+0x9c0c>
   1b240:	ldrb	r2, [r4, #52]	; 0x34
   1b244:	orr	r2, r2, #64	; 0x40
   1b248:	strb	r2, [r4, #52]	; 0x34
   1b24c:	cmp	r5, #0
   1b250:	beq	1b2cc <ftello64@plt+0x9c8c>
   1b254:	ldr	r2, [r4, #40]	; 0x28
   1b258:	cmp	fp, r2
   1b25c:	beq	1b32c <ftello64@plt+0x9cec>
   1b260:	tst	r5, #1
   1b264:	beq	1b318 <ftello64@plt+0x9cd8>
   1b268:	tst	sl, #1
   1b26c:	beq	1b29c <ftello64@plt+0x9c5c>
   1b270:	tst	r5, #2
   1b274:	bne	1b29c <ftello64@plt+0x9c5c>
   1b278:	tst	r5, #16
   1b27c:	beq	1b288 <ftello64@plt+0x9c48>
   1b280:	tst	sl, #2
   1b284:	beq	1b29c <ftello64@plt+0x9c5c>
   1b288:	tst	r5, #64	; 0x40
   1b28c:	beq	1b310 <ftello64@plt+0x9cd0>
   1b290:	ldr	r3, [sp, #12]
   1b294:	cmp	r3, #0
   1b298:	bne	1b310 <ftello64@plt+0x9cd0>
   1b29c:	subs	r2, r6, r7
   1b2a0:	bmi	1b2c4 <ftello64@plt+0x9c84>
   1b2a4:	ldr	r1, [r4, #8]
   1b2a8:	cmp	r2, r1
   1b2ac:	bge	1b2c4 <ftello64@plt+0x9c84>
   1b2b0:	sub	ip, r1, #1
   1b2b4:	ldr	r1, [sp, #4]
   1b2b8:	str	ip, [r4, #8]
   1b2bc:	ldr	r0, [sp, #8]
   1b2c0:	bl	1a408 <ftello64@plt+0x8dc8>
   1b2c4:	ldr	lr, [r8, #4]
   1b2c8:	add	r7, r7, #1
   1b2cc:	add	r6, r6, #1
   1b2d0:	cmp	r6, lr
   1b2d4:	blt	1b1e0 <ftello64@plt+0x9ba0>
   1b2d8:	ldr	r7, [sp, #16]
   1b2dc:	mov	r2, r7
   1b2e0:	mov	r0, r9
   1b2e4:	mov	r1, r4
   1b2e8:	bl	18bf4 <ftello64@plt+0x75b4>
   1b2ec:	cmp	r0, #0
   1b2f0:	beq	1b154 <ftello64@plt+0x9b14>
   1b2f4:	mov	r0, r4
   1b2f8:	bl	1993c <ftello64@plt+0x82fc>
   1b2fc:	ldr	r2, [sp, #20]
   1b300:	mov	r3, #12
   1b304:	mov	r4, #0
   1b308:	str	r3, [r2]
   1b30c:	b	1b154 <ftello64@plt+0x9b14>
   1b310:	ldr	lr, [r8, #4]
   1b314:	b	1b2cc <ftello64@plt+0x9c8c>
   1b318:	tst	r5, #2
   1b31c:	beq	1b278 <ftello64@plt+0x9c38>
   1b320:	tst	sl, #1
   1b324:	beq	1b278 <ftello64@plt+0x9c38>
   1b328:	b	1b29c <ftello64@plt+0x9c5c>
   1b32c:	mov	r0, #12
   1b330:	bl	28118 <ftello64@plt+0x16ad8>
   1b334:	subs	r3, r0, #0
   1b338:	beq	1b2f4 <ftello64@plt+0x9cb4>
   1b33c:	mov	r1, r8
   1b340:	str	r3, [r4, #40]	; 0x28
   1b344:	bl	1ae90 <ftello64@plt+0x9850>
   1b348:	subs	r7, r0, #0
   1b34c:	bne	1b2f4 <ftello64@plt+0x9cb4>
   1b350:	ldrb	r2, [r4, #52]	; 0x34
   1b354:	orr	r2, r2, #128	; 0x80
   1b358:	strb	r2, [r4, #52]	; 0x34
   1b35c:	b	1b260 <ftello64@plt+0x9c20>
   1b360:	mov	r0, r4
   1b364:	bl	1500c <ftello64@plt+0x39cc>
   1b368:	b	1b2fc <ftello64@plt+0x9cbc>
   1b36c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1b370:	mov	r3, #0
   1b374:	strd	r6, [sp, #8]
   1b378:	ldr	r6, [r2, #4]
   1b37c:	strd	r8, [sp, #16]
   1b380:	strd	sl, [sp, #24]
   1b384:	str	lr, [sp, #32]
   1b388:	sub	sp, sp, #4
   1b38c:	str	r3, [r0]
   1b390:	cmp	r6, r3
   1b394:	beq	1b57c <ftello64@plt+0x9f3c>
   1b398:	ble	1b3b4 <ftello64@plt+0x9d74>
   1b39c:	ldr	r3, [r2, #8]
   1b3a0:	add	lr, r3, r6, lsl #2
   1b3a4:	ldr	ip, [r3], #4
   1b3a8:	cmp	lr, r3
   1b3ac:	add	r6, r6, ip
   1b3b0:	bne	1b3a4 <ftello64@plt+0x9d64>
   1b3b4:	ldr	r3, [r1, #68]	; 0x44
   1b3b8:	mov	sl, r2
   1b3bc:	mov	r8, r1
   1b3c0:	mov	r9, r0
   1b3c4:	ldr	r2, [r1, #32]
   1b3c8:	and	r3, r3, r6
   1b3cc:	add	r3, r3, r3, lsl #1
   1b3d0:	lsl	r3, r3, #2
   1b3d4:	ldr	fp, [r2, r3]
   1b3d8:	add	r3, r2, r3
   1b3dc:	cmp	fp, #0
   1b3e0:	ble	1b420 <ftello64@plt+0x9de0>
   1b3e4:	ldr	r7, [r3, #8]
   1b3e8:	mov	r5, #0
   1b3ec:	sub	r7, r7, #4
   1b3f0:	ldr	r4, [r7, #4]!
   1b3f4:	mov	r1, sl
   1b3f8:	add	r5, r5, #1
   1b3fc:	ldr	r3, [r4]
   1b400:	add	r0, r4, #4
   1b404:	cmp	r3, r6
   1b408:	bne	1b418 <ftello64@plt+0x9dd8>
   1b40c:	bl	18568 <ftello64@plt+0x6f28>
   1b410:	cmp	r0, #0
   1b414:	bne	1b51c <ftello64@plt+0x9edc>
   1b418:	cmp	fp, r5
   1b41c:	bne	1b3f0 <ftello64@plt+0x9db0>
   1b420:	mov	r1, #1
   1b424:	mov	r0, #56	; 0x38
   1b428:	bl	280a4 <ftello64@plt+0x16a64>
   1b42c:	subs	r4, r0, #0
   1b430:	beq	1b56c <ftello64@plt+0x9f2c>
   1b434:	add	r7, r4, #4
   1b438:	mov	r1, sl
   1b43c:	mov	r0, r7
   1b440:	bl	1ae90 <ftello64@plt+0x9850>
   1b444:	cmp	r0, #0
   1b448:	bne	1b564 <ftello64@plt+0x9f24>
   1b44c:	ldr	r5, [sl, #4]
   1b450:	str	r7, [r4, #40]	; 0x28
   1b454:	cmp	r5, #0
   1b458:	ble	1b504 <ftello64@plt+0x9ec4>
   1b45c:	ldr	r1, [sl, #8]
   1b460:	mov	sl, #65280	; 0xff00
   1b464:	movt	sl, #3
   1b468:	ldr	r7, [r8]
   1b46c:	add	r5, r1, r5, lsl #2
   1b470:	b	1b4b4 <ftello64@plt+0x9e74>
   1b474:	ldrb	r2, [r4, #52]	; 0x34
   1b478:	cmp	r0, #2
   1b47c:	ldrb	lr, [r3, #6]
   1b480:	ubfx	ip, r2, #5, #1
   1b484:	ubfx	lr, lr, #4, #1
   1b488:	orr	ip, ip, lr
   1b48c:	bfi	r2, ip, #5, #1
   1b490:	strb	r2, [r4, #52]	; 0x34
   1b494:	beq	1b53c <ftello64@plt+0x9efc>
   1b498:	cmp	r0, #4
   1b49c:	bne	1b54c <ftello64@plt+0x9f0c>
   1b4a0:	ldrb	r3, [r4, #52]	; 0x34
   1b4a4:	orr	r3, r3, #64	; 0x40
   1b4a8:	strb	r3, [r4, #52]	; 0x34
   1b4ac:	cmp	r5, r1
   1b4b0:	beq	1b504 <ftello64@plt+0x9ec4>
   1b4b4:	ldr	r3, [r1], #4
   1b4b8:	add	r3, r7, r3, lsl #3
   1b4bc:	ldrb	r0, [r3, #4]
   1b4c0:	cmp	r0, #1
   1b4c4:	bne	1b474 <ftello64@plt+0x9e34>
   1b4c8:	ldr	r2, [r3, #4]
   1b4cc:	tst	sl, r2
   1b4d0:	beq	1b4ac <ftello64@plt+0x9e6c>
   1b4d4:	ldrb	r2, [r3, #6]
   1b4d8:	ldrb	r3, [r4, #52]	; 0x34
   1b4dc:	ubfx	r0, r2, #4, #1
   1b4e0:	ubfx	r2, r3, #5, #1
   1b4e4:	orr	r2, r2, r0
   1b4e8:	bfi	r3, r2, #5, #1
   1b4ec:	strb	r3, [r4, #52]	; 0x34
   1b4f0:	ldrb	r3, [r4, #52]	; 0x34
   1b4f4:	cmp	r5, r1
   1b4f8:	orr	r3, r3, #128	; 0x80
   1b4fc:	strb	r3, [r4, #52]	; 0x34
   1b500:	bne	1b4b4 <ftello64@plt+0x9e74>
   1b504:	mov	r2, r6
   1b508:	mov	r0, r8
   1b50c:	mov	r1, r4
   1b510:	bl	18bf4 <ftello64@plt+0x75b4>
   1b514:	cmp	r0, #0
   1b518:	bne	1b584 <ftello64@plt+0x9f44>
   1b51c:	mov	r0, r4
   1b520:	add	sp, sp, #4
   1b524:	ldrd	r4, [sp]
   1b528:	ldrd	r6, [sp, #8]
   1b52c:	ldrd	r8, [sp, #16]
   1b530:	ldrd	sl, [sp, #24]
   1b534:	add	sp, sp, #32
   1b538:	pop	{pc}		; (ldr pc, [sp], #4)
   1b53c:	uxtb	r3, r2
   1b540:	orr	r3, r3, #16
   1b544:	strb	r3, [r4, #52]	; 0x34
   1b548:	b	1b4ac <ftello64@plt+0x9e6c>
   1b54c:	cmp	r0, #12
   1b550:	beq	1b4f0 <ftello64@plt+0x9eb0>
   1b554:	ldr	r3, [r3, #4]
   1b558:	tst	sl, r3
   1b55c:	beq	1b4ac <ftello64@plt+0x9e6c>
   1b560:	b	1b4f0 <ftello64@plt+0x9eb0>
   1b564:	mov	r0, r4
   1b568:	bl	1500c <ftello64@plt+0x39cc>
   1b56c:	mov	r3, #12
   1b570:	mov	r4, #0
   1b574:	str	r3, [r9]
   1b578:	b	1b51c <ftello64@plt+0x9edc>
   1b57c:	mov	r4, r6
   1b580:	b	1b51c <ftello64@plt+0x9edc>
   1b584:	mov	r0, r4
   1b588:	bl	1993c <ftello64@plt+0x82fc>
   1b58c:	b	1b56c <ftello64@plt+0x9f2c>
   1b590:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1b594:	strd	r6, [sp, #8]
   1b598:	subs	r7, r3, #0
   1b59c:	subgt	r4, r1, #4
   1b5a0:	subgt	r6, r2, #4
   1b5a4:	str	r8, [sp, #16]
   1b5a8:	movgt	r5, #0
   1b5ac:	movgt	r8, r0
   1b5b0:	str	lr, [sp, #20]
   1b5b4:	sub	sp, sp, #16
   1b5b8:	bgt	1b5e8 <ftello64@plt+0x9fa8>
   1b5bc:	b	1b64c <ftello64@plt+0xa00c>
   1b5c0:	bl	1b36c <ftello64@plt+0x9d2c>
   1b5c4:	str	r0, [r4]
   1b5c8:	ldr	r0, [sp, #12]
   1b5cc:	bl	1500c <ftello64@plt+0x39cc>
   1b5d0:	ldr	r3, [sp]
   1b5d4:	cmp	r3, #0
   1b5d8:	bne	1b630 <ftello64@plt+0x9ff0>
   1b5dc:	add	r5, r5, #1
   1b5e0:	cmp	r7, r5
   1b5e4:	beq	1b64c <ftello64@plt+0xa00c>
   1b5e8:	ldr	r1, [r4, #4]!
   1b5ec:	ldr	ip, [r6, #4]!
   1b5f0:	cmp	r1, #0
   1b5f4:	streq	ip, [r4]
   1b5f8:	beq	1b5dc <ftello64@plt+0x9f9c>
   1b5fc:	cmp	ip, #0
   1b600:	add	r2, ip, #4
   1b604:	add	r1, r1, #4
   1b608:	add	r0, sp, #4
   1b60c:	beq	1b5dc <ftello64@plt+0x9f9c>
   1b610:	bl	1af18 <ftello64@plt+0x98d8>
   1b614:	mov	r3, r0
   1b618:	add	r2, sp, #4
   1b61c:	cmp	r3, #0
   1b620:	mov	r1, r8
   1b624:	mov	r0, sp
   1b628:	str	r3, [sp]
   1b62c:	beq	1b5c0 <ftello64@plt+0x9f80>
   1b630:	mov	r0, r3
   1b634:	add	sp, sp, #16
   1b638:	ldrd	r4, [sp]
   1b63c:	ldrd	r6, [sp, #8]
   1b640:	ldr	r8, [sp, #16]
   1b644:	add	sp, sp, #20
   1b648:	pop	{pc}		; (ldr pc, [sp], #4)
   1b64c:	mov	r3, #0
   1b650:	b	1b630 <ftello64@plt+0x9ff0>
   1b654:	ldrb	r2, [r1, #24]
   1b658:	cmp	r2, #16
   1b65c:	bne	1b67c <ftello64@plt+0xa03c>
   1b660:	ldr	r3, [r1, #4]
   1b664:	mov	r0, #0
   1b668:	ldr	r2, [r3, #12]
   1b66c:	ldr	r3, [r3, #28]
   1b670:	str	r2, [r1, #12]
   1b674:	str	r3, [r1, #28]
   1b678:	bx	lr
   1b67c:	strd	r4, [sp, #-16]!
   1b680:	mov	r4, r1
   1b684:	add	r3, r1, #20
   1b688:	ldm	r3, {r1, r2}
   1b68c:	mov	r5, r0
   1b690:	str	r6, [sp, #8]
   1b694:	str	lr, [sp, #12]
   1b698:	str	r4, [r4, #12]
   1b69c:	bl	196d0 <ftello64@plt+0x8090>
   1b6a0:	cmn	r0, #1
   1b6a4:	mov	r3, r0
   1b6a8:	str	r0, [r4, #28]
   1b6ac:	beq	1b6ec <ftello64@plt+0xa0ac>
   1b6b0:	ldrb	r2, [r4, #24]
   1b6b4:	cmp	r2, #12
   1b6b8:	movne	r0, #0
   1b6bc:	bne	1b6dc <ftello64@plt+0xa09c>
   1b6c0:	ldr	r2, [r5]
   1b6c4:	mov	r0, #0
   1b6c8:	ldr	r1, [r4, #20]
   1b6cc:	add	r3, r2, r3, lsl #3
   1b6d0:	ldr	r2, [r3, #4]
   1b6d4:	bfi	r2, r1, #8, #10
   1b6d8:	str	r2, [r3, #4]
   1b6dc:	ldrd	r4, [sp]
   1b6e0:	ldr	r6, [sp, #8]
   1b6e4:	add	sp, sp, #12
   1b6e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b6ec:	mov	r0, #12
   1b6f0:	b	1b6dc <ftello64@plt+0xa09c>
   1b6f4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1b6f8:	strd	r6, [sp, #8]
   1b6fc:	mov	r6, r0
   1b700:	ldr	r0, [r0]
   1b704:	str	r8, [sp, #16]
   1b708:	str	lr, [sp, #20]
   1b70c:	cmp	r0, #0
   1b710:	beq	1b744 <ftello64@plt+0xa104>
   1b714:	ldr	r3, [r6, #8]
   1b718:	cmp	r3, #0
   1b71c:	beq	1b744 <ftello64@plt+0xa104>
   1b720:	mov	r4, #0
   1b724:	b	1b72c <ftello64@plt+0xa0ec>
   1b728:	ldr	r0, [r6]
   1b72c:	add	r0, r0, r4, lsl #3
   1b730:	add	r4, r4, #1
   1b734:	bl	1967c <ftello64@plt+0x803c>
   1b738:	ldr	r3, [r6, #8]
   1b73c:	cmp	r3, r4
   1b740:	bhi	1b728 <ftello64@plt+0xa0e8>
   1b744:	ldr	r0, [r6, #12]
   1b748:	bl	1500c <ftello64@plt+0x39cc>
   1b74c:	ldr	r3, [r6, #8]
   1b750:	cmp	r3, #0
   1b754:	movne	r4, #0
   1b758:	movne	r5, r4
   1b75c:	beq	1b7bc <ftello64@plt+0xa17c>
   1b760:	ldr	r3, [r6, #24]
   1b764:	add	r5, r5, #1
   1b768:	cmp	r3, #0
   1b76c:	add	r2, r3, r4
   1b770:	beq	1b77c <ftello64@plt+0xa13c>
   1b774:	ldr	r0, [r2, #8]
   1b778:	bl	1500c <ftello64@plt+0x39cc>
   1b77c:	ldr	r3, [r6, #28]
   1b780:	cmp	r3, #0
   1b784:	add	r2, r3, r4
   1b788:	beq	1b794 <ftello64@plt+0xa154>
   1b78c:	ldr	r0, [r2, #8]
   1b790:	bl	1500c <ftello64@plt+0x39cc>
   1b794:	ldr	r3, [r6, #20]
   1b798:	cmp	r3, #0
   1b79c:	add	r2, r3, r4
   1b7a0:	beq	1b7ac <ftello64@plt+0xa16c>
   1b7a4:	ldr	r0, [r2, #8]
   1b7a8:	bl	1500c <ftello64@plt+0x39cc>
   1b7ac:	ldr	r3, [r6, #8]
   1b7b0:	add	r4, r4, #12
   1b7b4:	cmp	r3, r5
   1b7b8:	bhi	1b760 <ftello64@plt+0xa120>
   1b7bc:	ldr	r0, [r6, #20]
   1b7c0:	bl	1500c <ftello64@plt+0x39cc>
   1b7c4:	ldr	r0, [r6, #24]
   1b7c8:	bl	1500c <ftello64@plt+0x39cc>
   1b7cc:	ldr	r0, [r6, #28]
   1b7d0:	bl	1500c <ftello64@plt+0x39cc>
   1b7d4:	ldr	r0, [r6]
   1b7d8:	bl	1500c <ftello64@plt+0x39cc>
   1b7dc:	ldr	r0, [r6, #32]
   1b7e0:	cmp	r0, #0
   1b7e4:	movne	r7, #0
   1b7e8:	beq	1b844 <ftello64@plt+0xa204>
   1b7ec:	add	r5, r7, r7, lsl #1
   1b7f0:	ldr	r3, [r0, r5, lsl #2]
   1b7f4:	add	r5, r0, r5, lsl #2
   1b7f8:	cmp	r3, #0
   1b7fc:	movgt	r4, #0
   1b800:	ble	1b820 <ftello64@plt+0xa1e0>
   1b804:	ldr	r3, [r5, #8]
   1b808:	ldr	r0, [r3, r4, lsl #2]
   1b80c:	add	r4, r4, #1
   1b810:	bl	1993c <ftello64@plt+0x82fc>
   1b814:	ldr	r3, [r5]
   1b818:	cmp	r4, r3
   1b81c:	blt	1b804 <ftello64@plt+0xa1c4>
   1b820:	ldr	r0, [r5, #8]
   1b824:	add	r7, r7, #1
   1b828:	bl	1500c <ftello64@plt+0x39cc>
   1b82c:	ldr	r3, [r6, #68]	; 0x44
   1b830:	cmp	r3, r7
   1b834:	bcc	1b840 <ftello64@plt+0xa200>
   1b838:	ldr	r0, [r6, #32]
   1b83c:	b	1b7ec <ftello64@plt+0xa1ac>
   1b840:	ldr	r0, [r6, #32]
   1b844:	bl	1500c <ftello64@plt+0x39cc>
   1b848:	ldr	r0, [r6, #60]	; 0x3c
   1b84c:	movw	r3, #46588	; 0xb5fc
   1b850:	movt	r3, #2
   1b854:	cmp	r0, r3
   1b858:	beq	1b860 <ftello64@plt+0xa220>
   1b85c:	bl	1500c <ftello64@plt+0x39cc>
   1b860:	ldr	r0, [r6, #132]	; 0x84
   1b864:	bl	1500c <ftello64@plt+0x39cc>
   1b868:	mov	r0, r6
   1b86c:	ldrd	r4, [sp]
   1b870:	ldrd	r6, [sp, #8]
   1b874:	ldr	r8, [sp, #16]
   1b878:	ldr	lr, [sp, #20]
   1b87c:	add	sp, sp, #24
   1b880:	b	1500c <ftello64@plt+0x39cc>
   1b884:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1b888:	mov	r5, #0
   1b88c:	strd	r6, [sp, #8]
   1b890:	ldr	r7, [r0, #28]
   1b894:	strd	r8, [sp, #16]
   1b898:	strd	sl, [sp, #24]
   1b89c:	mov	sl, r1
   1b8a0:	add	r1, r1, r1, lsl #1
   1b8a4:	str	lr, [sp, #32]
   1b8a8:	sub	sp, sp, #44	; 0x2c
   1b8ac:	add	r7, r7, r1, lsl #2
   1b8b0:	str	r2, [sp, #12]
   1b8b4:	str	r5, [sp, #28]
   1b8b8:	str	r5, [sp, #32]
   1b8bc:	str	r5, [sp, #36]	; 0x24
   1b8c0:	ldr	r6, [r7, #4]
   1b8c4:	str	r3, [sp, #20]
   1b8c8:	cmp	r6, r5
   1b8cc:	ble	1bab4 <ftello64@plt+0xa474>
   1b8d0:	add	r3, r7, #8
   1b8d4:	mov	r9, r0
   1b8d8:	str	r3, [sp, #8]
   1b8dc:	add	r3, r2, #8
   1b8e0:	str	r3, [sp, #16]
   1b8e4:	b	1b938 <ftello64@plt+0xa2f8>
   1b8e8:	cmp	r0, #0
   1b8ec:	bne	1b9c0 <ftello64@plt+0xa380>
   1b8f0:	mov	r2, r3
   1b8f4:	ldr	r3, [sp, #12]
   1b8f8:	ldr	r1, [sp, #16]
   1b8fc:	ldr	r0, [r3, #4]
   1b900:	bl	1a268 <ftello64@plt+0x8c28>
   1b904:	cmp	r0, #0
   1b908:	beq	1b9c0 <ftello64@plt+0xa380>
   1b90c:	ldr	r2, [r9, #28]
   1b910:	add	r0, sp, #28
   1b914:	ldr	r1, [sp, #20]
   1b918:	add	r2, r2, r4
   1b91c:	bl	1a7ec <ftello64@plt+0x91ac>
   1b920:	cmp	r0, #0
   1b924:	bne	1baa4 <ftello64@plt+0xa464>
   1b928:	ldr	r6, [r7, #4]
   1b92c:	add	r5, r5, #1
   1b930:	cmp	r6, r5
   1b934:	ble	1b9f0 <ftello64@plt+0xa3b0>
   1b938:	ldr	r3, [r7, #8]
   1b93c:	ldr	r4, [r3, r5, lsl #2]
   1b940:	cmp	sl, r4
   1b944:	beq	1b92c <ftello64@plt+0xa2ec>
   1b948:	ldr	r3, [r9]
   1b94c:	add	r3, r3, r4, lsl #3
   1b950:	ldrb	r3, [r3, #4]
   1b954:	tst	r3, #8
   1b958:	beq	1b92c <ftello64@plt+0xa2ec>
   1b95c:	ldr	r8, [r9, #20]
   1b960:	add	r4, r4, r4, lsl #1
   1b964:	mov	r0, r6
   1b968:	lsl	r4, r4, #2
   1b96c:	ldr	r1, [sp, #8]
   1b970:	add	r8, r8, r4
   1b974:	ldr	fp, [r8, #8]
   1b978:	ldr	r3, [fp]
   1b97c:	mov	r2, r3
   1b980:	str	r3, [sp, #4]
   1b984:	bl	1a268 <ftello64@plt+0x8c28>
   1b988:	ldr	r2, [r8, #4]
   1b98c:	ldr	r3, [sp, #4]
   1b990:	cmp	r2, #1
   1b994:	bgt	1b8e8 <ftello64@plt+0xa2a8>
   1b998:	cmp	r0, #0
   1b99c:	moveq	r2, r3
   1b9a0:	bne	1b92c <ftello64@plt+0xa2ec>
   1b9a4:	ldr	r3, [sp, #12]
   1b9a8:	ldr	r1, [sp, #16]
   1b9ac:	ldr	r0, [r3, #4]
   1b9b0:	bl	1a268 <ftello64@plt+0x8c28>
   1b9b4:	cmp	r0, #0
   1b9b8:	beq	1b92c <ftello64@plt+0xa2ec>
   1b9bc:	b	1b90c <ftello64@plt+0xa2cc>
   1b9c0:	ldr	r8, [fp, #4]
   1b9c4:	cmp	r8, #0
   1b9c8:	ble	1b92c <ftello64@plt+0xa2ec>
   1b9cc:	mov	r2, r8
   1b9d0:	mov	r0, r6
   1b9d4:	ldr	r1, [sp, #8]
   1b9d8:	bl	1a268 <ftello64@plt+0x8c28>
   1b9dc:	cmp	r0, #0
   1b9e0:	beq	1b9a4 <ftello64@plt+0xa364>
   1b9e4:	add	r5, r5, #1
   1b9e8:	cmp	r6, r5
   1b9ec:	bgt	1b938 <ftello64@plt+0xa2f8>
   1b9f0:	cmp	r6, #0
   1b9f4:	ble	1ba78 <ftello64@plt+0xa438>
   1b9f8:	ldr	sl, [sp, #12]
   1b9fc:	mov	r4, #0
   1ba00:	add	r8, sl, #8
   1ba04:	add	r9, sl, #4
   1ba08:	ldr	r3, [r7, #8]
   1ba0c:	add	r1, sp, #36	; 0x24
   1ba10:	ldr	r0, [sp, #32]
   1ba14:	ldr	r5, [r3, r4, lsl #2]
   1ba18:	add	r4, r4, #1
   1ba1c:	mov	r2, r5
   1ba20:	bl	1a268 <ftello64@plt+0x8c28>
   1ba24:	cmp	r0, #0
   1ba28:	mov	r1, r8
   1ba2c:	bne	1ba70 <ftello64@plt+0xa430>
   1ba30:	ldr	r5, [sl, #4]
   1ba34:	mov	r0, r5
   1ba38:	bl	1a268 <ftello64@plt+0x8c28>
   1ba3c:	sub	r3, r0, #1
   1ba40:	sub	ip, r5, #1
   1ba44:	cmp	r3, r5
   1ba48:	mov	r2, r3
   1ba4c:	movlt	r5, #0
   1ba50:	movge	r5, #1
   1ba54:	orrs	r3, r5, r3, lsr #31
   1ba58:	mov	r1, r8
   1ba5c:	mov	r0, r9
   1ba60:	bne	1ba70 <ftello64@plt+0xa430>
   1ba64:	str	ip, [sl, #4]
   1ba68:	bl	1a408 <ftello64@plt+0x8dc8>
   1ba6c:	ldr	r6, [r7, #4]
   1ba70:	cmp	r6, r4
   1ba74:	bgt	1ba08 <ftello64@plt+0xa3c8>
   1ba78:	ldr	r0, [sp, #36]	; 0x24
   1ba7c:	mov	r4, #0
   1ba80:	bl	1500c <ftello64@plt+0x39cc>
   1ba84:	mov	r0, r4
   1ba88:	add	sp, sp, #44	; 0x2c
   1ba8c:	ldrd	r4, [sp]
   1ba90:	ldrd	r6, [sp, #8]
   1ba94:	ldrd	r8, [sp, #16]
   1ba98:	ldrd	sl, [sp, #24]
   1ba9c:	add	sp, sp, #32
   1baa0:	pop	{pc}		; (ldr pc, [sp], #4)
   1baa4:	mov	r4, r0
   1baa8:	ldr	r0, [sp, #36]	; 0x24
   1baac:	bl	1500c <ftello64@plt+0x39cc>
   1bab0:	b	1ba84 <ftello64@plt+0xa444>
   1bab4:	mov	r0, r5
   1bab8:	b	1ba7c <ftello64@plt+0xa43c>
   1babc:	ldr	r3, [r0]
   1bac0:	strd	r4, [sp, #-16]!
   1bac4:	mov	r5, r0
   1bac8:	str	r6, [sp, #8]
   1bacc:	str	lr, [sp, #12]
   1bad0:	cmp	r3, #0
   1bad4:	ble	1bb14 <ftello64@plt+0xa4d4>
   1bad8:	mov	r4, #0
   1badc:	mov	r6, r4
   1bae0:	ldr	r3, [r5, #8]
   1bae4:	add	r6, r6, #1
   1bae8:	add	r3, r3, r4
   1baec:	ldr	r0, [r3, #20]
   1baf0:	bl	1500c <ftello64@plt+0x39cc>
   1baf4:	ldr	r3, [r5, #8]
   1baf8:	add	r3, r3, r4
   1bafc:	add	r4, r4, #24
   1bb00:	ldr	r0, [r3, #8]
   1bb04:	bl	1500c <ftello64@plt+0x39cc>
   1bb08:	ldr	r3, [r5]
   1bb0c:	cmp	r6, r3
   1bb10:	blt	1bae0 <ftello64@plt+0xa4a0>
   1bb14:	ldr	r0, [r5, #8]
   1bb18:	ldrd	r4, [sp]
   1bb1c:	ldr	r6, [sp, #8]
   1bb20:	ldr	lr, [sp, #12]
   1bb24:	add	sp, sp, #16
   1bb28:	b	1500c <ftello64@plt+0x39cc>
   1bb2c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1bb30:	strd	r6, [sp, #8]
   1bb34:	subs	r6, r1, #0
   1bb38:	str	r8, [sp, #16]
   1bb3c:	str	lr, [sp, #20]
   1bb40:	beq	1bc34 <ftello64@plt+0xa5f4>
   1bb44:	ldr	r2, [r6, #4]
   1bb48:	cmp	r2, #0
   1bb4c:	mov	ip, r2
   1bb50:	beq	1bc34 <ftello64@plt+0xa5f4>
   1bb54:	ldm	r0, {r1, r3}
   1bb58:	mov	r5, r0
   1bb5c:	add	r4, r3, r2, lsl #1
   1bb60:	cmp	r1, r4
   1bb64:	blt	1bc70 <ftello64@plt+0xa630>
   1bb68:	cmp	r3, #0
   1bb6c:	beq	1bcb0 <ftello64@plt+0xa670>
   1bb70:	sub	r2, r2, #1
   1bb74:	sub	r3, r3, #1
   1bb78:	mvn	r7, r2
   1bb7c:	mvn	lr, r3
   1bb80:	tst	r7, lr
   1bb84:	bpl	1bbc4 <ftello64@plt+0xa584>
   1bb88:	ldr	r1, [r5, #8]
   1bb8c:	ldr	r0, [r6, #8]
   1bb90:	ldr	ip, [r1, r3, lsl #2]
   1bb94:	ldr	r0, [r0, r2, lsl #2]
   1bb98:	cmp	ip, r0
   1bb9c:	beq	1bb70 <ftello64@plt+0xa530>
   1bba0:	subge	r3, r3, #1
   1bba4:	mvnge	lr, r3
   1bba8:	bge	1bb80 <ftello64@plt+0xa540>
   1bbac:	sub	r2, r2, #1
   1bbb0:	sub	r4, r4, #1
   1bbb4:	mvn	r7, r2
   1bbb8:	tst	r7, lr
   1bbbc:	str	r0, [r1, r4, lsl #2]
   1bbc0:	bmi	1bb88 <ftello64@plt+0xa548>
   1bbc4:	cmp	r2, #0
   1bbc8:	blt	1bbe8 <ftello64@plt+0xa5a8>
   1bbcc:	ldr	r0, [r5, #8]
   1bbd0:	add	r2, r2, #1
   1bbd4:	sub	r4, r4, r2
   1bbd8:	lsl	r2, r2, #2
   1bbdc:	ldr	r1, [r6, #8]
   1bbe0:	add	r0, r0, r4, lsl #2
   1bbe4:	bl	1131c <memcpy@plt>
   1bbe8:	ldr	r3, [r5, #4]
   1bbec:	ldr	r0, [r6, #4]
   1bbf0:	add	r0, r3, r0, lsl #1
   1bbf4:	subs	r2, r0, r4
   1bbf8:	sub	r0, r0, #1
   1bbfc:	beq	1bc34 <ftello64@plt+0xa5f4>
   1bc00:	ldr	r1, [r5, #8]
   1bc04:	add	ip, r3, r2
   1bc08:	sub	r3, r3, #1
   1bc0c:	str	ip, [r5, #4]
   1bc10:	ldr	lr, [r1, r0, lsl #2]
   1bc14:	add	r5, r3, r2
   1bc18:	ldr	ip, [r1, r3, lsl #2]
   1bc1c:	cmp	lr, ip
   1bc20:	ble	1bc4c <ftello64@plt+0xa60c>
   1bc24:	subs	r2, r2, #1
   1bc28:	sub	r0, r0, #1
   1bc2c:	str	lr, [r1, r5, lsl #2]
   1bc30:	bne	1bc10 <ftello64@plt+0xa5d0>
   1bc34:	mov	r0, #0
   1bc38:	ldrd	r4, [sp]
   1bc3c:	ldrd	r6, [sp, #8]
   1bc40:	ldr	r8, [sp, #16]
   1bc44:	add	sp, sp, #20
   1bc48:	pop	{pc}		; (ldr pc, [sp], #4)
   1bc4c:	subs	r3, r3, #1
   1bc50:	str	ip, [r1, r5, lsl #2]
   1bc54:	bpl	1bc10 <ftello64@plt+0xa5d0>
   1bc58:	mov	r0, r1
   1bc5c:	lsl	r2, r2, #2
   1bc60:	add	r1, r1, r4, lsl #2
   1bc64:	bl	1131c <memcpy@plt>
   1bc68:	mov	r0, #0
   1bc6c:	b	1bc38 <ftello64@plt+0xa5f8>
   1bc70:	add	r2, r2, r1
   1bc74:	ldr	r0, [r0, #8]
   1bc78:	lsl	r1, r2, #3
   1bc7c:	lsl	r4, r2, #1
   1bc80:	bl	28154 <ftello64@plt+0x16b14>
   1bc84:	cmp	r0, #0
   1bc88:	beq	1bccc <ftello64@plt+0xa68c>
   1bc8c:	ldr	r3, [r5, #4]
   1bc90:	str	r4, [r5]
   1bc94:	str	r0, [r5, #8]
   1bc98:	cmp	r3, #0
   1bc9c:	ldreq	ip, [r6, #4]
   1bca0:	beq	1bcb4 <ftello64@plt+0xa674>
   1bca4:	ldr	r2, [r6, #4]
   1bca8:	add	r4, r3, r2, lsl #1
   1bcac:	b	1bb70 <ftello64@plt+0xa530>
   1bcb0:	ldr	r0, [r0, #8]
   1bcb4:	ldr	r1, [r6, #8]
   1bcb8:	str	ip, [r5, #4]
   1bcbc:	ldr	r2, [r6, #4]
   1bcc0:	lsl	r2, r2, #2
   1bcc4:	bl	1131c <memcpy@plt>
   1bcc8:	b	1bc34 <ftello64@plt+0xa5f4>
   1bccc:	mov	r0, #12
   1bcd0:	b	1bc38 <ftello64@plt+0xa5f8>
   1bcd4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1bcd8:	mov	r4, r2
   1bcdc:	mov	r5, r1
   1bce0:	ldr	r2, [r1, #20]
   1bce4:	mov	r1, #0
   1bce8:	strd	r6, [sp, #8]
   1bcec:	add	r7, r4, r4, lsl #1
   1bcf0:	strd	r8, [sp, #16]
   1bcf4:	mov	r8, r0
   1bcf8:	lsl	r7, r7, #2
   1bcfc:	strd	sl, [sp, #24]
   1bd00:	mov	sl, r3
   1bd04:	str	lr, [sp, #32]
   1bd08:	sub	sp, sp, #36	; 0x24
   1bd0c:	add	r2, r2, r7
   1bd10:	ldr	r3, [r2, #4]
   1bd14:	str	r1, [sp, #12]
   1bd18:	add	r3, r3, #1
   1bd1c:	lsl	r0, r3, #2
   1bd20:	str	r3, [sp, #8]
   1bd24:	bl	28118 <ftello64@plt+0x16ad8>
   1bd28:	cmp	r0, #0
   1bd2c:	str	r0, [sp, #16]
   1bd30:	beq	1bf20 <ftello64@plt+0xa8e0>
   1bd34:	ldr	lr, [r5]
   1bd38:	lsl	r6, r4, #3
   1bd3c:	mov	r3, #65280	; 0xff00
   1bd40:	movt	r3, #3
   1bd44:	mvn	r9, #0
   1bd48:	ldr	r2, [sp, #12]
   1bd4c:	ldr	r1, [r5, #24]
   1bd50:	add	ip, lr, r6
   1bd54:	str	r4, [r0, r2, lsl #2]
   1bd58:	add	r2, r2, #1
   1bd5c:	ldr	fp, [ip, #4]
   1bd60:	add	r0, r1, r7
   1bd64:	str	r2, [sp, #12]
   1bd68:	str	r9, [r0, #4]
   1bd6c:	and	r3, r3, fp
   1bd70:	cmp	r3, #0
   1bd74:	beq	1bda4 <ftello64@plt+0xa764>
   1bd78:	ldr	r3, [r5, #20]
   1bd7c:	add	r3, r3, r7
   1bd80:	ldr	r2, [r3, #4]
   1bd84:	cmp	r2, #0
   1bd88:	beq	1be70 <ftello64@plt+0xa830>
   1bd8c:	ldr	r3, [r3, #8]
   1bd90:	ldr	r3, [r3]
   1bd94:	add	lr, lr, r3, lsl #3
   1bd98:	ldrb	r3, [lr, #6]
   1bd9c:	tst	r3, #4
   1bda0:	beq	1beec <ftello64@plt+0xa8ac>
   1bda4:	ldrb	r3, [ip, #4]
   1bda8:	tst	r3, #8
   1bdac:	beq	1be6c <ftello64@plt+0xa82c>
   1bdb0:	ldr	ip, [r5, #20]
   1bdb4:	add	r3, ip, r7
   1bdb8:	ldr	r2, [r3, #4]
   1bdbc:	cmp	r2, #0
   1bdc0:	movgt	r9, #0
   1bdc4:	movgt	r6, r9
   1bdc8:	bgt	1be20 <ftello64@plt+0xa7e0>
   1bdcc:	b	1be6c <ftello64@plt+0xa82c>
   1bdd0:	ldrd	r2, [r0]
   1bdd4:	strd	r2, [sp, #20]
   1bdd8:	ldr	r3, [r0, #8]
   1bddc:	str	r3, [fp, #8]
   1bde0:	mov	r1, fp
   1bde4:	add	r0, sp, #8
   1bde8:	bl	1bb2c <ftello64@plt+0xa4ec>
   1bdec:	cmp	r0, #0
   1bdf0:	bne	1be98 <ftello64@plt+0xa858>
   1bdf4:	ldr	r1, [r5, #24]
   1bdf8:	add	r4, r1, r4
   1bdfc:	ldr	r3, [r4, #4]
   1be00:	cmp	r3, #0
   1be04:	beq	1beb4 <ftello64@plt+0xa874>
   1be08:	ldr	ip, [r5, #20]
   1be0c:	add	r3, ip, r7
   1be10:	add	r6, r6, #1
   1be14:	ldr	r2, [r3, #4]
   1be18:	cmp	r2, r6
   1be1c:	ble	1becc <ftello64@plt+0xa88c>
   1be20:	ldr	r3, [r3, #8]
   1be24:	add	fp, sp, #20
   1be28:	ldr	r2, [r3, r6, lsl #2]
   1be2c:	add	r4, r2, r2, lsl #1
   1be30:	lsl	r4, r4, #2
   1be34:	add	r0, r1, r4
   1be38:	ldr	r3, [r0, #4]
   1be3c:	cmn	r3, #1
   1be40:	moveq	r9, #1
   1be44:	beq	1be0c <ftello64@plt+0xa7cc>
   1be48:	cmp	r3, #0
   1be4c:	bne	1bdd0 <ftello64@plt+0xa790>
   1be50:	add	fp, sp, #20
   1be54:	mov	r1, r5
   1be58:	mov	r0, fp
   1be5c:	bl	1bcd4 <ftello64@plt+0xa694>
   1be60:	cmp	r0, #0
   1be64:	beq	1bde0 <ftello64@plt+0xa7a0>
   1be68:	b	1be98 <ftello64@plt+0xa858>
   1be6c:	add	r0, r1, r7
   1be70:	ldrd	r2, [sp, #8]
   1be74:	add	ip, sp, #8
   1be78:	strd	r2, [r1, r7]
   1be7c:	ldr	r3, [sp, #16]
   1be80:	str	r3, [r0, #8]
   1be84:	ldr	r1, [ip, #8]
   1be88:	mov	r0, #0
   1be8c:	ldrd	r2, [sp, #8]
   1be90:	strd	r2, [r8]
   1be94:	str	r1, [r8, #8]
   1be98:	add	sp, sp, #36	; 0x24
   1be9c:	ldrd	r4, [sp]
   1bea0:	ldrd	r6, [sp, #8]
   1bea4:	ldrd	r8, [sp, #16]
   1bea8:	ldrd	sl, [sp, #24]
   1beac:	add	sp, sp, #32
   1beb0:	pop	{pc}		; (ldr pc, [sp], #4)
   1beb4:	ldr	r0, [sp, #28]
   1beb8:	mov	r9, #1
   1bebc:	bl	1500c <ftello64@plt+0x39cc>
   1bec0:	ldr	ip, [r5, #20]
   1bec4:	ldr	r1, [r5, #24]
   1bec8:	b	1be0c <ftello64@plt+0xa7cc>
   1becc:	eor	sl, sl, #1
   1bed0:	add	r0, r1, r7
   1bed4:	tst	r9, sl
   1bed8:	beq	1be70 <ftello64@plt+0xa830>
   1bedc:	mov	r3, #0
   1bee0:	add	ip, sp, #8
   1bee4:	str	r3, [r0, #4]
   1bee8:	b	1be84 <ftello64@plt+0xa844>
   1beec:	ubfx	fp, fp, #8, #10
   1bef0:	mov	r3, r4
   1bef4:	mov	r2, r4
   1bef8:	mov	r1, r4
   1befc:	mov	r0, r5
   1bf00:	str	fp, [sp]
   1bf04:	bl	19dd8 <ftello64@plt+0x8798>
   1bf08:	cmp	r0, #0
   1bf0c:	bne	1be98 <ftello64@plt+0xa858>
   1bf10:	ldr	ip, [r5]
   1bf14:	ldr	r1, [r5, #24]
   1bf18:	add	ip, ip, r6
   1bf1c:	b	1bda4 <ftello64@plt+0xa764>
   1bf20:	mov	r0, #12
   1bf24:	b	1be98 <ftello64@plt+0xa858>
   1bf28:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1bf2c:	mov	r5, r2
   1bf30:	mov	r4, r3
   1bf34:	strd	r6, [sp, #8]
   1bf38:	mov	r6, #0
   1bf3c:	mov	r7, r0
   1bf40:	strd	r8, [sp, #16]
   1bf44:	mov	r8, r1
   1bf48:	ldr	r1, [r1, #4]
   1bf4c:	strd	sl, [sp, #24]
   1bf50:	str	lr, [sp, #32]
   1bf54:	sub	sp, sp, #28
   1bf58:	lsl	r0, r1, #2
   1bf5c:	str	r1, [sp, #12]
   1bf60:	str	r6, [sp, #16]
   1bf64:	bl	28118 <ftello64@plt+0x16ad8>
   1bf68:	cmp	r0, r6
   1bf6c:	str	r0, [sp, #20]
   1bf70:	beq	1c070 <ftello64@plt+0xaa30>
   1bf74:	ldr	r3, [r8, #4]
   1bf78:	add	r9, sp, #12
   1bf7c:	cmp	r3, r6
   1bf80:	ble	1c018 <ftello64@plt+0xa9d8>
   1bf84:	ldr	r3, [r8, #8]
   1bf88:	ldr	r1, [r7, #24]
   1bf8c:	ldr	r2, [r3, r6, lsl #2]
   1bf90:	add	r3, r2, r2, lsl #1
   1bf94:	add	r1, r1, r3, lsl #2
   1bf98:	ldr	fp, [r1, #4]
   1bf9c:	cmp	fp, #0
   1bfa0:	ble	1c038 <ftello64@plt+0xa9f8>
   1bfa4:	ldr	ip, [r1, #8]
   1bfa8:	mov	r3, #0
   1bfac:	ldr	sl, [r7]
   1bfb0:	sub	ip, ip, #4
   1bfb4:	b	1bfc0 <ftello64@plt+0xa980>
   1bfb8:	cmp	fp, r3
   1bfbc:	beq	1c038 <ftello64@plt+0xa9f8>
   1bfc0:	ldr	r0, [ip, #4]!
   1bfc4:	add	r3, r3, #1
   1bfc8:	add	lr, sl, r0, lsl #3
   1bfcc:	ldrb	lr, [lr, #4]
   1bfd0:	cmp	r4, lr
   1bfd4:	bne	1bfb8 <ftello64@plt+0xa978>
   1bfd8:	ldr	lr, [sl, r0, lsl #3]
   1bfdc:	cmp	r5, lr
   1bfe0:	bne	1bfb8 <ftello64@plt+0xa978>
   1bfe4:	cmn	r0, #1
   1bfe8:	beq	1c038 <ftello64@plt+0xa9f8>
   1bfec:	mov	r3, r5
   1bff0:	mov	r1, r9
   1bff4:	str	r4, [sp]
   1bff8:	mov	r0, r7
   1bffc:	bl	1a2f0 <ftello64@plt+0x8cb0>
   1c000:	subs	sl, r0, #0
   1c004:	bne	1c048 <ftello64@plt+0xaa08>
   1c008:	ldr	r3, [r8, #4]
   1c00c:	add	r6, r6, #1
   1c010:	cmp	r3, r6
   1c014:	bgt	1bf84 <ftello64@plt+0xa944>
   1c018:	ldr	r0, [r8, #8]
   1c01c:	mov	sl, #0
   1c020:	bl	1500c <ftello64@plt+0x39cc>
   1c024:	ldr	r1, [r9, #8]
   1c028:	ldrd	r2, [sp, #12]
   1c02c:	strd	r2, [r8]
   1c030:	str	r1, [r8, #8]
   1c034:	b	1c050 <ftello64@plt+0xaa10>
   1c038:	mov	r0, r9
   1c03c:	bl	1bb2c <ftello64@plt+0xa4ec>
   1c040:	subs	sl, r0, #0
   1c044:	beq	1c008 <ftello64@plt+0xa9c8>
   1c048:	ldr	r0, [sp, #20]
   1c04c:	bl	1500c <ftello64@plt+0x39cc>
   1c050:	mov	r0, sl
   1c054:	add	sp, sp, #28
   1c058:	ldrd	r4, [sp]
   1c05c:	ldrd	r6, [sp, #8]
   1c060:	ldrd	r8, [sp, #16]
   1c064:	ldrd	sl, [sp, #24]
   1c068:	add	sp, sp, #32
   1c06c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c070:	mov	sl, #12
   1c074:	b	1c050 <ftello64@plt+0xaa10>
   1c078:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1c07c:	mov	r5, #0
   1c080:	strd	r6, [sp, #8]
   1c084:	ldr	r7, [r0, #108]	; 0x6c
   1c088:	strd	r8, [sp, #16]
   1c08c:	strd	sl, [sp, #24]
   1c090:	str	lr, [sp, #32]
   1c094:	sub	sp, sp, #36	; 0x24
   1c098:	mov	r4, r7
   1c09c:	cmp	r5, r4
   1c0a0:	bge	1c0fc <ftello64@plt+0xaabc>
   1c0a4:	add	lr, r5, r4
   1c0a8:	ldr	r6, [r0, #116]	; 0x74
   1c0ac:	add	lr, lr, lr, lsr #31
   1c0b0:	asr	lr, lr, #1
   1c0b4:	add	ip, lr, lr, lsl #1
   1c0b8:	add	ip, r6, ip, lsl #3
   1c0bc:	ldr	ip, [ip, #4]
   1c0c0:	cmp	r2, ip
   1c0c4:	ble	1c0ec <ftello64@plt+0xaaac>
   1c0c8:	b	1c328 <ftello64@plt+0xace8>
   1c0cc:	asr	ip, ip, #1
   1c0d0:	add	r4, ip, ip, lsl #1
   1c0d4:	mov	r8, ip
   1c0d8:	add	r4, r6, r4, lsl #3
   1c0dc:	ldr	r4, [r4, #4]
   1c0e0:	cmp	r2, r4
   1c0e4:	bgt	1c330 <ftello64@plt+0xacf0>
   1c0e8:	mov	lr, ip
   1c0ec:	add	ip, lr, r5
   1c0f0:	cmp	lr, r5
   1c0f4:	add	ip, ip, ip, lsr #31
   1c0f8:	bgt	1c0cc <ftello64@plt+0xaa8c>
   1c0fc:	cmp	r7, r5
   1c100:	ble	1c33c <ftello64@plt+0xacfc>
   1c104:	ldr	r4, [r0, #116]	; 0x74
   1c108:	add	ip, r5, r5, lsl #1
   1c10c:	cmn	r5, #1
   1c110:	movne	r5, #0
   1c114:	moveq	r5, #1
   1c118:	lsl	ip, ip, #3
   1c11c:	add	lr, r4, ip
   1c120:	ldr	lr, [lr, #4]
   1c124:	cmp	lr, r2
   1c128:	orrne	r5, r5, #1
   1c12c:	cmp	r5, #0
   1c130:	bne	1c33c <ftello64@plt+0xacfc>
   1c134:	ldr	sl, [r0, #84]	; 0x54
   1c138:	mov	r6, r2
   1c13c:	mov	r7, r0
   1c140:	add	r9, r1, #8
   1c144:	str	r1, [sp]
   1c148:	str	r3, [sp, #12]
   1c14c:	add	r3, ip, #24
   1c150:	str	r3, [sp, #8]
   1c154:	ldr	r3, [sp, #8]
   1c158:	add	r4, r4, r3
   1c15c:	b	1c210 <ftello64@plt+0xabd0>
   1c160:	ldr	r3, [r7, #100]	; 0x64
   1c164:	ldr	r2, [sl, #12]
   1c168:	ldr	fp, [r3, r5, lsl #2]
   1c16c:	ldr	r8, [r2, r8, lsl #2]
   1c170:	cmp	fp, #0
   1c174:	beq	1c2f8 <ftello64@plt+0xacb8>
   1c178:	mov	r2, r8
   1c17c:	add	r1, fp, #12
   1c180:	ldr	r0, [fp, #8]
   1c184:	bl	1a268 <ftello64@plt+0x8c28>
   1c188:	cmp	r0, #0
   1c18c:	bne	1c200 <ftello64@plt+0xabc0>
   1c190:	add	r2, sp, #20
   1c194:	add	r1, fp, #4
   1c198:	mov	r0, r2
   1c19c:	str	r2, [sp, #4]
   1c1a0:	bl	1ae90 <ftello64@plt+0x9850>
   1c1a4:	ldr	r2, [sp, #4]
   1c1a8:	mov	r1, r8
   1c1ac:	str	r0, [sp, #16]
   1c1b0:	mov	r0, r2
   1c1b4:	bl	19c94 <ftello64@plt+0x8654>
   1c1b8:	eor	r0, r0, #1
   1c1bc:	ldr	r2, [sp, #4]
   1c1c0:	ldr	r3, [sp, #16]
   1c1c4:	cmp	r3, #0
   1c1c8:	orrne	r0, r0, #1
   1c1cc:	tst	r0, #255	; 0xff
   1c1d0:	bne	1c36c <ftello64@plt+0xad2c>
   1c1d4:	ldr	r8, [r7, #100]	; 0x64
   1c1d8:	mov	r1, sl
   1c1dc:	add	r0, sp, #16
   1c1e0:	bl	1b36c <ftello64@plt+0x9d2c>
   1c1e4:	str	r0, [r8, r5, lsl #2]
   1c1e8:	ldr	r0, [sp, #28]
   1c1ec:	bl	1500c <ftello64@plt+0x39cc>
   1c1f0:	ldr	r3, [r7, #100]	; 0x64
   1c1f4:	ldr	r3, [r3, r5, lsl #2]
   1c1f8:	cmp	r3, #0
   1c1fc:	beq	1c35c <ftello64@plt+0xad1c>
   1c200:	add	r4, r4, #24
   1c204:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   1c208:	cmp	r3, #0
   1c20c:	beq	1c33c <ftello64@plt+0xacfc>
   1c210:	ldr	r3, [sp]
   1c214:	mov	r1, r9
   1c218:	ldr	r8, [r4, #-24]	; 0xffffffe8
   1c21c:	ldr	fp, [r3, #4]
   1c220:	mov	r2, r8
   1c224:	mov	r0, fp
   1c228:	bl	1a268 <ftello64@plt+0x8c28>
   1c22c:	cmp	r0, #0
   1c230:	beq	1c200 <ftello64@plt+0xabc0>
   1c234:	ldr	r2, [r4, #-16]
   1c238:	ldr	r5, [r4, #-12]
   1c23c:	add	r5, r6, r5
   1c240:	sub	r5, r5, r2
   1c244:	cmp	r6, r5
   1c248:	bne	1c160 <ftello64@plt+0xab20>
   1c24c:	ldr	r2, [sl, #20]
   1c250:	add	r8, r8, r8, lsl #1
   1c254:	mov	r0, fp
   1c258:	mov	r1, r9
   1c25c:	add	r8, r2, r8, lsl #2
   1c260:	ldr	r3, [r8, #8]
   1c264:	ldr	r5, [r3]
   1c268:	mov	r2, r5
   1c26c:	bl	1a268 <ftello64@plt+0x8c28>
   1c270:	cmp	r0, #0
   1c274:	bne	1c200 <ftello64@plt+0xabc0>
   1c278:	mov	r3, #1
   1c27c:	mov	fp, r0
   1c280:	mov	r0, #4
   1c284:	add	r4, sp, #20
   1c288:	str	r3, [sp, #20]
   1c28c:	str	r3, [sp, #24]
   1c290:	bl	28118 <ftello64@plt+0x16ad8>
   1c294:	cmp	r0, #0
   1c298:	mov	r1, r4
   1c29c:	str	r0, [sp, #28]
   1c2a0:	ldr	r2, [sp, #12]
   1c2a4:	streq	fp, [sp, #20]
   1c2a8:	streq	fp, [sp, #24]
   1c2ac:	moveq	fp, #12
   1c2b0:	strne	r5, [r0]
   1c2b4:	mov	r0, sl
   1c2b8:	ldr	r3, [sp, #72]	; 0x48
   1c2bc:	str	fp, [sp, #16]
   1c2c0:	bl	1bf28 <ftello64@plt+0xa8e8>
   1c2c4:	mov	r5, r0
   1c2c8:	mov	r1, r4
   1c2cc:	ldr	r0, [sp]
   1c2d0:	bl	1bb2c <ftello64@plt+0xa4ec>
   1c2d4:	mov	r4, r0
   1c2d8:	ldr	r0, [sp, #28]
   1c2dc:	bl	1500c <ftello64@plt+0x39cc>
   1c2e0:	ldr	r0, [sp, #16]
   1c2e4:	orr	r3, r5, r4
   1c2e8:	orrs	r3, r3, r0
   1c2ec:	bne	1c388 <ftello64@plt+0xad48>
   1c2f0:	ldr	r4, [r7, #116]	; 0x74
   1c2f4:	b	1c154 <ftello64@plt+0xab14>
   1c2f8:	mov	r3, #1
   1c2fc:	mov	r0, #4
   1c300:	str	r3, [sp, #20]
   1c304:	str	r3, [sp, #24]
   1c308:	bl	28118 <ftello64@plt+0x16ad8>
   1c30c:	cmp	r0, #0
   1c310:	str	r0, [sp, #28]
   1c314:	beq	1c380 <ftello64@plt+0xad40>
   1c318:	add	r2, sp, #20
   1c31c:	str	r8, [r0]
   1c320:	str	fp, [sp, #16]
   1c324:	b	1c1d4 <ftello64@plt+0xab94>
   1c328:	mov	r8, lr
   1c32c:	mov	lr, r4
   1c330:	add	r5, r8, #1
   1c334:	mov	r4, lr
   1c338:	b	1c09c <ftello64@plt+0xaa5c>
   1c33c:	mov	r0, #0
   1c340:	add	sp, sp, #36	; 0x24
   1c344:	ldrd	r4, [sp]
   1c348:	ldrd	r6, [sp, #8]
   1c34c:	ldrd	r8, [sp, #16]
   1c350:	ldrd	sl, [sp, #24]
   1c354:	add	sp, sp, #32
   1c358:	pop	{pc}		; (ldr pc, [sp], #4)
   1c35c:	ldr	r0, [sp, #16]
   1c360:	cmp	r0, #0
   1c364:	beq	1c200 <ftello64@plt+0xabc0>
   1c368:	b	1c340 <ftello64@plt+0xad00>
   1c36c:	ldr	r0, [sp, #28]
   1c370:	bl	1500c <ftello64@plt+0x39cc>
   1c374:	ldr	r0, [sp, #16]
   1c378:	cmp	r0, #0
   1c37c:	bne	1c340 <ftello64@plt+0xad00>
   1c380:	mov	r0, #12
   1c384:	b	1c340 <ftello64@plt+0xad00>
   1c388:	cmp	r0, #0
   1c38c:	bne	1c340 <ftello64@plt+0xad00>
   1c390:	cmp	r5, #0
   1c394:	movne	r0, r5
   1c398:	moveq	r0, r4
   1c39c:	b	1c340 <ftello64@plt+0xad00>
   1c3a0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1c3a4:	mov	r3, #0
   1c3a8:	strd	r6, [sp, #8]
   1c3ac:	strd	sl, [sp, #24]
   1c3b0:	ldr	sl, [r1, #8]
   1c3b4:	strd	r8, [sp, #16]
   1c3b8:	str	lr, [sp, #32]
   1c3bc:	sub	sp, sp, #14400	; 0x3840
   1c3c0:	sub	sp, sp, #44	; 0x2c
   1c3c4:	str	r3, [r1, #44]	; 0x2c
   1c3c8:	add	r8, sp, #104	; 0x68
   1c3cc:	str	r3, [r1, #48]	; 0x30
   1c3d0:	cmp	sl, r3
   1c3d4:	str	r3, [r8]
   1c3d8:	str	r3, [r8, #4]
   1c3dc:	str	r3, [r8, #8]
   1c3e0:	str	r3, [r8, #12]
   1c3e4:	str	r3, [r8, #16]
   1c3e8:	str	r1, [sp, #16]
   1c3ec:	str	r3, [r8, #20]
   1c3f0:	str	r3, [r8, #24]
   1c3f4:	str	r3, [r8, #28]
   1c3f8:	ble	1cdc0 <ftello64@plt+0xb780>
   1c3fc:	add	r7, sp, #1120	; 0x460
   1c400:	str	r3, [sp, #20]
   1c404:	add	r7, r7, #8
   1c408:	str	r3, [sp, #24]
   1c40c:	str	r0, [sp, #36]	; 0x24
   1c410:	str	r3, [sp, #48]	; 0x30
   1c414:	str	r3, [sp, #52]	; 0x34
   1c418:	ldr	r3, [sp, #16]
   1c41c:	ldr	r1, [sp, #24]
   1c420:	ldr	r2, [r3, #12]
   1c424:	lsl	r3, r1, #2
   1c428:	str	r3, [sp, #32]
   1c42c:	ldr	r3, [sp, #36]	; 0x24
   1c430:	ldr	r1, [r2, r1, lsl #2]
   1c434:	ldr	r3, [r3]
   1c438:	add	r2, r3, r1, lsl #3
   1c43c:	ldrb	r6, [r2, #4]
   1c440:	str	r2, [sp, #12]
   1c444:	ldr	r2, [r2, #4]
   1c448:	cmp	r6, #1
   1c44c:	ubfx	r2, r2, #8, #10
   1c450:	beq	1c6e0 <ftello64@plt+0xb0a0>
   1c454:	cmp	r6, #3
   1c458:	beq	1cb58 <ftello64@plt+0xb518>
   1c45c:	cmp	r6, #5
   1c460:	beq	1c9bc <ftello64@plt+0xb37c>
   1c464:	cmp	r6, #7
   1c468:	beq	1cac0 <ftello64@plt+0xb480>
   1c46c:	ldr	r3, [sp, #24]
   1c470:	add	r3, r3, #1
   1c474:	cmp	r3, sl
   1c478:	str	r3, [sp, #24]
   1c47c:	blt	1c418 <ftello64@plt+0xadd8>
   1c480:	ldr	r3, [sp, #20]
   1c484:	ldr	r9, [sp, #36]	; 0x24
   1c488:	cmp	r3, #0
   1c48c:	ble	1cdbc <ftello64@plt+0xb77c>
   1c490:	ldr	r3, [sp, #20]
   1c494:	add	r5, sp, #2144	; 0x860
   1c498:	mov	fp, #0
   1c49c:	add	r5, r5, #8
   1c4a0:	str	fp, [r5, #-2088]	; 0xfffff7d8
   1c4a4:	add	r3, r3, #1
   1c4a8:	lsl	r0, r3, #2
   1c4ac:	str	r3, [r5, #-2092]	; 0xfffff7d4
   1c4b0:	bl	28118 <ftello64@plt+0x16ad8>
   1c4b4:	cmp	r0, fp
   1c4b8:	str	r0, [r5, #-2084]	; 0xfffff7dc
   1c4bc:	beq	1cd5c <ftello64@plt+0xb71c>
   1c4c0:	mov	r3, #0
   1c4c4:	mov	r2, #0
   1c4c8:	str	fp, [r5, #-2096]	; 0xfffff7d0
   1c4cc:	add	r1, sp, #6208	; 0x1840
   1c4d0:	add	r4, sp, #3168	; 0xc60
   1c4d4:	str	r8, [sp]
   1c4d8:	add	r1, r1, #40	; 0x28
   1c4dc:	add	r4, r4, #8
   1c4e0:	strd	r2, [r8, #-32]	; 0xffffffe0
   1c4e4:	mov	sl, fp
   1c4e8:	add	r6, r1, #28
   1c4ec:	str	r1, [sp, #24]
   1c4f0:	strd	r2, [sp, #80]	; 0x50
   1c4f4:	strd	r2, [sp, #88]	; 0x58
   1c4f8:	strd	r2, [sp, #96]	; 0x60
   1c4fc:	sub	r3, r8, #48	; 0x30
   1c500:	str	r3, [sp, #12]
   1c504:	str	r4, [sp, #28]
   1c508:	str	r4, [sp, #40]	; 0x28
   1c50c:	ldr	ip, [r4, #4]
   1c510:	mov	r3, #0
   1c514:	str	r3, [r5, #-2088]	; 0xfffff7d8
   1c518:	cmp	ip, r3
   1c51c:	movgt	r7, #0
   1c520:	ble	1c56c <ftello64@plt+0xaf2c>
   1c524:	ldr	r2, [r4, #8]
   1c528:	add	r0, sp, #60	; 0x3c
   1c52c:	ldr	r3, [r9, #12]
   1c530:	ldr	r2, [r2, r7, lsl #2]
   1c534:	ldr	r3, [r3, r2, lsl #2]
   1c538:	cmn	r3, #1
   1c53c:	add	r2, r3, r3, lsl #1
   1c540:	beq	1c560 <ftello64@plt+0xaf20>
   1c544:	ldr	r1, [r9, #24]
   1c548:	add	r1, r1, r2, lsl #2
   1c54c:	bl	1bb2c <ftello64@plt+0xa4ec>
   1c550:	cmp	r0, #0
   1c554:	str	r0, [r5, #-2096]	; 0xfffff7d0
   1c558:	bne	1cbfc <ftello64@plt+0xb5bc>
   1c55c:	ldr	ip, [r4, #4]
   1c560:	add	r7, r7, #1
   1c564:	cmp	ip, r7
   1c568:	bgt	1c524 <ftello64@plt+0xaee4>
   1c56c:	mov	r3, #0
   1c570:	add	r2, sp, #60	; 0x3c
   1c574:	ldr	r0, [sp, #12]
   1c578:	mov	r1, r9
   1c57c:	bl	1b084 <ftello64@plt+0x9a44>
   1c580:	ldr	r3, [sp]
   1c584:	cmp	r0, #0
   1c588:	mov	r7, r0
   1c58c:	str	r0, [r3], #4
   1c590:	str	r3, [sp]
   1c594:	beq	1cd74 <ftello64@plt+0xb734>
   1c598:	ldrsb	r3, [r7, #52]	; 0x34
   1c59c:	cmp	r3, #0
   1c5a0:	blt	1cc2c <ftello64@plt+0xb5ec>
   1c5a4:	add	r3, sp, #1120	; 0x460
   1c5a8:	str	r7, [r5, sl, lsl #2]
   1c5ac:	add	r3, r3, #8
   1c5b0:	str	r7, [r3, sl, lsl #2]
   1c5b4:	sub	r7, r8, #36	; 0x24
   1c5b8:	sub	r1, r6, #32
   1c5bc:	mov	r2, r7
   1c5c0:	ldr	r3, [r2, #4]!
   1c5c4:	ldr	r0, [r1, #4]!
   1c5c8:	orr	r3, r3, r0
   1c5cc:	cmp	r6, r1
   1c5d0:	str	r3, [r2]
   1c5d4:	bne	1c5c0 <ftello64@plt+0xaf80>
   1c5d8:	ldr	r3, [sp, #20]
   1c5dc:	add	sl, sl, #1
   1c5e0:	add	r4, r4, #12
   1c5e4:	add	r6, r6, #32
   1c5e8:	cmp	sl, r3
   1c5ec:	bne	1c50c <ftello64@plt+0xaecc>
   1c5f0:	cmp	fp, #0
   1c5f4:	bne	1ce00 <ftello64@plt+0xb7c0>
   1c5f8:	mov	r1, #256	; 0x100
   1c5fc:	mov	r0, #4
   1c600:	bl	280a4 <ftello64@plt+0x16a64>
   1c604:	ldr	r3, [sp, #16]
   1c608:	cmp	r0, #0
   1c60c:	mov	r6, r0
   1c610:	str	r0, [r3, #44]	; 0x2c
   1c614:	beq	1cbfc <ftello64@plt+0xb5bc>
   1c618:	ldr	r8, [sp, #24]
   1c61c:	add	r4, r9, #96	; 0x60
   1c620:	mov	lr, r0
   1c624:	add	ip, r0, #1024	; 0x400
   1c628:	ldr	r3, [r7, #4]!
   1c62c:	cmp	r3, #0
   1c630:	movne	r0, lr
   1c634:	movne	r1, #1
   1c638:	beq	1c654 <ftello64@plt+0xb014>
   1c63c:	tst	r3, #1
   1c640:	bne	1cd84 <ftello64@plt+0xb744>
   1c644:	lsrs	r3, r3, #1
   1c648:	add	r0, r0, #4
   1c64c:	lsl	r1, r1, #1
   1c650:	bne	1c63c <ftello64@plt+0xaffc>
   1c654:	add	lr, lr, #128	; 0x80
   1c658:	add	r4, r4, #4
   1c65c:	cmp	ip, lr
   1c660:	add	r8, r8, #4
   1c664:	bne	1c628 <ftello64@plt+0xafe8>
   1c668:	ldr	r3, [r5, #-2080]	; 0xfffff7e0
   1c66c:	ubfx	r3, r3, #10, #1
   1c670:	cmp	r3, #0
   1c674:	beq	1c6a8 <ftello64@plt+0xb068>
   1c678:	ldr	ip, [sp, #20]
   1c67c:	add	r2, sp, #6208	; 0x1840
   1c680:	add	r1, r3, #1
   1c684:	add	r2, r2, #40	; 0x28
   1c688:	sub	r0, r3, #1
   1c68c:	add	r2, r2, r3, lsl #5
   1c690:	ldr	r2, [r2, #-32]	; 0xffffffe0
   1c694:	tst	r2, #1024	; 0x400
   1c698:	bne	1cdec <ftello64@plt+0xb7ac>
   1c69c:	cmp	ip, r3
   1c6a0:	mov	r3, r1
   1c6a4:	bne	1c67c <ftello64@plt+0xb03c>
   1c6a8:	ldr	r0, [r5, #-2084]	; 0xfffff7dc
   1c6ac:	bl	1500c <ftello64@plt+0x39cc>
   1c6b0:	ldr	r3, [sp, #20]
   1c6b4:	ldr	r5, [sp, #28]
   1c6b8:	ldr	r2, [sp, #40]	; 0x28
   1c6bc:	add	r3, r3, r3, lsl #1
   1c6c0:	add	r4, r2, r3, lsl #2
   1c6c4:	add	r5, r5, #12
   1c6c8:	ldr	r0, [r5, #-4]
   1c6cc:	bl	1500c <ftello64@plt+0x39cc>
   1c6d0:	cmp	r4, r5
   1c6d4:	bne	1c6c4 <ftello64@plt+0xb084>
   1c6d8:	mov	r0, #1
   1c6dc:	b	1caa0 <ftello64@plt+0xb460>
   1c6e0:	ldrb	r3, [r3, r1, lsl #3]
   1c6e4:	asr	r0, r3, #5
   1c6e8:	and	r3, r3, #31
   1c6ec:	ldr	r1, [r8, r0, lsl #2]
   1c6f0:	orr	r3, r1, r6, lsl r3
   1c6f4:	str	r3, [r8, r0, lsl #2]
   1c6f8:	cmp	r2, #0
   1c6fc:	beq	1c7dc <ftello64@plt+0xb19c>
   1c700:	tst	r2, #32
   1c704:	bne	1ca1c <ftello64@plt+0xb3dc>
   1c708:	tst	r2, #128	; 0x80
   1c70c:	bne	1ca50 <ftello64@plt+0xb410>
   1c710:	tst	r2, #4
   1c714:	beq	1c778 <ftello64@plt+0xb138>
   1c718:	cmp	r6, #1
   1c71c:	beq	1cbdc <ftello64@plt+0xb59c>
   1c720:	ldr	r1, [sp, #36]	; 0x24
   1c724:	ldr	r3, [r1, #92]	; 0x5c
   1c728:	cmp	r3, #1
   1c72c:	ble	1cb1c <ftello64@plt+0xb4dc>
   1c730:	ldr	lr, [r1, #60]	; 0x3c
   1c734:	add	r0, r1, #96	; 0x60
   1c738:	add	r9, r1, #128	; 0x80
   1c73c:	sub	ip, r8, #4
   1c740:	mov	r1, #0
   1c744:	sub	lr, lr, #4
   1c748:	ldr	r3, [lr, #4]!
   1c74c:	ldr	r5, [r0], #4
   1c750:	ldr	r4, [ip, #4]!
   1c754:	mvn	r3, r3
   1c758:	orr	r3, r3, r5
   1c75c:	cmp	r0, r9
   1c760:	and	r3, r3, r4
   1c764:	orr	r1, r1, r3
   1c768:	str	r3, [ip]
   1c76c:	bne	1c748 <ftello64@plt+0xb108>
   1c770:	cmp	r1, #0
   1c774:	beq	1c46c <ftello64@plt+0xae2c>
   1c778:	tst	r2, #8
   1c77c:	beq	1c7dc <ftello64@plt+0xb19c>
   1c780:	cmp	r6, #1
   1c784:	beq	1cbc0 <ftello64@plt+0xb580>
   1c788:	ldr	r2, [sp, #36]	; 0x24
   1c78c:	ldr	r3, [r2, #92]	; 0x5c
   1c790:	cmp	r3, #1
   1c794:	ble	1cb84 <ftello64@plt+0xb544>
   1c798:	ldr	lr, [r2, #60]	; 0x3c
   1c79c:	sub	ip, r8, #4
   1c7a0:	add	r0, r2, #96	; 0x60
   1c7a4:	add	r5, r2, #128	; 0x80
   1c7a8:	mov	r1, #0
   1c7ac:	sub	lr, lr, #4
   1c7b0:	ldr	r2, [r0], #4
   1c7b4:	ldr	r4, [lr, #4]!
   1c7b8:	ldr	r3, [ip, #4]!
   1c7bc:	cmp	r5, r0
   1c7c0:	and	r2, r2, r4
   1c7c4:	bic	r3, r3, r2
   1c7c8:	orr	r1, r1, r3
   1c7cc:	str	r3, [ip]
   1c7d0:	bne	1c7b0 <ftello64@plt+0xb170>
   1c7d4:	cmp	r1, #0
   1c7d8:	beq	1c46c <ftello64@plt+0xae2c>
   1c7dc:	ldr	r3, [sp, #20]
   1c7e0:	cmp	r3, #0
   1c7e4:	movle	r5, #0
   1c7e8:	ble	1c9a4 <ftello64@plt+0xb364>
   1c7ec:	add	r4, sp, #6272	; 0x1880
   1c7f0:	add	r9, sp, #2144	; 0x860
   1c7f4:	str	r6, [sp]
   1c7f8:	add	r4, r4, #4
   1c7fc:	mov	r5, #0
   1c800:	ldr	r6, [sp, #20]
   1c804:	add	r9, r9, #8
   1c808:	b	1c850 <ftello64@plt+0xb210>
   1c80c:	ldr	r3, [sp, #12]
   1c810:	add	r0, sp, #14400	; 0x3840
   1c814:	add	r0, r0, #40	; 0x28
   1c818:	ldrb	r2, [r3]
   1c81c:	asr	r3, r2, #5
   1c820:	and	r2, r2, #31
   1c824:	add	r3, r0, r3, lsl #2
   1c828:	add	r3, r3, r1
   1c82c:	sub	r3, r3, #8192	; 0x2000
   1c830:	ldr	r3, [r3]
   1c834:	lsr	r2, r3, r2
   1c838:	tst	r2, #1
   1c83c:	bne	1c860 <ftello64@plt+0xb220>
   1c840:	add	r5, r5, #1
   1c844:	add	r4, r4, #32
   1c848:	cmp	r5, r6
   1c84c:	bge	1c9a0 <ftello64@plt+0xb360>
   1c850:	ldr	r3, [sp]
   1c854:	lsl	r1, r5, #5
   1c858:	cmp	r3, #1
   1c85c:	beq	1c80c <ftello64@plt+0xb1cc>
   1c860:	sub	r1, r8, #4
   1c864:	sub	r2, r4, #32
   1c868:	mov	sl, r1
   1c86c:	mov	r0, r2
   1c870:	sub	lr, r7, #4
   1c874:	mov	ip, #0
   1c878:	ldr	fp, [r0, #4]!
   1c87c:	ldr	r3, [sl, #4]!
   1c880:	cmp	r0, r4
   1c884:	and	r3, r3, fp
   1c888:	orr	ip, ip, r3
   1c88c:	str	r3, [lr, #4]!
   1c890:	bne	1c878 <ftello64@plt+0xb238>
   1c894:	cmp	ip, #0
   1c898:	beq	1c840 <ftello64@plt+0xb200>
   1c89c:	mov	sl, #0
   1c8a0:	sub	fp, r9, #4
   1c8a4:	mov	lr, sl
   1c8a8:	ldr	r3, [r1, #4]!
   1c8ac:	ldr	ip, [r2, #4]!
   1c8b0:	bic	r0, ip, r3
   1c8b4:	bic	r3, r3, ip
   1c8b8:	cmp	r2, r4
   1c8bc:	orr	lr, lr, r0
   1c8c0:	orr	sl, sl, r3
   1c8c4:	str	r0, [fp, #4]!
   1c8c8:	str	r3, [r1]
   1c8cc:	bne	1c8a8 <ftello64@plt+0xb268>
   1c8d0:	add	fp, r5, r5, lsl #1
   1c8d4:	add	r3, sp, #3168	; 0xc60
   1c8d8:	cmp	lr, #0
   1c8dc:	add	r3, r3, #8
   1c8e0:	str	sl, [sp, #28]
   1c8e4:	add	lr, r3, fp, lsl #2
   1c8e8:	str	lr, [sp, #20]
   1c8ec:	str	r3, [sp, #40]	; 0x28
   1c8f0:	beq	1c974 <ftello64@plt+0xb334>
   1c8f4:	add	r3, sp, #14400	; 0x3840
   1c8f8:	ldrd	r0, [r9]
   1c8fc:	add	r3, r3, #40	; 0x28
   1c900:	add	ip, r3, r6, lsl #5
   1c904:	ldrd	sl, [r9, #16]
   1c908:	lsl	r3, r6, #1
   1c90c:	sub	ip, ip, #8192	; 0x2000
   1c910:	strd	r0, [ip]
   1c914:	ldrd	r0, [r9, #8]
   1c918:	strd	r0, [ip, #8]
   1c91c:	ldrd	r0, [r9, #24]
   1c920:	strd	sl, [ip, #16]
   1c924:	strd	r0, [ip, #24]
   1c928:	ldrd	r0, [r7]
   1c92c:	strd	r0, [r4, #-28]	; 0xffffffe4
   1c930:	add	r0, r3, r6
   1c934:	mov	r1, lr
   1c938:	ldrd	sl, [r7, #8]
   1c93c:	str	r3, [sp, #44]	; 0x2c
   1c940:	add	r3, sp, #3168	; 0xc60
   1c944:	add	r3, r3, #8
   1c948:	add	r0, r3, r0, lsl #2
   1c94c:	strd	sl, [r4, #-20]	; 0xffffffec
   1c950:	ldrd	sl, [r7, #16]
   1c954:	strd	sl, [r4, #-12]
   1c958:	ldrd	sl, [r7, #24]
   1c95c:	strd	sl, [r4, #-4]
   1c960:	bl	1ae90 <ftello64@plt+0x9850>
   1c964:	cmp	r0, #0
   1c968:	ldr	r3, [sp, #44]	; 0x2c
   1c96c:	bne	1cbd4 <ftello64@plt+0xb594>
   1c970:	add	r6, r6, #1
   1c974:	ldr	r3, [sp, #16]
   1c978:	ldr	r0, [sp, #20]
   1c97c:	ldr	r2, [sp, #32]
   1c980:	ldr	r3, [r3, #12]
   1c984:	ldr	r1, [r3, r2]
   1c988:	bl	19c94 <ftello64@plt+0x8654>
   1c98c:	cmp	r0, #0
   1c990:	beq	1ca70 <ftello64@plt+0xb430>
   1c994:	ldr	r3, [sp, #28]
   1c998:	cmp	r3, #0
   1c99c:	bne	1c840 <ftello64@plt+0xb200>
   1c9a0:	str	r6, [sp, #20]
   1c9a4:	ldr	r3, [sp, #20]
   1c9a8:	cmp	r5, r3
   1c9ac:	beq	1cc98 <ftello64@plt+0xb658>
   1c9b0:	ldr	r3, [sp, #16]
   1c9b4:	ldr	sl, [r3, #8]
   1c9b8:	b	1c46c <ftello64@plt+0xae2c>
   1c9bc:	ldr	r1, [sp, #36]	; 0x24
   1c9c0:	ldr	r3, [r1, #92]	; 0x5c
   1c9c4:	cmp	r3, #1
   1c9c8:	ble	1caf0 <ftello64@plt+0xb4b0>
   1c9cc:	ldr	lr, [r1, #60]	; 0x3c
   1c9d0:	sub	r0, r8, #4
   1c9d4:	sub	r1, lr, #4
   1c9d8:	add	lr, lr, #28
   1c9dc:	ldr	r3, [r0, #4]!
   1c9e0:	ldr	ip, [r1, #4]!
   1c9e4:	orr	r3, r3, ip
   1c9e8:	cmp	r1, lr
   1c9ec:	str	r3, [r0]
   1c9f0:	bne	1c9dc <ftello64@plt+0xb39c>
   1c9f4:	ldr	r3, [sp, #36]	; 0x24
   1c9f8:	ldr	r3, [r3, #128]	; 0x80
   1c9fc:	tst	r3, #64	; 0x40
   1ca00:	beq	1cae0 <ftello64@plt+0xb4a0>
   1ca04:	tst	r3, #128	; 0x80
   1ca08:	beq	1c6f8 <ftello64@plt+0xb0b8>
   1ca0c:	ldr	r3, [sp, #104]	; 0x68
   1ca10:	bic	r3, r3, #1
   1ca14:	str	r3, [sp, #104]	; 0x68
   1ca18:	b	1c6f8 <ftello64@plt+0xb0b8>
   1ca1c:	ldrd	r0, [sp, #48]	; 0x30
   1ca20:	str	r1, [r8, #4]
   1ca24:	ldr	r3, [sp, #104]	; 0x68
   1ca28:	str	r0, [r8]
   1ca2c:	strd	r0, [r8, #8]
   1ca30:	strd	r0, [r8, #16]
   1ca34:	strd	r0, [r8, #24]
   1ca38:	tst	r3, #1024	; 0x400
   1ca3c:	beq	1c46c <ftello64@plt+0xae2c>
   1ca40:	mov	r3, #1024	; 0x400
   1ca44:	tst	r2, #128	; 0x80
   1ca48:	str	r3, [sp, #104]	; 0x68
   1ca4c:	beq	1c710 <ftello64@plt+0xb0d0>
   1ca50:	ldr	r3, [sp, #48]	; 0x30
   1ca54:	ldr	r2, [sp, #52]	; 0x34
   1ca58:	str	r3, [r8]
   1ca5c:	strd	r2, [r8, #4]
   1ca60:	strd	r2, [r8, #12]
   1ca64:	strd	r2, [r8, #20]
   1ca68:	str	r2, [r8, #28]
   1ca6c:	b	1c46c <ftello64@plt+0xae2c>
   1ca70:	lsl	r3, r6, #1
   1ca74:	str	r6, [sp, #20]
   1ca78:	ldr	r2, [sp, #20]
   1ca7c:	ldr	r4, [sp, #40]	; 0x28
   1ca80:	add	r3, r3, r2
   1ca84:	add	r5, r4, r3, lsl #2
   1ca88:	add	r4, r4, #12
   1ca8c:	ldr	r0, [r4, #-4]
   1ca90:	bl	1500c <ftello64@plt+0x39cc>
   1ca94:	cmp	r5, r4
   1ca98:	bne	1ca88 <ftello64@plt+0xb448>
   1ca9c:	mov	r0, #0
   1caa0:	add	sp, sp, #14400	; 0x3840
   1caa4:	add	sp, sp, #44	; 0x2c
   1caa8:	ldrd	r4, [sp]
   1caac:	ldrd	r6, [sp, #8]
   1cab0:	ldrd	r8, [sp, #16]
   1cab4:	ldrd	sl, [sp, #24]
   1cab8:	add	sp, sp, #32
   1cabc:	pop	{pc}		; (ldr pc, [sp], #4)
   1cac0:	ldr	r3, [sp, #36]	; 0x24
   1cac4:	mvn	r0, #0
   1cac8:	mvn	r1, #0
   1cacc:	strd	r0, [r8]
   1cad0:	strd	r0, [r8, #8]
   1cad4:	ldr	r3, [r3, #128]	; 0x80
   1cad8:	tst	r3, #64	; 0x40
   1cadc:	bne	1ca04 <ftello64@plt+0xb3c4>
   1cae0:	ldr	r1, [sp, #104]	; 0x68
   1cae4:	bic	r1, r1, #1024	; 0x400
   1cae8:	str	r1, [sp, #104]	; 0x68
   1caec:	b	1ca04 <ftello64@plt+0xb3c4>
   1caf0:	ldr	r3, [sp, #36]	; 0x24
   1caf4:	mvn	r0, #0
   1caf8:	mvn	r1, #0
   1cafc:	strd	r0, [r8]
   1cb00:	strd	r0, [r8, #8]
   1cb04:	strd	r0, [r8, #16]
   1cb08:	ldr	r3, [r3, #128]	; 0x80
   1cb0c:	strd	r0, [r8, #24]
   1cb10:	tst	r3, #64	; 0x40
   1cb14:	bne	1ca04 <ftello64@plt+0xb3c4>
   1cb18:	b	1cae0 <ftello64@plt+0xb4a0>
   1cb1c:	ldr	r3, [sp, #36]	; 0x24
   1cb20:	sub	ip, r8, #4
   1cb24:	mov	r1, #0
   1cb28:	add	r0, r3, #96	; 0x60
   1cb2c:	add	r4, r3, #128	; 0x80
   1cb30:	ldr	r3, [r0], #4
   1cb34:	ldr	lr, [ip, #4]!
   1cb38:	cmp	r0, r4
   1cb3c:	and	r3, r3, lr
   1cb40:	orr	r1, r1, r3
   1cb44:	str	r3, [ip]
   1cb48:	bne	1cb30 <ftello64@plt+0xb4f0>
   1cb4c:	cmp	r1, #0
   1cb50:	bne	1c778 <ftello64@plt+0xb138>
   1cb54:	b	1c46c <ftello64@plt+0xae2c>
   1cb58:	ldr	lr, [r3, r1, lsl #3]
   1cb5c:	sub	r0, r8, #4
   1cb60:	sub	r1, lr, #4
   1cb64:	add	lr, lr, #28
   1cb68:	ldr	r3, [r0, #4]!
   1cb6c:	ldr	ip, [r1, #4]!
   1cb70:	orr	r3, r3, ip
   1cb74:	cmp	r1, lr
   1cb78:	str	r3, [r0]
   1cb7c:	bne	1cb68 <ftello64@plt+0xb528>
   1cb80:	b	1c6f8 <ftello64@plt+0xb0b8>
   1cb84:	ldr	r3, [sp, #36]	; 0x24
   1cb88:	sub	r0, r8, #4
   1cb8c:	mov	r1, #0
   1cb90:	add	r2, r3, #96	; 0x60
   1cb94:	add	lr, r3, #128	; 0x80
   1cb98:	ldr	ip, [r2], #4
   1cb9c:	ldr	r3, [r0, #4]!
   1cba0:	cmp	lr, r2
   1cba4:	bic	r3, r3, ip
   1cba8:	orr	r1, r1, r3
   1cbac:	str	r3, [r0]
   1cbb0:	bne	1cb98 <ftello64@plt+0xb558>
   1cbb4:	cmp	r1, #0
   1cbb8:	beq	1c46c <ftello64@plt+0xae2c>
   1cbbc:	b	1c7dc <ftello64@plt+0xb19c>
   1cbc0:	ldr	r3, [sp, #12]
   1cbc4:	ldrb	r3, [r3, #6]
   1cbc8:	tst	r3, #64	; 0x40
   1cbcc:	beq	1c788 <ftello64@plt+0xb148>
   1cbd0:	b	1ca50 <ftello64@plt+0xb410>
   1cbd4:	str	r6, [sp, #20]
   1cbd8:	b	1ca78 <ftello64@plt+0xb438>
   1cbdc:	ldr	r3, [sp, #12]
   1cbe0:	ldrb	r3, [r3, #6]
   1cbe4:	tst	r3, #64	; 0x40
   1cbe8:	bne	1c720 <ftello64@plt+0xb0e0>
   1cbec:	b	1ca50 <ftello64@plt+0xb410>
   1cbf0:	ldr	r3, [r5, #-2096]	; 0xfffff7d0
   1cbf4:	cmp	r3, #0
   1cbf8:	beq	1cc5c <ftello64@plt+0xb61c>
   1cbfc:	ldr	r0, [r5, #-2084]	; 0xfffff7dc
   1cc00:	ldr	r4, [sp, #40]	; 0x28
   1cc04:	bl	1500c <ftello64@plt+0x39cc>
   1cc08:	ldr	r3, [sp, #20]
   1cc0c:	add	r5, r3, r3, lsl #1
   1cc10:	add	r5, r4, r5, lsl #2
   1cc14:	add	r4, r4, #12
   1cc18:	ldr	r0, [r4, #-4]
   1cc1c:	bl	1500c <ftello64@plt+0x39cc>
   1cc20:	cmp	r5, r4
   1cc24:	bne	1cc14 <ftello64@plt+0xb5d4>
   1cc28:	b	1ca9c <ftello64@plt+0xb45c>
   1cc2c:	mov	r3, #1
   1cc30:	add	r2, sp, #60	; 0x3c
   1cc34:	ldr	r0, [sp, #12]
   1cc38:	mov	r1, r9
   1cc3c:	bl	1b084 <ftello64@plt+0x9a44>
   1cc40:	add	r3, sp, #1120	; 0x460
   1cc44:	cmp	r0, #0
   1cc48:	add	r3, r3, #8
   1cc4c:	str	r0, [r3, sl, lsl #2]
   1cc50:	beq	1cbf0 <ftello64@plt+0xb5b0>
   1cc54:	cmp	r7, r0
   1cc58:	beq	1cc68 <ftello64@plt+0xb628>
   1cc5c:	ldr	r3, [r9, #92]	; 0x5c
   1cc60:	cmp	r3, #2
   1cc64:	movge	fp, #1
   1cc68:	mov	r3, #2
   1cc6c:	add	r2, sp, #60	; 0x3c
   1cc70:	ldr	r0, [sp, #12]
   1cc74:	mov	r1, r9
   1cc78:	bl	1b084 <ftello64@plt+0x9a44>
   1cc7c:	cmp	r0, #0
   1cc80:	str	r0, [r5, sl, lsl #2]
   1cc84:	bne	1c5b4 <ftello64@plt+0xaf74>
   1cc88:	ldr	r3, [r5, #-2096]	; 0xfffff7d0
   1cc8c:	cmp	r3, #0
   1cc90:	beq	1c5b4 <ftello64@plt+0xaf74>
   1cc94:	b	1cbfc <ftello64@plt+0xb5bc>
   1cc98:	ldr	r0, [sp, #16]
   1cc9c:	add	r1, sp, #3168	; 0xc60
   1cca0:	add	r1, r1, #8
   1cca4:	ldr	r2, [sp, #20]
   1cca8:	str	r1, [sp, #40]	; 0x28
   1ccac:	ldrd	sl, [r8]
   1ccb0:	ldr	ip, [r0, #12]
   1ccb4:	lsl	r3, r2, #1
   1ccb8:	ldr	lr, [sp, #32]
   1ccbc:	add	r0, r3, r2
   1ccc0:	add	r5, r1, r0, lsl #2
   1ccc4:	str	r3, [sp, #12]
   1ccc8:	mov	r3, r1
   1cccc:	add	r1, sp, #14400	; 0x3840
   1ccd0:	add	r1, r1, #40	; 0x28
   1ccd4:	add	r2, r1, r2, lsl #5
   1ccd8:	mov	r1, #1
   1ccdc:	ldr	r4, [ip, lr]
   1cce0:	sub	r2, r2, #8192	; 0x2000
   1cce4:	str	r1, [r3, r0, lsl #2]
   1cce8:	mov	r0, #4
   1ccec:	str	r1, [r5, #4]
   1ccf0:	strd	sl, [r2]
   1ccf4:	ldrd	sl, [r8, #16]
   1ccf8:	strd	sl, [sp]
   1ccfc:	ldrd	sl, [r8, #8]
   1cd00:	strd	sl, [r2, #8]
   1cd04:	ldrd	sl, [sp]
   1cd08:	strd	sl, [r2, #16]
   1cd0c:	ldrd	sl, [r8, #24]
   1cd10:	strd	sl, [r2, #24]
   1cd14:	bl	28118 <ftello64@plt+0x16ad8>
   1cd18:	cmp	r0, #0
   1cd1c:	str	r0, [r5, #8]
   1cd20:	ldr	r3, [sp, #12]
   1cd24:	beq	1cd44 <ftello64@plt+0xb704>
   1cd28:	str	r4, [r0]
   1cd2c:	ldr	r3, [sp, #16]
   1cd30:	ldr	sl, [r3, #8]
   1cd34:	ldr	r3, [sp, #20]
   1cd38:	add	r3, r3, #1
   1cd3c:	str	r3, [sp, #20]
   1cd40:	b	1ca50 <ftello64@plt+0xb410>
   1cd44:	ldr	r2, [sp, #20]
   1cd48:	str	r0, [r5]
   1cd4c:	str	r0, [r5, #4]
   1cd50:	cmp	r2, #0
   1cd54:	beq	1ca9c <ftello64@plt+0xb45c>
   1cd58:	b	1ca78 <ftello64@plt+0xb438>
   1cd5c:	add	r2, sp, #3168	; 0xc60
   1cd60:	mov	r3, #12
   1cd64:	add	r2, r2, #8
   1cd68:	str	r3, [r5, #-2096]	; 0xfffff7d0
   1cd6c:	str	r2, [sp, #40]	; 0x28
   1cd70:	b	1cc00 <ftello64@plt+0xb5c0>
   1cd74:	ldr	r3, [r5, #-2096]	; 0xfffff7d0
   1cd78:	cmp	r3, #0
   1cd7c:	beq	1c598 <ftello64@plt+0xaf58>
   1cd80:	b	1cbfc <ftello64@plt+0xb5bc>
   1cd84:	ldr	r2, [r8]
   1cd88:	ands	r2, r1, r2
   1cd8c:	bne	1cde4 <ftello64@plt+0xb7a4>
   1cd90:	add	r2, r2, #1
   1cd94:	ldr	r9, [r8, r2, lsl #5]
   1cd98:	tst	r1, r9
   1cd9c:	beq	1cd90 <ftello64@plt+0xb750>
   1cda0:	ldr	r9, [r4]
   1cda4:	add	r2, r5, r2, lsl #2
   1cda8:	tst	r1, r9
   1cdac:	ldrne	r2, [r2, #-1024]	; 0xfffffc00
   1cdb0:	ldreq	r2, [r2, #-2048]	; 0xfffff800
   1cdb4:	str	r2, [r0]
   1cdb8:	b	1c644 <ftello64@plt+0xb004>
   1cdbc:	bne	1ca9c <ftello64@plt+0xb45c>
   1cdc0:	mov	r1, #256	; 0x100
   1cdc4:	mov	r0, #4
   1cdc8:	bl	280a4 <ftello64@plt+0x16a64>
   1cdcc:	ldr	r2, [sp, #16]
   1cdd0:	mov	r3, r0
   1cdd4:	adds	r0, r0, #0
   1cdd8:	movne	r0, #1
   1cddc:	str	r3, [r2, #44]	; 0x2c
   1cde0:	b	1caa0 <ftello64@plt+0xb460>
   1cde4:	mov	r2, #0
   1cde8:	b	1cda0 <ftello64@plt+0xb760>
   1cdec:	ldr	r3, [r5, r0, lsl #2]
   1cdf0:	cmp	fp, #0
   1cdf4:	strne	r3, [r6, #1064]	; 0x428
   1cdf8:	str	r3, [r6, #40]	; 0x28
   1cdfc:	b	1c6a8 <ftello64@plt+0xb068>
   1ce00:	mov	r1, #512	; 0x200
   1ce04:	mov	r0, #4
   1ce08:	bl	280a4 <ftello64@plt+0x16a64>
   1ce0c:	ldr	r3, [sp, #16]
   1ce10:	cmp	r0, #0
   1ce14:	mov	r6, r0
   1ce18:	str	r0, [r3, #48]	; 0x30
   1ce1c:	beq	1cbfc <ftello64@plt+0xb5bc>
   1ce20:	ldr	ip, [sp, #24]
   1ce24:	mov	lr, r0
   1ce28:	add	r4, r0, #1024	; 0x400
   1ce2c:	ldr	r3, [r7, #4]!
   1ce30:	cmp	r3, #0
   1ce34:	movne	r0, lr
   1ce38:	movne	r1, #1
   1ce3c:	beq	1ce58 <ftello64@plt+0xb818>
   1ce40:	tst	r3, #1
   1ce44:	bne	1ce6c <ftello64@plt+0xb82c>
   1ce48:	lsrs	r3, r3, #1
   1ce4c:	add	r0, r0, #4
   1ce50:	lsl	r1, r1, #1
   1ce54:	bne	1ce40 <ftello64@plt+0xb800>
   1ce58:	add	lr, lr, #128	; 0x80
   1ce5c:	add	ip, ip, #4
   1ce60:	cmp	r4, lr
   1ce64:	bne	1ce2c <ftello64@plt+0xb7ec>
   1ce68:	b	1c668 <ftello64@plt+0xb028>
   1ce6c:	ldr	r2, [ip]
   1ce70:	ands	r2, r1, r2
   1ce74:	bne	1cea0 <ftello64@plt+0xb860>
   1ce78:	add	r2, r2, #1
   1ce7c:	ldr	r8, [ip, r2, lsl #5]
   1ce80:	tst	r1, r8
   1ce84:	beq	1ce78 <ftello64@plt+0xb838>
   1ce88:	add	r2, r5, r2, lsl #2
   1ce8c:	ldr	r8, [r2, #-2048]	; 0xfffff800
   1ce90:	ldr	r2, [r2, #-1024]	; 0xfffffc00
   1ce94:	str	r8, [r0]
   1ce98:	str	r2, [r0, #1024]	; 0x400
   1ce9c:	b	1ce48 <ftello64@plt+0xb808>
   1cea0:	mov	r2, #0
   1cea4:	b	1ce88 <ftello64@plt+0xb848>
   1cea8:	cmp	r1, #0
   1ceac:	strd	r4, [sp, #-16]!
   1ceb0:	mov	r5, r0
   1ceb4:	str	r6, [sp, #8]
   1ceb8:	str	lr, [sp, #12]
   1cebc:	blt	1cf70 <ftello64@plt+0xb930>
   1cec0:	ldr	r3, [r0, #48]	; 0x30
   1cec4:	cmp	r3, r1
   1cec8:	beq	1cf84 <ftello64@plt+0xb944>
   1cecc:	ldr	r3, [r0, #80]	; 0x50
   1ced0:	cmp	r3, #1
   1ced4:	ble	1cf24 <ftello64@plt+0xb8e4>
   1ced8:	ldr	r3, [r0, #8]
   1cedc:	add	r3, r3, r1, lsl #2
   1cee0:	b	1ceec <ftello64@plt+0xb8ac>
   1cee4:	cmn	r1, #1
   1cee8:	beq	1cf70 <ftello64@plt+0xb930>
   1ceec:	ldr	r4, [r3], #-4
   1cef0:	sub	r1, r1, #1
   1cef4:	cmn	r4, #1
   1cef8:	beq	1cee4 <ftello64@plt+0xb8a4>
   1cefc:	ldrb	r3, [r5, #78]	; 0x4e
   1cf00:	cmp	r3, #0
   1cf04:	bne	1cf94 <ftello64@plt+0xb954>
   1cf08:	cmp	r4, #10
   1cf0c:	movne	r0, #0
   1cf10:	beq	1cf50 <ftello64@plt+0xb910>
   1cf14:	ldrd	r4, [sp]
   1cf18:	ldr	r6, [sp, #8]
   1cf1c:	add	sp, sp, #12
   1cf20:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf24:	ldr	r3, [r0, #4]
   1cf28:	ldr	r0, [r0, #68]	; 0x44
   1cf2c:	ldrb	r3, [r3, r1]
   1cf30:	asr	r1, r3, #5
   1cf34:	and	r2, r3, #31
   1cf38:	ldr	r0, [r0, r1, lsl #2]
   1cf3c:	lsr	r0, r0, r2
   1cf40:	ands	r0, r0, #1
   1cf44:	bne	1cf14 <ftello64@plt+0xb8d4>
   1cf48:	cmp	r3, #10
   1cf4c:	bne	1cf14 <ftello64@plt+0xb8d4>
   1cf50:	ldrb	r3, [r5, #77]	; 0x4d
   1cf54:	ldrd	r4, [sp]
   1cf58:	ldr	r6, [sp, #8]
   1cf5c:	add	sp, sp, #12
   1cf60:	cmp	r3, #0
   1cf64:	moveq	r0, #0
   1cf68:	movne	r0, #2
   1cf6c:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf70:	ldr	r6, [sp, #8]
   1cf74:	ldr	r0, [r5, #60]	; 0x3c
   1cf78:	ldrd	r4, [sp]
   1cf7c:	add	sp, sp, #12
   1cf80:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf84:	tst	r2, #2
   1cf88:	movne	r0, #8
   1cf8c:	moveq	r0, #10
   1cf90:	b	1cf14 <ftello64@plt+0xb8d4>
   1cf94:	mov	r0, r4
   1cf98:	bl	114f0 <iswalnum@plt>
   1cf9c:	sub	r3, r4, #95	; 0x5f
   1cfa0:	cmp	r0, #0
   1cfa4:	clz	r3, r3
   1cfa8:	lsr	r3, r3, #5
   1cfac:	movne	r3, #1
   1cfb0:	cmp	r3, #0
   1cfb4:	movne	r0, #1
   1cfb8:	bne	1cf14 <ftello64@plt+0xb8d4>
   1cfbc:	b	1cf08 <ftello64@plt+0xb8c8>
   1cfc0:	ldrb	ip, [r1, #4]
   1cfc4:	str	r4, [sp, #-8]!
   1cfc8:	ldr	r3, [r0, #4]
   1cfcc:	str	lr, [sp, #4]
   1cfd0:	sub	ip, ip, #1
   1cfd4:	ldrb	r3, [r3, r2]
   1cfd8:	cmp	ip, #6
   1cfdc:	ldrls	pc, [pc, ip, lsl #2]
   1cfe0:	b	1d00c <ftello64@plt+0xb9cc>
   1cfe4:	andeq	sp, r1, r0
   1cfe8:	andeq	sp, r1, ip
   1cfec:	strheq	sp, [r1], -r0
   1cff0:	andeq	sp, r1, ip
   1cff4:	andeq	sp, r1, r4, lsr #32
   1cff8:	andeq	sp, r1, ip
   1cffc:	andeq	sp, r1, ip, lsl r0
   1d000:	ldrb	ip, [r1]
   1d004:	cmp	ip, r3
   1d008:	beq	1d044 <ftello64@plt+0xba04>
   1d00c:	mov	r0, #0
   1d010:	ldr	r4, [sp]
   1d014:	add	sp, sp, #4
   1d018:	pop	{pc}		; (ldr pc, [sp], #4)
   1d01c:	tst	r3, #128	; 0x80
   1d020:	bne	1d00c <ftello64@plt+0xb9cc>
   1d024:	cmp	r3, #10
   1d028:	beq	1d0e4 <ftello64@plt+0xbaa4>
   1d02c:	cmp	r3, #0
   1d030:	bne	1d044 <ftello64@plt+0xba04>
   1d034:	ldr	ip, [r0, #84]	; 0x54
   1d038:	ldr	ip, [ip, #128]	; 0x80
   1d03c:	tst	ip, #128	; 0x80
   1d040:	bne	1d00c <ftello64@plt+0xb9cc>
   1d044:	ldr	r4, [r1, #4]
   1d048:	mov	r3, #65280	; 0xff00
   1d04c:	movt	r3, #3
   1d050:	and	r3, r3, r4
   1d054:	cmp	r3, #0
   1d058:	beq	1d0a0 <ftello64@plt+0xba60>
   1d05c:	mov	r1, r2
   1d060:	ldr	r2, [r0, #88]	; 0x58
   1d064:	bl	1cea8 <ftello64@plt+0xb868>
   1d068:	ubfx	r1, r4, #8, #10
   1d06c:	ands	r2, r1, #4
   1d070:	bne	1d0d0 <ftello64@plt+0xba90>
   1d074:	tst	r1, #8
   1d078:	beq	1d084 <ftello64@plt+0xba44>
   1d07c:	tst	r0, #1
   1d080:	bne	1d00c <ftello64@plt+0xb9cc>
   1d084:	tst	r1, #32
   1d088:	beq	1d094 <ftello64@plt+0xba54>
   1d08c:	ands	r3, r0, #2
   1d090:	beq	1d00c <ftello64@plt+0xb9cc>
   1d094:	tst	r1, #128	; 0x80
   1d098:	ubfxne	r0, r0, #3, #1
   1d09c:	bne	1d010 <ftello64@plt+0xb9d0>
   1d0a0:	ldr	r4, [sp]
   1d0a4:	add	sp, sp, #4
   1d0a8:	mov	r0, #1
   1d0ac:	pop	{pc}		; (ldr pc, [sp], #4)
   1d0b0:	ldr	ip, [r1]
   1d0b4:	asr	lr, r3, #5
   1d0b8:	and	r3, r3, #31
   1d0bc:	ldr	ip, [ip, lr, lsl #2]
   1d0c0:	lsr	r3, ip, r3
   1d0c4:	ands	r3, r3, #1
   1d0c8:	bne	1d044 <ftello64@plt+0xba04>
   1d0cc:	b	1d00c <ftello64@plt+0xb9cc>
   1d0d0:	ands	r3, r0, #1
   1d0d4:	beq	1d00c <ftello64@plt+0xb9cc>
   1d0d8:	tst	r1, #8
   1d0dc:	beq	1d084 <ftello64@plt+0xba44>
   1d0e0:	b	1d00c <ftello64@plt+0xb9cc>
   1d0e4:	ldr	r3, [r0, #84]	; 0x54
   1d0e8:	ldr	r3, [r3, #128]	; 0x80
   1d0ec:	ands	r3, r3, #64	; 0x40
   1d0f0:	bne	1d044 <ftello64@plt+0xba04>
   1d0f4:	b	1d00c <ftello64@plt+0xb9cc>
   1d0f8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1d0fc:	mov	r4, r0
   1d100:	ldr	r5, [r0, #24]
   1d104:	strd	r6, [sp, #8]
   1d108:	mov	r7, r1
   1d10c:	strd	r8, [sp, #16]
   1d110:	mov	r8, r2
   1d114:	strd	sl, [sp, #24]
   1d118:	str	lr, [sp, #32]
   1d11c:	sub	sp, sp, #44	; 0x2c
   1d120:	cmp	r5, r1
   1d124:	suble	r5, r1, r5
   1d128:	ble	1d18c <ftello64@plt+0xbb4c>
   1d12c:	ldr	r3, [r0, #80]	; 0x50
   1d130:	cmp	r3, #1
   1d134:	ble	1d144 <ftello64@plt+0xbb04>
   1d138:	mov	r2, #0
   1d13c:	mov	r3, #0
   1d140:	strd	r2, [r0, #16]
   1d144:	ldrb	r3, [r4, #75]	; 0x4b
   1d148:	mov	r2, #0
   1d14c:	tst	r8, #1
   1d150:	movne	r0, #4
   1d154:	moveq	r0, #6
   1d158:	ldr	ip, [r4, #44]	; 0x2c
   1d15c:	mov	r5, r7
   1d160:	str	r2, [r4, #24]
   1d164:	ldr	r1, [r4, #52]	; 0x34
   1d168:	cmp	r3, r2
   1d16c:	str	r2, [r4, #28]
   1d170:	ldreq	r3, [r4]
   1d174:	str	r2, [r4, #32]
   1d178:	str	ip, [r4, #48]	; 0x30
   1d17c:	str	r1, [r4, #56]	; 0x38
   1d180:	str	r0, [r4, #60]	; 0x3c
   1d184:	streq	r3, [r4, #4]
   1d188:	strb	r2, [r4, #76]	; 0x4c
   1d18c:	cmp	r5, #0
   1d190:	beq	1d30c <ftello64@plt+0xbccc>
   1d194:	ldrb	r2, [r4, #76]	; 0x4c
   1d198:	ldr	r3, [r4, #32]
   1d19c:	ldr	r6, [r4, #28]
   1d1a0:	cmp	r3, r5
   1d1a4:	ble	1d31c <ftello64@plt+0xbcdc>
   1d1a8:	cmp	r2, #0
   1d1ac:	bne	1d488 <ftello64@plt+0xbe48>
   1d1b0:	mov	r2, r8
   1d1b4:	sub	r1, r5, #1
   1d1b8:	mov	r0, r4
   1d1bc:	bl	1cea8 <ftello64@plt+0xb868>
   1d1c0:	ldr	r3, [r4, #80]	; 0x50
   1d1c4:	sub	r2, r6, r5
   1d1c8:	str	r0, [r4, #60]	; 0x3c
   1d1cc:	cmp	r3, #1
   1d1d0:	bgt	1d268 <ftello64@plt+0xbc28>
   1d1d4:	ldrb	r3, [r4, #75]	; 0x4b
   1d1d8:	cmp	r3, #0
   1d1dc:	bne	1d4c8 <ftello64@plt+0xbe88>
   1d1e0:	ldr	ip, [r4, #32]
   1d1e4:	str	r2, [r4, #28]
   1d1e8:	ldr	r1, [r4, #48]	; 0x30
   1d1ec:	ldr	r0, [r4, #56]	; 0x38
   1d1f0:	sub	ip, ip, r5
   1d1f4:	ldr	r2, [r4, #80]	; 0x50
   1d1f8:	sub	r1, r1, r5
   1d1fc:	str	ip, [r4, #32]
   1d200:	sub	r0, r0, r5
   1d204:	cmp	r3, #0
   1d208:	bne	1d218 <ftello64@plt+0xbbd8>
   1d20c:	ldr	r3, [r4, #4]
   1d210:	add	r5, r3, r5
   1d214:	str	r5, [r4, #4]
   1d218:	cmp	r2, #1
   1d21c:	str	r7, [r4, #24]
   1d220:	str	r1, [r4, #48]	; 0x30
   1d224:	str	r0, [r4, #56]	; 0x38
   1d228:	ble	1d294 <ftello64@plt+0xbc54>
   1d22c:	ldrb	r3, [r4, #72]	; 0x48
   1d230:	mov	r0, r4
   1d234:	cmp	r3, #0
   1d238:	bne	1d284 <ftello64@plt+0xbc44>
   1d23c:	bl	18d14 <ftello64@plt+0x76d4>
   1d240:	mov	r3, #0
   1d244:	mov	r0, r3
   1d248:	str	r3, [r4, #40]	; 0x28
   1d24c:	add	sp, sp, #44	; 0x2c
   1d250:	ldrd	r4, [sp]
   1d254:	ldrd	r6, [sp, #8]
   1d258:	ldrd	r8, [sp, #16]
   1d25c:	ldrd	sl, [sp, #24]
   1d260:	add	sp, sp, #32
   1d264:	pop	{pc}		; (ldr pc, [sp], #4)
   1d268:	ldr	r0, [r4, #8]
   1d26c:	lsl	r2, r2, #2
   1d270:	add	r1, r0, r5, lsl #2
   1d274:	bl	112e0 <memmove@plt>
   1d278:	ldr	r2, [r4, #28]
   1d27c:	sub	r2, r2, r5
   1d280:	b	1d1d4 <ftello64@plt+0xbb94>
   1d284:	bl	18eb4 <ftello64@plt+0x7874>
   1d288:	cmp	r0, #0
   1d28c:	beq	1d240 <ftello64@plt+0xbc00>
   1d290:	b	1d24c <ftello64@plt+0xbc0c>
   1d294:	ldrb	r3, [r4, #75]	; 0x4b
   1d298:	cmp	r3, #0
   1d29c:	streq	r1, [r4, #28]
   1d2a0:	beq	1d240 <ftello64@plt+0xbc00>
   1d2a4:	ldrb	r3, [r4, #72]	; 0x48
   1d2a8:	cmp	r3, #0
   1d2ac:	bne	1d788 <ftello64@plt+0xc148>
   1d2b0:	ldr	r0, [r4, #64]	; 0x40
   1d2b4:	cmp	r0, #0
   1d2b8:	beq	1d240 <ftello64@plt+0xbc00>
   1d2bc:	ldr	r3, [r4, #28]
   1d2c0:	ldr	r2, [r4, #36]	; 0x24
   1d2c4:	cmp	r1, r2
   1d2c8:	movge	r1, r2
   1d2cc:	cmp	r1, r3
   1d2d0:	bgt	1d2e0 <ftello64@plt+0xbca0>
   1d2d4:	b	1d8e8 <ftello64@plt+0xc2a8>
   1d2d8:	ldr	r7, [r4, #24]
   1d2dc:	ldr	r0, [r4, #64]	; 0x40
   1d2e0:	ldm	r4, {r2, ip}
   1d2e4:	add	r2, r2, r3
   1d2e8:	ldrb	r2, [r2, r7]
   1d2ec:	ldrb	r2, [r0, r2]
   1d2f0:	strb	r2, [ip, r3]
   1d2f4:	add	r3, r3, #1
   1d2f8:	cmp	r1, r3
   1d2fc:	bne	1d2d8 <ftello64@plt+0xbc98>
   1d300:	str	r1, [r4, #28]
   1d304:	str	r1, [r4, #32]
   1d308:	b	1d240 <ftello64@plt+0xbc00>
   1d30c:	ldr	r1, [r4, #48]	; 0x30
   1d310:	ldr	r0, [r4, #56]	; 0x38
   1d314:	ldr	r2, [r4, #80]	; 0x50
   1d318:	b	1d218 <ftello64@plt+0xbbd8>
   1d31c:	cmp	r2, #0
   1d320:	bne	1d824 <ftello64@plt+0xc1e4>
   1d324:	mov	r1, #0
   1d328:	ldr	r9, [r4, #24]
   1d32c:	ldr	r2, [r4, #80]	; 0x50
   1d330:	str	r1, [r4, #28]
   1d334:	cmp	r2, #1
   1d338:	ble	1d648 <ftello64@plt+0xc008>
   1d33c:	ldrb	r1, [r4, #73]	; 0x49
   1d340:	cmp	r1, #0
   1d344:	beq	1d3b8 <ftello64@plt+0xbd78>
   1d348:	ldr	r0, [r4]
   1d34c:	sub	r2, r5, r2
   1d350:	sub	r1, r5, #1
   1d354:	add	ip, r0, r9
   1d358:	add	r2, ip, r2
   1d35c:	add	lr, ip, r1
   1d360:	cmp	r0, r2
   1d364:	movcc	r0, r2
   1d368:	str	lr, [sp, #4]
   1d36c:	cmp	lr, r0
   1d370:	str	ip, [sp, #8]
   1d374:	bcc	1d3b8 <ftello64@plt+0xbd78>
   1d378:	ldrb	r2, [ip, r1]
   1d37c:	and	r2, r2, #192	; 0xc0
   1d380:	cmp	r2, #128	; 0x80
   1d384:	bne	1d798 <ftello64@plt+0xc158>
   1d388:	ldmib	sp, {r2, fp}
   1d38c:	sub	r0, r0, #1
   1d390:	sub	r2, r2, #1
   1d394:	b	1d3ac <ftello64@plt+0xbd6c>
   1d398:	ldrb	r1, [sl]
   1d39c:	sub	r2, r2, #1
   1d3a0:	and	r1, r1, #192	; 0xc0
   1d3a4:	cmp	r1, #128	; 0x80
   1d3a8:	bne	1d794 <ftello64@plt+0xc154>
   1d3ac:	cmp	r0, r2
   1d3b0:	mov	sl, r2
   1d3b4:	bne	1d398 <ftello64@plt+0xbd58>
   1d3b8:	add	r9, r9, r3
   1d3bc:	cmp	r7, r9
   1d3c0:	ble	1d6c8 <ftello64@plt+0xc088>
   1d3c4:	add	fp, r4, #16
   1d3c8:	add	sl, sp, #24
   1d3cc:	stmib	sp, {r4, r6}
   1d3d0:	str	r5, [sp, #12]
   1d3d4:	ldr	r2, [sp, #4]
   1d3d8:	mov	r3, fp
   1d3dc:	mov	r0, sl
   1d3e0:	ldrd	r4, [fp]
   1d3e4:	ldr	r1, [r2]
   1d3e8:	ldr	r6, [r2, #44]	; 0x2c
   1d3ec:	strd	r4, [sp, #32]
   1d3f0:	add	r1, r1, r9
   1d3f4:	sub	r6, r6, r9
   1d3f8:	mov	r2, r6
   1d3fc:	bl	2866c <ftello64@plt+0x1702c>
   1d400:	sub	r3, r0, #1
   1d404:	cmn	r3, #4
   1d408:	ldrls	r1, [sp, #24]
   1d40c:	bhi	1d850 <ftello64@plt+0xc210>
   1d410:	add	r9, r9, r0
   1d414:	cmp	r7, r9
   1d418:	bgt	1d3d4 <ftello64@plt+0xbd94>
   1d41c:	ldmib	sp, {r4, r6}
   1d420:	sub	r9, r9, r7
   1d424:	cmn	r1, #1
   1d428:	ldr	r5, [sp, #12]
   1d42c:	str	r9, [r4, #28]
   1d430:	beq	1d6d0 <ftello64@plt+0xc090>
   1d434:	ldrb	r3, [r4, #78]	; 0x4e
   1d438:	cmp	r3, #0
   1d43c:	bne	1d8b8 <ftello64@plt+0xc278>
   1d440:	cmp	r1, #10
   1d444:	movne	r3, #0
   1d448:	bne	1d45c <ftello64@plt+0xbe1c>
   1d44c:	ldrb	r3, [r4, #77]	; 0x4d
   1d450:	cmp	r3, #0
   1d454:	moveq	r3, #0
   1d458:	movne	r3, #2
   1d45c:	str	r3, [r4, #60]	; 0x3c
   1d460:	cmp	r9, #0
   1d464:	bne	1d87c <ftello64@plt+0xc23c>
   1d468:	ldrb	r3, [r4, #75]	; 0x4b
   1d46c:	str	r9, [r4, #32]
   1d470:	ldr	r1, [r4, #48]	; 0x30
   1d474:	ldr	r0, [r4, #56]	; 0x38
   1d478:	ldr	r2, [r4, #80]	; 0x50
   1d47c:	sub	r1, r1, r5
   1d480:	sub	r0, r0, r5
   1d484:	b	1d204 <ftello64@plt+0xbbc4>
   1d488:	mov	r3, r6
   1d48c:	mov	r2, #0
   1d490:	ldr	r9, [r4, #12]
   1d494:	b	1d4a8 <ftello64@plt+0xbe68>
   1d498:	bge	1d63c <ftello64@plt+0xbffc>
   1d49c:	add	r2, r1, #1
   1d4a0:	cmp	r2, r3
   1d4a4:	bge	1d4e4 <ftello64@plt+0xbea4>
   1d4a8:	add	r1, r2, r3
   1d4ac:	add	r1, r1, r1, lsr #31
   1d4b0:	asr	r1, r1, #1
   1d4b4:	ldr	r0, [r9, r1, lsl #2]
   1d4b8:	cmp	r0, r5
   1d4bc:	ble	1d498 <ftello64@plt+0xbe58>
   1d4c0:	mov	r3, r1
   1d4c4:	b	1d4a0 <ftello64@plt+0xbe60>
   1d4c8:	ldr	r0, [r4, #4]
   1d4cc:	add	r1, r0, r5
   1d4d0:	bl	112e0 <memmove@plt>
   1d4d4:	ldr	r2, [r4, #28]
   1d4d8:	ldrb	r3, [r4, #75]	; 0x4b
   1d4dc:	sub	r2, r2, r5
   1d4e0:	b	1d1e0 <ftello64@plt+0xbba0>
   1d4e4:	cmp	r0, r5
   1d4e8:	addlt	sl, r1, #1
   1d4ec:	bge	1d63c <ftello64@plt+0xbffc>
   1d4f0:	mov	r2, r8
   1d4f4:	mov	r0, r4
   1d4f8:	bl	1cea8 <ftello64@plt+0xb868>
   1d4fc:	sub	r3, r5, sl
   1d500:	cmp	r6, r5
   1d504:	str	r0, [r4, #60]	; 0x3c
   1d508:	clz	r3, r3
   1d50c:	lsr	r3, r3, #5
   1d510:	movle	r3, #0
   1d514:	cmp	r3, #0
   1d518:	bne	1d6e8 <ftello64@plt+0xc0a8>
   1d51c:	ldr	r1, [r4, #44]	; 0x2c
   1d520:	mov	r3, #0
   1d524:	cmp	sl, #0
   1d528:	ldr	r0, [r4, #52]	; 0x34
   1d52c:	strb	r3, [r4, #76]	; 0x4c
   1d530:	sub	r1, r1, r7
   1d534:	add	r2, r1, r5
   1d538:	sub	r0, r0, r7
   1d53c:	add	r3, r0, r5
   1d540:	str	r2, [r4, #48]	; 0x30
   1d544:	str	r3, [r4, #56]	; 0x38
   1d548:	ble	1d578 <ftello64@plt+0xbf38>
   1d54c:	sub	r3, sl, #-1073741823	; 0xc0000001
   1d550:	ldr	r2, [r9, r3, lsl #2]
   1d554:	add	r3, r9, r3, lsl #2
   1d558:	cmp	r2, r5
   1d55c:	beq	1d570 <ftello64@plt+0xbf30>
   1d560:	b	1d578 <ftello64@plt+0xbf38>
   1d564:	ldr	r2, [r3, #-4]!
   1d568:	cmp	r2, r5
   1d56c:	bne	1d578 <ftello64@plt+0xbf38>
   1d570:	subs	sl, sl, #1
   1d574:	bne	1d564 <ftello64@plt+0xbf24>
   1d578:	cmp	r6, sl
   1d57c:	ble	1d5d4 <ftello64@plt+0xbf94>
   1d580:	ldr	r3, [r4, #8]
   1d584:	lsl	ip, sl, #2
   1d588:	ldr	r2, [r3, sl, lsl #2]
   1d58c:	add	r3, r3, ip
   1d590:	cmn	r2, #1
   1d594:	beq	1d5a8 <ftello64@plt+0xbf68>
   1d598:	b	1d5dc <ftello64@plt+0xbf9c>
   1d59c:	ldr	r2, [r3, #4]!
   1d5a0:	cmn	r2, #1
   1d5a4:	bne	1d5dc <ftello64@plt+0xbf9c>
   1d5a8:	add	sl, sl, #1
   1d5ac:	cmp	r6, sl
   1d5b0:	lsl	ip, sl, #2
   1d5b4:	bne	1d59c <ftello64@plt+0xbf5c>
   1d5b8:	mov	r3, #0
   1d5bc:	mov	r2, r3
   1d5c0:	str	r3, [r4, #28]
   1d5c4:	ldrb	r3, [r4, #75]	; 0x4b
   1d5c8:	str	r2, [r4, #32]
   1d5cc:	ldr	r2, [r4, #80]	; 0x50
   1d5d0:	b	1d204 <ftello64@plt+0xbbc4>
   1d5d4:	beq	1d5b8 <ftello64@plt+0xbf78>
   1d5d8:	lsl	ip, sl, #2
   1d5dc:	ldr	r2, [r9, ip]
   1d5e0:	sub	r2, r2, r5
   1d5e4:	cmp	r2, #0
   1d5e8:	str	r2, [r4, #28]
   1d5ec:	beq	1d5c4 <ftello64@plt+0xbf84>
   1d5f0:	ble	1d618 <ftello64@plt+0xbfd8>
   1d5f4:	ldr	r1, [r4, #8]
   1d5f8:	mov	r3, #0
   1d5fc:	mvn	r0, #0
   1d600:	sub	r1, r1, #4
   1d604:	str	r0, [r1, #4]!
   1d608:	add	r3, r3, #1
   1d60c:	ldr	r2, [r4, #28]
   1d610:	cmp	r2, r3
   1d614:	bgt	1d604 <ftello64@plt+0xbfc4>
   1d618:	mov	r1, #255	; 0xff
   1d61c:	ldr	r0, [r4, #4]
   1d620:	bl	11520 <memset@plt>
   1d624:	ldr	r2, [r4, #28]
   1d628:	ldr	r1, [r4, #48]	; 0x30
   1d62c:	ldr	r0, [r4, #56]	; 0x38
   1d630:	sub	r1, r1, r5
   1d634:	sub	r0, r0, r5
   1d638:	b	1d5c4 <ftello64@plt+0xbf84>
   1d63c:	mov	sl, r1
   1d640:	sub	r1, r1, #1
   1d644:	b	1d4f0 <ftello64@plt+0xbeb0>
   1d648:	ldr	r3, [r4]
   1d64c:	ldr	ip, [r4, #64]	; 0x40
   1d650:	add	r3, r3, r5
   1d654:	add	r9, r3, r9
   1d658:	ldrb	r0, [r9, #-1]
   1d65c:	cmp	ip, #0
   1d660:	str	r1, [r4, #32]
   1d664:	ldrbne	r0, [ip, r0]
   1d668:	ldr	ip, [r4, #68]	; 0x44
   1d66c:	asr	r1, r0, #5
   1d670:	and	r3, r0, #31
   1d674:	ldr	r1, [ip, r1, lsl #2]
   1d678:	lsr	r3, r1, r3
   1d67c:	ands	r1, r3, #1
   1d680:	bne	1d698 <ftello64@plt+0xc058>
   1d684:	cmp	r0, #10
   1d688:	bne	1d698 <ftello64@plt+0xc058>
   1d68c:	ldrb	r3, [r4, #77]	; 0x4d
   1d690:	cmp	r3, #0
   1d694:	movne	r1, #2
   1d698:	ldrb	r3, [r4, #75]	; 0x4b
   1d69c:	str	r1, [r4, #60]	; 0x3c
   1d6a0:	ldr	r1, [r4, #48]	; 0x30
   1d6a4:	ldr	r0, [r4, #56]	; 0x38
   1d6a8:	cmp	r3, #0
   1d6ac:	sub	r1, r1, r5
   1d6b0:	sub	r0, r0, r5
   1d6b4:	beq	1d20c <ftello64@plt+0xbbcc>
   1d6b8:	str	r7, [r4, #24]
   1d6bc:	str	r1, [r4, #48]	; 0x30
   1d6c0:	str	r0, [r4, #56]	; 0x38
   1d6c4:	b	1d298 <ftello64@plt+0xbc58>
   1d6c8:	sub	r9, r9, r7
   1d6cc:	str	r9, [r4, #28]
   1d6d0:	mov	r2, r8
   1d6d4:	sub	r1, r6, #1
   1d6d8:	mov	r0, r4
   1d6dc:	bl	1cea8 <ftello64@plt+0xb868>
   1d6e0:	str	r0, [r4, #60]	; 0x3c
   1d6e4:	b	1d460 <ftello64@plt+0xbe20>
   1d6e8:	ldr	r3, [r9, sl, lsl #2]
   1d6ec:	cmp	r3, r5
   1d6f0:	bne	1d51c <ftello64@plt+0xbedc>
   1d6f4:	ldr	r0, [r4, #8]
   1d6f8:	lsl	r8, r5, #2
   1d6fc:	sub	r2, r6, r5
   1d700:	lsl	r2, r2, #2
   1d704:	add	r1, r0, r8
   1d708:	bl	112e0 <memmove@plt>
   1d70c:	ldr	r0, [r4, #4]
   1d710:	ldr	r2, [r4, #28]
   1d714:	add	r1, r0, r5
   1d718:	sub	r2, r2, r5
   1d71c:	bl	112e0 <memmove@plt>
   1d720:	ldr	r3, [r4, #28]
   1d724:	ldr	r2, [r4, #32]
   1d728:	sub	r3, r3, r5
   1d72c:	cmp	r3, #0
   1d730:	sub	r2, r2, r5
   1d734:	str	r3, [r4, #28]
   1d738:	str	r2, [r4, #32]
   1d73c:	ble	1d76c <ftello64@plt+0xc12c>
   1d740:	ldr	r1, [r4, #12]
   1d744:	mov	r2, #0
   1d748:	add	r0, r1, r8
   1d74c:	sub	r1, r1, #4
   1d750:	ldr	r3, [r0], #4
   1d754:	add	r2, r2, #1
   1d758:	sub	r3, r3, r5
   1d75c:	str	r3, [r1, #4]!
   1d760:	ldr	r3, [r4, #28]
   1d764:	cmp	r3, r2
   1d768:	bgt	1d750 <ftello64@plt+0xc110>
   1d76c:	ldr	r1, [r4, #48]	; 0x30
   1d770:	ldr	r0, [r4, #56]	; 0x38
   1d774:	ldrb	r3, [r4, #75]	; 0x4b
   1d778:	sub	r1, r1, r5
   1d77c:	ldr	r2, [r4, #80]	; 0x50
   1d780:	sub	r0, r0, r5
   1d784:	b	1d204 <ftello64@plt+0xbbc4>
   1d788:	mov	r0, r4
   1d78c:	bl	19474 <ftello64@plt+0x7e34>
   1d790:	b	1d240 <ftello64@plt+0xbc00>
   1d794:	strd	sl, [sp, #4]
   1d798:	ldr	r1, [sp, #8]
   1d79c:	ldr	r2, [r4, #48]	; 0x30
   1d7a0:	ldr	r3, [r4, #64]	; 0x40
   1d7a4:	add	r2, r1, r2
   1d7a8:	ldr	r1, [sp, #4]
   1d7ac:	cmp	r3, #0
   1d7b0:	sub	r2, r2, r1
   1d7b4:	ldreq	r1, [sp, #4]
   1d7b8:	bne	1d908 <ftello64@plt+0xc2c8>
   1d7bc:	mov	sl, #0
   1d7c0:	mov	fp, #0
   1d7c4:	add	r3, sp, #32
   1d7c8:	add	r0, sp, #20
   1d7cc:	strd	sl, [sp, #32]
   1d7d0:	bl	2866c <ftello64@plt+0x1702c>
   1d7d4:	ldr	r3, [sp, #8]
   1d7d8:	add	r9, r3, r5
   1d7dc:	ldr	r3, [sp, #4]
   1d7e0:	sub	r9, r9, r3
   1d7e4:	cmp	r0, r9
   1d7e8:	bcc	1d7f4 <ftello64@plt+0xc1b4>
   1d7ec:	cmn	r0, #3
   1d7f0:	bls	1d800 <ftello64@plt+0xc1c0>
   1d7f4:	ldr	r9, [r4, #24]
   1d7f8:	ldr	r3, [r4, #32]
   1d7fc:	b	1d3b8 <ftello64@plt+0xbd78>
   1d800:	ldr	r1, [sp, #20]
   1d804:	sub	r9, r0, r9
   1d808:	mov	r2, #0
   1d80c:	mov	r3, #0
   1d810:	strd	r2, [r4, #16]
   1d814:	str	r9, [r4, #28]
   1d818:	cmn	r1, #1
   1d81c:	bne	1d434 <ftello64@plt+0xbdf4>
   1d820:	b	1d7f4 <ftello64@plt+0xc1b4>
   1d824:	ldr	r1, [r4, #44]	; 0x2c
   1d828:	mov	r0, #0
   1d82c:	ldr	r2, [r4, #52]	; 0x34
   1d830:	strb	r0, [r4, #76]	; 0x4c
   1d834:	sub	r1, r1, r7
   1d838:	add	r1, r1, r5
   1d83c:	sub	r2, r2, r7
   1d840:	add	r2, r2, r5
   1d844:	str	r1, [r4, #48]	; 0x30
   1d848:	str	r2, [r4, #56]	; 0x38
   1d84c:	b	1d324 <ftello64@plt+0xbce4>
   1d850:	mov	r1, #0
   1d854:	cmp	r6, r1
   1d858:	cmpne	r0, r1
   1d85c:	beq	1d86c <ftello64@plt+0xc22c>
   1d860:	ldr	r3, [sp, #4]
   1d864:	ldr	r3, [r3]
   1d868:	ldrb	r1, [r3, r9]
   1d86c:	mov	r0, #1
   1d870:	ldrd	r2, [sp, #32]
   1d874:	strd	r2, [fp]
   1d878:	b	1d410 <ftello64@plt+0xbdd0>
   1d87c:	ble	1d8a4 <ftello64@plt+0xc264>
   1d880:	ldr	r2, [r4, #8]
   1d884:	mov	r3, #0
   1d888:	mvn	r1, #0
   1d88c:	sub	r2, r2, #4
   1d890:	str	r1, [r2, #4]!
   1d894:	add	r3, r3, #1
   1d898:	ldr	r9, [r4, #28]
   1d89c:	cmp	r9, r3
   1d8a0:	bgt	1d890 <ftello64@plt+0xc250>
   1d8a4:	ldrb	r3, [r4, #75]	; 0x4b
   1d8a8:	cmp	r3, #0
   1d8ac:	bne	1d8f0 <ftello64@plt+0xc2b0>
   1d8b0:	ldr	r9, [r4, #28]
   1d8b4:	b	1d46c <ftello64@plt+0xbe2c>
   1d8b8:	mov	r0, r1
   1d8bc:	str	r1, [sp, #4]
   1d8c0:	bl	114f0 <iswalnum@plt>
   1d8c4:	ldr	r1, [sp, #4]
   1d8c8:	subs	r3, r1, #95	; 0x5f
   1d8cc:	movne	r3, #1
   1d8d0:	cmp	r0, #0
   1d8d4:	movne	r3, #0
   1d8d8:	cmp	r3, #0
   1d8dc:	moveq	r3, #1
   1d8e0:	beq	1d45c <ftello64@plt+0xbe1c>
   1d8e4:	b	1d440 <ftello64@plt+0xbe00>
   1d8e8:	mov	r1, r3
   1d8ec:	b	1d300 <ftello64@plt+0xbcc0>
   1d8f0:	mov	r2, r9
   1d8f4:	mov	r1, #255	; 0xff
   1d8f8:	ldr	r0, [r4, #4]
   1d8fc:	bl	11520 <memset@plt>
   1d900:	ldrb	r3, [r4, #75]	; 0x4b
   1d904:	b	1d8b0 <ftello64@plt+0xc270>
   1d908:	cmp	r2, #6
   1d90c:	movlt	r1, r2
   1d910:	movge	r1, #6
   1d914:	cmp	r2, #0
   1d918:	ble	1d958 <ftello64@plt+0xc318>
   1d91c:	ldrd	sl, [sp, #4]
   1d920:	add	r0, sp, #24
   1d924:	mov	ip, r0
   1d928:	mov	lr, r0
   1d92c:	sub	r0, r1, #1
   1d930:	add	r0, ip, r0
   1d934:	add	r1, sl, r1
   1d938:	ldrb	ip, [r1, #-1]!
   1d93c:	ldrb	ip, [r3, ip]
   1d940:	cmp	sl, r1
   1d944:	strb	ip, [r0], #-1
   1d948:	bne	1d938 <ftello64@plt+0xc2f8>
   1d94c:	strd	sl, [sp, #4]
   1d950:	mov	r1, lr
   1d954:	b	1d7bc <ftello64@plt+0xc17c>
   1d958:	add	r3, sp, #24
   1d95c:	mov	lr, r3
   1d960:	b	1d950 <ftello64@plt+0xc310>
   1d964:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d968:	mov	r4, r1
   1d96c:	mov	r1, r2
   1d970:	ldr	r2, [r0, #88]	; 0x58
   1d974:	mov	r5, r0
   1d978:	strd	r6, [sp, #8]
   1d97c:	str	r8, [sp, #16]
   1d980:	str	lr, [sp, #20]
   1d984:	bl	1cea8 <ftello64@plt+0xb868>
   1d988:	ldr	lr, [r4, #8]
   1d98c:	cmp	lr, #0
   1d990:	ble	1da40 <ftello64@plt+0xc400>
   1d994:	ldr	r3, [r5, #84]	; 0x54
   1d998:	mov	r2, #0
   1d99c:	and	r7, r0, #8
   1d9a0:	and	r6, r0, #2
   1d9a4:	and	r5, r0, #1
   1d9a8:	ldr	r1, [r4, #12]
   1d9ac:	ldr	r4, [r3]
   1d9b0:	sub	r1, r1, #4
   1d9b4:	ldr	r0, [r1, #4]!
   1d9b8:	add	r3, r4, r0, lsl #3
   1d9bc:	ldrb	ip, [r3, #4]
   1d9c0:	ldr	r3, [r3, #4]
   1d9c4:	cmp	ip, #2
   1d9c8:	ubfx	r3, r3, #8, #10
   1d9cc:	bne	1da34 <ftello64@plt+0xc3f4>
   1d9d0:	cmp	r3, #0
   1d9d4:	beq	1da10 <ftello64@plt+0xc3d0>
   1d9d8:	tst	r3, #4
   1d9dc:	beq	1da24 <ftello64@plt+0xc3e4>
   1d9e0:	cmp	r5, #0
   1d9e4:	beq	1da34 <ftello64@plt+0xc3f4>
   1d9e8:	tst	r3, #8
   1d9ec:	bne	1da34 <ftello64@plt+0xc3f4>
   1d9f0:	tst	r3, #32
   1d9f4:	beq	1da00 <ftello64@plt+0xc3c0>
   1d9f8:	cmp	r6, #0
   1d9fc:	beq	1da34 <ftello64@plt+0xc3f4>
   1da00:	tst	r3, #128	; 0x80
   1da04:	beq	1da10 <ftello64@plt+0xc3d0>
   1da08:	cmp	r7, #0
   1da0c:	beq	1da34 <ftello64@plt+0xc3f4>
   1da10:	ldrd	r4, [sp]
   1da14:	ldrd	r6, [sp, #8]
   1da18:	ldr	r8, [sp, #16]
   1da1c:	add	sp, sp, #20
   1da20:	pop	{pc}		; (ldr pc, [sp], #4)
   1da24:	tst	r3, #8
   1da28:	beq	1d9f0 <ftello64@plt+0xc3b0>
   1da2c:	cmp	r5, #0
   1da30:	beq	1d9f0 <ftello64@plt+0xc3b0>
   1da34:	add	r2, r2, #1
   1da38:	cmp	r2, lr
   1da3c:	bne	1d9b4 <ftello64@plt+0xc374>
   1da40:	mov	r0, #0
   1da44:	b	1da10 <ftello64@plt+0xc3d0>
   1da48:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1da4c:	strd	r6, [sp, #8]
   1da50:	strd	sl, [sp, #24]
   1da54:	ldr	fp, [r1]
   1da58:	strd	r8, [sp, #16]
   1da5c:	str	lr, [sp, #32]
   1da60:	sub	sp, sp, #12
   1da64:	ldr	r6, [r0, #84]	; 0x54
   1da68:	cmp	fp, #0
   1da6c:	ble	1db28 <ftello64@plt+0xc4e8>
   1da70:	mov	r8, r3
   1da74:	mov	r9, r2
   1da78:	mov	sl, r0
   1da7c:	mov	r7, r1
   1da80:	mov	r4, #0
   1da84:	b	1da90 <ftello64@plt+0xc450>
   1da88:	cmp	r4, fp
   1da8c:	bge	1db28 <ftello64@plt+0xc4e8>
   1da90:	ldr	r3, [r9]
   1da94:	ldr	ip, [r6]
   1da98:	ldr	r5, [r3, r4, lsl #2]
   1da9c:	add	r4, r4, #1
   1daa0:	add	lr, ip, r5, lsl #3
   1daa4:	ldrb	lr, [lr, #4]
   1daa8:	cmp	lr, #8
   1daac:	bne	1da88 <ftello64@plt+0xc448>
   1dab0:	ldr	r3, [ip, r5, lsl #3]
   1dab4:	cmp	r3, #31
   1dab8:	bgt	1da88 <ftello64@plt+0xc448>
   1dabc:	ldr	r2, [r6, #80]	; 0x50
   1dac0:	lsr	r3, r2, r3
   1dac4:	tst	r3, #1
   1dac8:	beq	1da88 <ftello64@plt+0xc448>
   1dacc:	ldr	fp, [sl, #124]	; 0x7c
   1dad0:	ldr	r3, [sl, #128]	; 0x80
   1dad4:	ldr	r2, [sl, #132]	; 0x84
   1dad8:	cmp	r3, fp
   1dadc:	beq	1db50 <ftello64@plt+0xc510>
   1dae0:	mov	r1, #24
   1dae4:	mov	r0, #1
   1dae8:	str	r2, [sp, #4]
   1daec:	bl	280a4 <ftello64@plt+0x16a64>
   1daf0:	ldr	r2, [sp, #4]
   1daf4:	ldr	r3, [sl, #124]	; 0x7c
   1daf8:	str	r0, [r2, fp, lsl #2]
   1dafc:	ldr	r2, [sl, #132]	; 0x84
   1db00:	add	r1, r3, #1
   1db04:	ldr	r3, [r2, r3, lsl #2]
   1db08:	cmp	r3, #0
   1db0c:	beq	1db48 <ftello64@plt+0xc508>
   1db10:	str	r5, [r3, #4]
   1db14:	str	r1, [sl, #124]	; 0x7c
   1db18:	str	r8, [r3]
   1db1c:	ldr	fp, [r7]
   1db20:	cmp	r4, fp
   1db24:	blt	1da90 <ftello64@plt+0xc450>
   1db28:	mov	r0, #0
   1db2c:	add	sp, sp, #12
   1db30:	ldrd	r4, [sp]
   1db34:	ldrd	r6, [sp, #8]
   1db38:	ldrd	r8, [sp, #16]
   1db3c:	ldrd	sl, [sp, #24]
   1db40:	add	sp, sp, #32
   1db44:	pop	{pc}		; (ldr pc, [sp], #4)
   1db48:	mov	r0, #12
   1db4c:	b	1db2c <ftello64@plt+0xc4ec>
   1db50:	mov	r0, r2
   1db54:	lsl	r1, fp, #3
   1db58:	bl	28154 <ftello64@plt+0x16b14>
   1db5c:	subs	r2, r0, #0
   1db60:	lsl	r3, fp, #1
   1db64:	beq	1db48 <ftello64@plt+0xc508>
   1db68:	str	r3, [sl, #128]	; 0x80
   1db6c:	str	r2, [sl, #132]	; 0x84
   1db70:	ldr	fp, [sl, #124]	; 0x7c
   1db74:	b	1dae0 <ftello64@plt+0xc4a0>
   1db78:	strd	r4, [sp, #-16]!
   1db7c:	mov	r5, r0
   1db80:	mov	r0, r1
   1db84:	mov	r4, r1
   1db88:	str	r6, [sp, #8]
   1db8c:	str	lr, [sp, #12]
   1db90:	bl	114cc <strlen@plt>
   1db94:	cmp	r0, #1
   1db98:	bne	1dbcc <ftello64@plt+0xc58c>
   1db9c:	ldrb	r3, [r4]
   1dba0:	mov	ip, #0
   1dba4:	asr	r1, r3, #5
   1dba8:	and	r3, r3, #31
   1dbac:	ldr	r2, [r5, r1, lsl #2]
   1dbb0:	orr	r3, r2, r0, lsl r3
   1dbb4:	str	r3, [r5, r1, lsl #2]
   1dbb8:	ldrd	r4, [sp]
   1dbbc:	mov	r0, ip
   1dbc0:	ldr	r6, [sp, #8]
   1dbc4:	add	sp, sp, #12
   1dbc8:	pop	{pc}		; (ldr pc, [sp], #4)
   1dbcc:	mov	ip, #3
   1dbd0:	b	1dbb8 <ftello64@plt+0xc578>
   1dbd4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1dbd8:	mov	r5, r1
   1dbdc:	strd	r6, [sp, #8]
   1dbe0:	mov	r6, r0
   1dbe4:	strd	r8, [sp, #16]
   1dbe8:	mov	r8, r3
   1dbec:	strd	sl, [sp, #24]
   1dbf0:	mov	sl, r2
   1dbf4:	str	lr, [sp, #32]
   1dbf8:	sub	sp, sp, #4
   1dbfc:	ldr	r9, [sp, #40]	; 0x28
   1dc00:	ldr	ip, [sp, #48]	; 0x30
   1dc04:	ldr	r7, [sp, #44]	; 0x2c
   1dc08:	tst	ip, #4194304	; 0x400000
   1dc0c:	beq	1dc30 <ftello64@plt+0xc5f0>
   1dc10:	mov	r0, r7
   1dc14:	movw	r1, #47080	; 0xb7e8
   1dc18:	movt	r1, #2
   1dc1c:	bl	112b0 <strcmp@plt>
   1dc20:	cmp	r0, #0
   1dc24:	movweq	r7, #47072	; 0xb7e0
   1dc28:	movteq	r7, #2
   1dc2c:	bne	1dd34 <ftello64@plt+0xc6f4>
   1dc30:	ldr	r4, [r8]
   1dc34:	ldr	r3, [r9]
   1dc38:	ldr	fp, [sl]
   1dc3c:	cmp	r3, r4
   1dc40:	beq	1de18 <ftello64@plt+0xc7d8>
   1dc44:	add	r3, r4, #1
   1dc48:	mov	r0, r7
   1dc4c:	str	r3, [r8]
   1dc50:	bl	11274 <wctype@plt>
   1dc54:	movw	r1, #47096	; 0xb7f8
   1dc58:	movt	r1, #2
   1dc5c:	str	r0, [fp, r4, lsl #2]
   1dc60:	mov	r0, r7
   1dc64:	bl	112b0 <strcmp@plt>
   1dc68:	subs	r4, r0, #0
   1dc6c:	beq	1dcec <ftello64@plt+0xc6ac>
   1dc70:	movw	r1, #47104	; 0xb800
   1dc74:	movt	r1, #2
   1dc78:	mov	r0, r7
   1dc7c:	bl	112b0 <strcmp@plt>
   1dc80:	subs	r4, r0, #0
   1dc84:	bne	1dd58 <ftello64@plt+0xc718>
   1dc88:	bl	114a8 <__ctype_b_loc@plt>
   1dc8c:	ldr	r3, [r0]
   1dc90:	cmp	r6, #0
   1dc94:	moveq	ip, #1
   1dc98:	sub	r3, r3, #2
   1dc9c:	bne	1df40 <ftello64@plt+0xc900>
   1dca0:	ldrh	r2, [r3, #2]!
   1dca4:	asr	r1, r4, #5
   1dca8:	and	r0, r4, #31
   1dcac:	add	r4, r4, #1
   1dcb0:	tst	r2, #2
   1dcb4:	beq	1dcc4 <ftello64@plt+0xc684>
   1dcb8:	ldr	r2, [r5, r1, lsl #2]
   1dcbc:	orr	r2, r2, ip, lsl r0
   1dcc0:	str	r2, [r5, r1, lsl #2]
   1dcc4:	cmp	r4, #256	; 0x100
   1dcc8:	bne	1dca0 <ftello64@plt+0xc660>
   1dccc:	mov	r0, #0
   1dcd0:	add	sp, sp, #4
   1dcd4:	ldrd	r4, [sp]
   1dcd8:	ldrd	r6, [sp, #8]
   1dcdc:	ldrd	r8, [sp, #16]
   1dce0:	ldrd	sl, [sp, #24]
   1dce4:	add	sp, sp, #32
   1dce8:	pop	{pc}		; (ldr pc, [sp], #4)
   1dcec:	bl	114a8 <__ctype_b_loc@plt>
   1dcf0:	ldr	r3, [r0]
   1dcf4:	cmp	r6, #0
   1dcf8:	moveq	lr, #1
   1dcfc:	sub	r3, r3, #2
   1dd00:	bne	1df04 <ftello64@plt+0xc8c4>
   1dd04:	ldrh	r0, [r3, #2]!
   1dd08:	asr	r2, r4, #5
   1dd0c:	and	ip, r4, #31
   1dd10:	add	r4, r4, #1
   1dd14:	tst	r0, #8
   1dd18:	beq	1dd28 <ftello64@plt+0xc6e8>
   1dd1c:	ldr	r1, [r5, r2, lsl #2]
   1dd20:	orr	r1, r1, lr, lsl ip
   1dd24:	str	r1, [r5, r2, lsl #2]
   1dd28:	cmp	r4, #256	; 0x100
   1dd2c:	bne	1dd04 <ftello64@plt+0xc6c4>
   1dd30:	b	1dccc <ftello64@plt+0xc68c>
   1dd34:	mov	r0, r7
   1dd38:	movw	r1, #47088	; 0xb7f0
   1dd3c:	movt	r1, #2
   1dd40:	bl	112b0 <strcmp@plt>
   1dd44:	cmp	r0, #0
   1dd48:	movw	r3, #47072	; 0xb7e0
   1dd4c:	movt	r3, #2
   1dd50:	moveq	r7, r3
   1dd54:	b	1dc30 <ftello64@plt+0xc5f0>
   1dd58:	movw	r1, #47088	; 0xb7f0
   1dd5c:	movt	r1, #2
   1dd60:	mov	r0, r7
   1dd64:	bl	112b0 <strcmp@plt>
   1dd68:	subs	r4, r0, #0
   1dd6c:	beq	1ddd0 <ftello64@plt+0xc790>
   1dd70:	movw	r1, #47112	; 0xb808
   1dd74:	movt	r1, #2
   1dd78:	mov	r0, r7
   1dd7c:	bl	112b0 <strcmp@plt>
   1dd80:	subs	r4, r0, #0
   1dd84:	bne	1de44 <ftello64@plt+0xc804>
   1dd88:	bl	114a8 <__ctype_b_loc@plt>
   1dd8c:	ldr	r3, [r0]
   1dd90:	cmp	r6, #0
   1dd94:	moveq	ip, #1
   1dd98:	sub	r3, r3, #2
   1dd9c:	bne	1e11c <ftello64@plt+0xcadc>
   1dda0:	ldrh	r2, [r3, #2]!
   1dda4:	asr	r1, r4, #5
   1dda8:	and	r0, r4, #31
   1ddac:	add	r4, r4, #1
   1ddb0:	tst	r2, #8192	; 0x2000
   1ddb4:	beq	1ddc4 <ftello64@plt+0xc784>
   1ddb8:	ldr	r2, [r5, r1, lsl #2]
   1ddbc:	orr	r2, r2, ip, lsl r0
   1ddc0:	str	r2, [r5, r1, lsl #2]
   1ddc4:	cmp	r4, #256	; 0x100
   1ddc8:	bne	1dda0 <ftello64@plt+0xc760>
   1ddcc:	b	1dccc <ftello64@plt+0xc68c>
   1ddd0:	bl	114a8 <__ctype_b_loc@plt>
   1ddd4:	ldr	r3, [r0]
   1ddd8:	cmp	r6, #0
   1dddc:	moveq	ip, #1
   1dde0:	sub	r3, r3, #2
   1dde4:	bne	1df7c <ftello64@plt+0xc93c>
   1dde8:	ldrh	r2, [r3, #2]!
   1ddec:	asr	r1, r4, #5
   1ddf0:	and	r0, r4, #31
   1ddf4:	add	r4, r4, #1
   1ddf8:	tst	r2, #512	; 0x200
   1ddfc:	beq	1de0c <ftello64@plt+0xc7cc>
   1de00:	ldr	r2, [r5, r1, lsl #2]
   1de04:	orr	r2, r2, ip, lsl r0
   1de08:	str	r2, [r5, r1, lsl #2]
   1de0c:	cmp	r4, #256	; 0x100
   1de10:	bne	1dde8 <ftello64@plt+0xc7a8>
   1de14:	b	1dccc <ftello64@plt+0xc68c>
   1de18:	lsl	r4, r4, #1
   1de1c:	mov	r0, fp
   1de20:	add	r4, r4, #1
   1de24:	lsl	r1, r4, #2
   1de28:	bl	28154 <ftello64@plt+0x16b14>
   1de2c:	subs	fp, r0, #0
   1de30:	beq	1e078 <ftello64@plt+0xca38>
   1de34:	str	fp, [sl]
   1de38:	str	r4, [r9]
   1de3c:	ldr	r4, [r8]
   1de40:	b	1dc44 <ftello64@plt+0xc604>
   1de44:	movw	r1, #47072	; 0xb7e0
   1de48:	movt	r1, #2
   1de4c:	mov	r0, r7
   1de50:	bl	112b0 <strcmp@plt>
   1de54:	subs	r4, r0, #0
   1de58:	beq	1debc <ftello64@plt+0xc87c>
   1de5c:	movw	r1, #47120	; 0xb810
   1de60:	movt	r1, #2
   1de64:	mov	r0, r7
   1de68:	bl	112b0 <strcmp@plt>
   1de6c:	subs	r4, r0, #0
   1de70:	bne	1dfb8 <ftello64@plt+0xc978>
   1de74:	bl	114a8 <__ctype_b_loc@plt>
   1de78:	ldr	r3, [r0]
   1de7c:	cmp	r6, #0
   1de80:	moveq	ip, #1
   1de84:	sub	r3, r3, #2
   1de88:	bne	1e158 <ftello64@plt+0xcb18>
   1de8c:	ldrh	r1, [r3, #2]!
   1de90:	asr	r2, r4, #5
   1de94:	and	r0, r4, #31
   1de98:	add	r4, r4, #1
   1de9c:	tst	r1, #2048	; 0x800
   1dea0:	beq	1deb0 <ftello64@plt+0xc870>
   1dea4:	ldr	r1, [r5, r2, lsl #2]
   1dea8:	orr	r1, r1, ip, lsl r0
   1deac:	str	r1, [r5, r2, lsl #2]
   1deb0:	cmp	r4, #256	; 0x100
   1deb4:	bne	1de8c <ftello64@plt+0xc84c>
   1deb8:	b	1dccc <ftello64@plt+0xc68c>
   1debc:	bl	114a8 <__ctype_b_loc@plt>
   1dec0:	ldr	r3, [r0]
   1dec4:	cmp	r6, #0
   1dec8:	moveq	ip, #1
   1decc:	sub	r3, r3, #2
   1ded0:	bne	1e0e0 <ftello64@plt+0xcaa0>
   1ded4:	ldrh	r2, [r3, #2]!
   1ded8:	asr	r1, r4, #5
   1dedc:	and	r0, r4, #31
   1dee0:	add	r4, r4, #1
   1dee4:	tst	r2, #1024	; 0x400
   1dee8:	beq	1def8 <ftello64@plt+0xc8b8>
   1deec:	ldr	r2, [r5, r1, lsl #2]
   1def0:	orr	r2, r2, ip, lsl r0
   1def4:	str	r2, [r5, r1, lsl #2]
   1def8:	cmp	r4, #256	; 0x100
   1defc:	bne	1ded4 <ftello64@plt+0xc894>
   1df00:	b	1dccc <ftello64@plt+0xc68c>
   1df04:	add	ip, r6, #256	; 0x100
   1df08:	mov	lr, #1
   1df0c:	ldrh	r2, [r3, #2]!
   1df10:	tst	r2, #8
   1df14:	beq	1df30 <ftello64@plt+0xc8f0>
   1df18:	ldrb	r2, [r6]
   1df1c:	asr	r0, r2, #5
   1df20:	and	r2, r2, #31
   1df24:	ldr	r1, [r5, r0, lsl #2]
   1df28:	orr	r2, r1, lr, lsl r2
   1df2c:	str	r2, [r5, r0, lsl #2]
   1df30:	add	r6, r6, #1
   1df34:	cmp	ip, r6
   1df38:	bne	1df0c <ftello64@plt+0xc8cc>
   1df3c:	b	1dccc <ftello64@plt+0xc68c>
   1df40:	add	ip, r6, #256	; 0x100
   1df44:	mov	lr, #1
   1df48:	ldrh	r2, [r3, #2]!
   1df4c:	tst	r2, #2
   1df50:	beq	1df6c <ftello64@plt+0xc92c>
   1df54:	ldrb	r2, [r6]
   1df58:	asr	r0, r2, #5
   1df5c:	and	r2, r2, #31
   1df60:	ldr	r1, [r5, r0, lsl #2]
   1df64:	orr	r2, r1, lr, lsl r2
   1df68:	str	r2, [r5, r0, lsl #2]
   1df6c:	add	r6, r6, #1
   1df70:	cmp	ip, r6
   1df74:	bne	1df48 <ftello64@plt+0xc908>
   1df78:	b	1dccc <ftello64@plt+0xc68c>
   1df7c:	add	ip, r6, #256	; 0x100
   1df80:	mov	lr, #1
   1df84:	ldrh	r2, [r3, #2]!
   1df88:	tst	r2, #512	; 0x200
   1df8c:	beq	1dfa8 <ftello64@plt+0xc968>
   1df90:	ldrb	r2, [r6]
   1df94:	asr	r0, r2, #5
   1df98:	and	r2, r2, #31
   1df9c:	ldr	r1, [r5, r0, lsl #2]
   1dfa0:	orr	r2, r1, lr, lsl r2
   1dfa4:	str	r2, [r5, r0, lsl #2]
   1dfa8:	add	r6, r6, #1
   1dfac:	cmp	ip, r6
   1dfb0:	bne	1df84 <ftello64@plt+0xc944>
   1dfb4:	b	1dccc <ftello64@plt+0xc68c>
   1dfb8:	movw	r1, #47128	; 0xb818
   1dfbc:	movt	r1, #2
   1dfc0:	mov	r0, r7
   1dfc4:	bl	112b0 <strcmp@plt>
   1dfc8:	subs	r4, r0, #0
   1dfcc:	bne	1e018 <ftello64@plt+0xc9d8>
   1dfd0:	bl	114a8 <__ctype_b_loc@plt>
   1dfd4:	ldr	r3, [r0]
   1dfd8:	cmp	r6, #0
   1dfdc:	moveq	ip, #1
   1dfe0:	sub	r3, r3, #2
   1dfe4:	bne	1e368 <ftello64@plt+0xcd28>
   1dfe8:	ldrh	r2, [r3, #2]!
   1dfec:	asr	r1, r4, #5
   1dff0:	and	r0, r4, #31
   1dff4:	add	r4, r4, #1
   1dff8:	tst	r2, #16384	; 0x4000
   1dffc:	beq	1e00c <ftello64@plt+0xc9cc>
   1e000:	ldr	r2, [r5, r1, lsl #2]
   1e004:	orr	r2, r2, ip, lsl r0
   1e008:	str	r2, [r5, r1, lsl #2]
   1e00c:	cmp	r4, #256	; 0x100
   1e010:	bne	1dfe8 <ftello64@plt+0xc9a8>
   1e014:	b	1dccc <ftello64@plt+0xc68c>
   1e018:	movw	r1, #47080	; 0xb7e8
   1e01c:	movt	r1, #2
   1e020:	mov	r0, r7
   1e024:	bl	112b0 <strcmp@plt>
   1e028:	subs	r4, r0, #0
   1e02c:	bne	1e080 <ftello64@plt+0xca40>
   1e030:	bl	114a8 <__ctype_b_loc@plt>
   1e034:	ldr	r3, [r0]
   1e038:	cmp	r6, #0
   1e03c:	moveq	ip, #1
   1e040:	sub	r3, r3, #2
   1e044:	bne	1e3e0 <ftello64@plt+0xcda0>
   1e048:	ldrh	r2, [r3, #2]!
   1e04c:	asr	r1, r4, #5
   1e050:	and	r0, r4, #31
   1e054:	add	r4, r4, #1
   1e058:	tst	r2, #256	; 0x100
   1e05c:	beq	1e06c <ftello64@plt+0xca2c>
   1e060:	ldr	r2, [r5, r1, lsl #2]
   1e064:	orr	r2, r2, ip, lsl r0
   1e068:	str	r2, [r5, r1, lsl #2]
   1e06c:	cmp	r4, #256	; 0x100
   1e070:	bne	1e048 <ftello64@plt+0xca08>
   1e074:	b	1dccc <ftello64@plt+0xc68c>
   1e078:	mov	r0, #12
   1e07c:	b	1dcd0 <ftello64@plt+0xc690>
   1e080:	movw	r1, #47136	; 0xb820
   1e084:	movt	r1, #2
   1e088:	mov	r0, r7
   1e08c:	bl	112b0 <strcmp@plt>
   1e090:	subs	r4, r0, #0
   1e094:	bne	1e194 <ftello64@plt+0xcb54>
   1e098:	bl	114a8 <__ctype_b_loc@plt>
   1e09c:	ldr	r3, [r0]
   1e0a0:	cmp	r6, #0
   1e0a4:	moveq	ip, #1
   1e0a8:	sub	r3, r3, #2
   1e0ac:	bne	1e3a4 <ftello64@plt+0xcd64>
   1e0b0:	ldrh	r2, [r3, #2]!
   1e0b4:	asr	r1, r4, #5
   1e0b8:	and	r0, r4, #31
   1e0bc:	add	r4, r4, #1
   1e0c0:	tst	r2, #1
   1e0c4:	beq	1e0d4 <ftello64@plt+0xca94>
   1e0c8:	ldr	r2, [r5, r1, lsl #2]
   1e0cc:	orr	r2, r2, ip, lsl r0
   1e0d0:	str	r2, [r5, r1, lsl #2]
   1e0d4:	cmp	r4, #256	; 0x100
   1e0d8:	bne	1e0b0 <ftello64@plt+0xca70>
   1e0dc:	b	1dccc <ftello64@plt+0xc68c>
   1e0e0:	add	ip, r6, #256	; 0x100
   1e0e4:	mov	lr, #1
   1e0e8:	ldrh	r2, [r3, #2]!
   1e0ec:	tst	r2, #1024	; 0x400
   1e0f0:	beq	1e10c <ftello64@plt+0xcacc>
   1e0f4:	ldrb	r2, [r6]
   1e0f8:	asr	r0, r2, #5
   1e0fc:	and	r2, r2, #31
   1e100:	ldr	r1, [r5, r0, lsl #2]
   1e104:	orr	r2, r1, lr, lsl r2
   1e108:	str	r2, [r5, r0, lsl #2]
   1e10c:	add	r6, r6, #1
   1e110:	cmp	ip, r6
   1e114:	bne	1e0e8 <ftello64@plt+0xcaa8>
   1e118:	b	1dccc <ftello64@plt+0xc68c>
   1e11c:	add	ip, r6, #256	; 0x100
   1e120:	mov	lr, #1
   1e124:	ldrh	r2, [r3, #2]!
   1e128:	tst	r2, #8192	; 0x2000
   1e12c:	beq	1e148 <ftello64@plt+0xcb08>
   1e130:	ldrb	r2, [r6]
   1e134:	asr	r0, r2, #5
   1e138:	and	r2, r2, #31
   1e13c:	ldr	r1, [r5, r0, lsl #2]
   1e140:	orr	r2, r1, lr, lsl r2
   1e144:	str	r2, [r5, r0, lsl #2]
   1e148:	add	r6, r6, #1
   1e14c:	cmp	r6, ip
   1e150:	bne	1e124 <ftello64@plt+0xcae4>
   1e154:	b	1dccc <ftello64@plt+0xc68c>
   1e158:	add	r1, r6, #256	; 0x100
   1e15c:	mov	lr, #1
   1e160:	ldrh	r2, [r3, #2]!
   1e164:	tst	r2, #2048	; 0x800
   1e168:	beq	1e184 <ftello64@plt+0xcb44>
   1e16c:	ldrb	r2, [r6]
   1e170:	asr	ip, r2, #5
   1e174:	and	r2, r2, #31
   1e178:	ldr	r0, [r5, ip, lsl #2]
   1e17c:	orr	r2, r0, lr, lsl r2
   1e180:	str	r2, [r5, ip, lsl #2]
   1e184:	add	r6, r6, #1
   1e188:	cmp	r1, r6
   1e18c:	bne	1e160 <ftello64@plt+0xcb20>
   1e190:	b	1dccc <ftello64@plt+0xc68c>
   1e194:	movw	r1, #47144	; 0xb828
   1e198:	movt	r1, #2
   1e19c:	mov	r0, r7
   1e1a0:	bl	112b0 <strcmp@plt>
   1e1a4:	subs	r4, r0, #0
   1e1a8:	bne	1e230 <ftello64@plt+0xcbf0>
   1e1ac:	bl	114a8 <__ctype_b_loc@plt>
   1e1b0:	ldr	r3, [r0]
   1e1b4:	cmp	r6, #0
   1e1b8:	moveq	r0, #1
   1e1bc:	sub	r3, r3, #2
   1e1c0:	bne	1e1f4 <ftello64@plt+0xcbb4>
   1e1c4:	ldrsh	r2, [r3, #2]!
   1e1c8:	asr	r1, r4, #5
   1e1cc:	and	ip, r4, #31
   1e1d0:	add	r4, r4, #1
   1e1d4:	cmp	r2, #0
   1e1d8:	bge	1e1e8 <ftello64@plt+0xcba8>
   1e1dc:	ldr	r2, [r5, r1, lsl #2]
   1e1e0:	orr	r2, r2, r0, lsl ip
   1e1e4:	str	r2, [r5, r1, lsl #2]
   1e1e8:	cmp	r4, #256	; 0x100
   1e1ec:	bne	1e1c4 <ftello64@plt+0xcb84>
   1e1f0:	b	1dccc <ftello64@plt+0xc68c>
   1e1f4:	add	lr, r6, #256	; 0x100
   1e1f8:	mov	ip, #1
   1e1fc:	ldrsh	r2, [r3, #2]!
   1e200:	cmp	r2, #0
   1e204:	bge	1e220 <ftello64@plt+0xcbe0>
   1e208:	ldrb	r2, [r6]
   1e20c:	asr	r0, r2, #5
   1e210:	and	r2, r2, #31
   1e214:	ldr	r1, [r5, r0, lsl #2]
   1e218:	orr	r2, r1, ip, lsl r2
   1e21c:	str	r2, [r5, r0, lsl #2]
   1e220:	add	r6, r6, #1
   1e224:	cmp	lr, r6
   1e228:	bne	1e1fc <ftello64@plt+0xcbbc>
   1e22c:	b	1dccc <ftello64@plt+0xc68c>
   1e230:	movw	r1, #47152	; 0xb830
   1e234:	movt	r1, #2
   1e238:	mov	r0, r7
   1e23c:	bl	112b0 <strcmp@plt>
   1e240:	subs	r4, r0, #0
   1e244:	bne	1e2cc <ftello64@plt+0xcc8c>
   1e248:	bl	114a8 <__ctype_b_loc@plt>
   1e24c:	ldr	r3, [r0]
   1e250:	cmp	r6, #0
   1e254:	moveq	r0, #1
   1e258:	sub	r3, r3, #2
   1e25c:	bne	1e290 <ftello64@plt+0xcc50>
   1e260:	ldrh	r2, [r3, #2]!
   1e264:	asr	r1, r4, #5
   1e268:	and	ip, r4, #31
   1e26c:	add	r4, r4, #1
   1e270:	tst	r2, #4
   1e274:	beq	1e284 <ftello64@plt+0xcc44>
   1e278:	ldr	r2, [r5, r1, lsl #2]
   1e27c:	orr	r2, r2, r0, lsl ip
   1e280:	str	r2, [r5, r1, lsl #2]
   1e284:	cmp	r4, #256	; 0x100
   1e288:	bne	1e260 <ftello64@plt+0xcc20>
   1e28c:	b	1dccc <ftello64@plt+0xc68c>
   1e290:	add	lr, r6, #256	; 0x100
   1e294:	mov	ip, #1
   1e298:	ldrh	r2, [r3, #2]!
   1e29c:	tst	r2, #4
   1e2a0:	beq	1e2bc <ftello64@plt+0xcc7c>
   1e2a4:	ldrb	r2, [r6]
   1e2a8:	asr	r0, r2, #5
   1e2ac:	and	r2, r2, #31
   1e2b0:	ldr	r1, [r5, r0, lsl #2]
   1e2b4:	orr	r2, r1, ip, lsl r2
   1e2b8:	str	r2, [r5, r0, lsl #2]
   1e2bc:	add	r6, r6, #1
   1e2c0:	cmp	r6, lr
   1e2c4:	bne	1e298 <ftello64@plt+0xcc58>
   1e2c8:	b	1dccc <ftello64@plt+0xc68c>
   1e2cc:	mov	r0, r7
   1e2d0:	movw	r1, #47160	; 0xb838
   1e2d4:	movt	r1, #2
   1e2d8:	bl	112b0 <strcmp@plt>
   1e2dc:	subs	r4, r0, #0
   1e2e0:	movne	r0, #4
   1e2e4:	bne	1dcd0 <ftello64@plt+0xc690>
   1e2e8:	bl	114a8 <__ctype_b_loc@plt>
   1e2ec:	ldr	r3, [r0]
   1e2f0:	cmp	r6, #0
   1e2f4:	moveq	r0, #1
   1e2f8:	sub	r3, r3, #2
   1e2fc:	bne	1e330 <ftello64@plt+0xccf0>
   1e300:	ldrh	r2, [r3, #2]!
   1e304:	asr	r1, r4, #5
   1e308:	and	ip, r4, #31
   1e30c:	add	r4, r4, #1
   1e310:	tst	r2, #4096	; 0x1000
   1e314:	beq	1e324 <ftello64@plt+0xcce4>
   1e318:	ldr	r2, [r5, r1, lsl #2]
   1e31c:	orr	r2, r2, r0, lsl ip
   1e320:	str	r2, [r5, r1, lsl #2]
   1e324:	cmp	r4, #256	; 0x100
   1e328:	bne	1e300 <ftello64@plt+0xccc0>
   1e32c:	b	1dccc <ftello64@plt+0xc68c>
   1e330:	mov	ip, #1
   1e334:	ldrh	r2, [r3, #2]!
   1e338:	tst	r2, #4096	; 0x1000
   1e33c:	beq	1e358 <ftello64@plt+0xcd18>
   1e340:	ldrb	r2, [r6, r4]
   1e344:	asr	r0, r2, #5
   1e348:	and	r2, r2, #31
   1e34c:	ldr	r1, [r5, r0, lsl #2]
   1e350:	orr	r2, r1, ip, lsl r2
   1e354:	str	r2, [r5, r0, lsl #2]
   1e358:	add	r4, r4, #1
   1e35c:	cmp	r4, #256	; 0x100
   1e360:	bne	1e334 <ftello64@plt+0xccf4>
   1e364:	b	1dccc <ftello64@plt+0xc68c>
   1e368:	add	lr, r6, #256	; 0x100
   1e36c:	mov	ip, #1
   1e370:	ldrh	r2, [r3, #2]!
   1e374:	tst	r2, #16384	; 0x4000
   1e378:	beq	1e394 <ftello64@plt+0xcd54>
   1e37c:	ldrb	r2, [r6]
   1e380:	asr	r0, r2, #5
   1e384:	and	r2, r2, #31
   1e388:	ldr	r1, [r5, r0, lsl #2]
   1e38c:	orr	r2, r1, ip, lsl r2
   1e390:	str	r2, [r5, r0, lsl #2]
   1e394:	add	r6, r6, #1
   1e398:	cmp	lr, r6
   1e39c:	bne	1e370 <ftello64@plt+0xcd30>
   1e3a0:	b	1dccc <ftello64@plt+0xc68c>
   1e3a4:	add	lr, r6, #256	; 0x100
   1e3a8:	mov	ip, #1
   1e3ac:	ldrh	r2, [r3, #2]!
   1e3b0:	tst	r2, #1
   1e3b4:	beq	1e3d0 <ftello64@plt+0xcd90>
   1e3b8:	ldrb	r2, [r6]
   1e3bc:	asr	r0, r2, #5
   1e3c0:	and	r2, r2, #31
   1e3c4:	ldr	r1, [r5, r0, lsl #2]
   1e3c8:	orr	r2, r1, ip, lsl r2
   1e3cc:	str	r2, [r5, r0, lsl #2]
   1e3d0:	add	r6, r6, #1
   1e3d4:	cmp	lr, r6
   1e3d8:	bne	1e3ac <ftello64@plt+0xcd6c>
   1e3dc:	b	1dccc <ftello64@plt+0xc68c>
   1e3e0:	add	lr, r6, #256	; 0x100
   1e3e4:	mov	ip, #1
   1e3e8:	ldrh	r2, [r3, #2]!
   1e3ec:	tst	r2, #256	; 0x100
   1e3f0:	beq	1e40c <ftello64@plt+0xcdcc>
   1e3f4:	ldrb	r2, [r6]
   1e3f8:	asr	r0, r2, #5
   1e3fc:	and	r2, r2, #31
   1e400:	ldr	r1, [r5, r0, lsl #2]
   1e404:	orr	r2, r1, ip, lsl r2
   1e408:	str	r2, [r5, r0, lsl #2]
   1e40c:	add	r6, r6, #1
   1e410:	cmp	r6, lr
   1e414:	bne	1e3e8 <ftello64@plt+0xcda8>
   1e418:	b	1dccc <ftello64@plt+0xc68c>
   1e41c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1e420:	mov	r5, r3
   1e424:	strd	r6, [sp, #8]
   1e428:	mov	r6, r0
   1e42c:	mov	r0, #32
   1e430:	strd	r8, [sp, #16]
   1e434:	mov	r9, #0
   1e438:	strd	sl, [sp, #24]
   1e43c:	mov	fp, r1
   1e440:	mov	r1, #1
   1e444:	str	lr, [sp, #32]
   1e448:	sub	sp, sp, #44	; 0x2c
   1e44c:	mov	sl, r2
   1e450:	ldrb	r8, [sp, #80]	; 0x50
   1e454:	str	r9, [sp, #20]
   1e458:	bl	280a4 <ftello64@plt+0x16a64>
   1e45c:	subs	r4, r0, #0
   1e460:	beq	1e638 <ftello64@plt+0xcff8>
   1e464:	mov	r1, #1
   1e468:	mov	r0, #40	; 0x28
   1e46c:	bl	280a4 <ftello64@plt+0x16a64>
   1e470:	subs	r7, r0, #0
   1e474:	beq	1e64c <ftello64@plt+0xd00c>
   1e478:	ldrb	ip, [r7, #16]
   1e47c:	add	lr, sp, #20
   1e480:	mov	r0, fp
   1e484:	add	r3, r7, #36	; 0x24
   1e488:	add	r2, r7, #12
   1e48c:	mov	r1, r4
   1e490:	bfi	ip, r8, #0, #1
   1e494:	strb	ip, [r7, #16]
   1e498:	str	lr, [sp]
   1e49c:	str	sl, [sp, #4]
   1e4a0:	str	r9, [sp, #8]
   1e4a4:	bl	1dbd4 <ftello64@plt+0xc594>
   1e4a8:	subs	sl, r0, #0
   1e4ac:	bne	1e668 <ftello64@plt+0xd028>
   1e4b0:	ldrb	r3, [r5]
   1e4b4:	cmp	r3, #0
   1e4b8:	beq	1e4e0 <ftello64@plt+0xcea0>
   1e4bc:	mov	ip, #1
   1e4c0:	asr	r1, r3, #5
   1e4c4:	and	r0, r3, #31
   1e4c8:	ldrb	r3, [r5, #1]!
   1e4cc:	ldr	r2, [r4, r1, lsl #2]
   1e4d0:	cmp	r3, #0
   1e4d4:	orr	r2, r2, ip, lsl r0
   1e4d8:	str	r2, [r4, r1, lsl #2]
   1e4dc:	bne	1e4c0 <ftello64@plt+0xce80>
   1e4e0:	cmp	r8, #0
   1e4e4:	beq	1e504 <ftello64@plt+0xcec4>
   1e4e8:	sub	r3, r4, #4
   1e4ec:	add	r1, r4, #28
   1e4f0:	ldr	r2, [r3, #4]!
   1e4f4:	mvn	r2, r2
   1e4f8:	cmp	r1, r3
   1e4fc:	str	r2, [r3]
   1e500:	bne	1e4f0 <ftello64@plt+0xceb0>
   1e504:	ldr	r3, [r6, #92]	; 0x5c
   1e508:	cmp	r3, #1
   1e50c:	ble	1e538 <ftello64@plt+0xcef8>
   1e510:	ldr	r1, [r6, #60]	; 0x3c
   1e514:	sub	r3, r4, #4
   1e518:	add	ip, r4, #28
   1e51c:	sub	r1, r1, #4
   1e520:	ldr	r2, [r3, #4]!
   1e524:	ldr	r0, [r1, #4]!
   1e528:	cmp	ip, r3
   1e52c:	and	r2, r2, r0
   1e530:	str	r2, [r3]
   1e534:	bne	1e520 <ftello64@plt+0xcee0>
   1e538:	add	fp, sp, #24
   1e53c:	mov	r5, #0
   1e540:	mov	ip, #3
   1e544:	add	r9, r6, #56	; 0x38
   1e548:	add	sl, r6, #64	; 0x40
   1e54c:	mov	r3, r5
   1e550:	str	fp, [sp]
   1e554:	mov	r2, r5
   1e558:	mov	r0, r9
   1e55c:	strd	r4, [sp, #24]
   1e560:	mov	r1, sl
   1e564:	strb	ip, [sp, #28]
   1e568:	bl	1a9d4 <ftello64@plt+0x9394>
   1e56c:	subs	r8, r0, #0
   1e570:	beq	1e614 <ftello64@plt+0xcfd4>
   1e574:	ldr	r3, [r6, #92]	; 0x5c
   1e578:	cmp	r3, #1
   1e57c:	ble	1e608 <ftello64@plt+0xcfc8>
   1e580:	ldrb	ip, [r6, #88]	; 0x58
   1e584:	mov	r0, #6
   1e588:	mov	r3, r5
   1e58c:	mov	r2, r5
   1e590:	mov	r1, sl
   1e594:	str	fp, [sp]
   1e598:	str	r7, [sp, #24]
   1e59c:	strb	r0, [sp, #28]
   1e5a0:	mov	r0, r9
   1e5a4:	orr	ip, ip, #2
   1e5a8:	strb	ip, [r6, #88]	; 0x58
   1e5ac:	bl	1a9d4 <ftello64@plt+0x9394>
   1e5b0:	subs	r3, r0, #0
   1e5b4:	beq	1e614 <ftello64@plt+0xcfd4>
   1e5b8:	add	ip, sp, #32
   1e5bc:	mov	r4, #0
   1e5c0:	mov	r5, #0
   1e5c4:	mov	r2, r8
   1e5c8:	str	ip, [sp]
   1e5cc:	mov	ip, #10
   1e5d0:	mov	r1, sl
   1e5d4:	mov	r0, r9
   1e5d8:	strd	r4, [sp, #32]
   1e5dc:	strb	ip, [sp, #36]	; 0x24
   1e5e0:	bl	1a9d4 <ftello64@plt+0x9394>
   1e5e4:	mov	r8, r0
   1e5e8:	mov	r0, r8
   1e5ec:	add	sp, sp, #44	; 0x2c
   1e5f0:	ldrd	r4, [sp]
   1e5f4:	ldrd	r6, [sp, #8]
   1e5f8:	ldrd	r8, [sp, #16]
   1e5fc:	ldrd	sl, [sp, #24]
   1e600:	add	sp, sp, #32
   1e604:	pop	{pc}		; (ldr pc, [sp], #4)
   1e608:	mov	r0, r7
   1e60c:	bl	1963c <ftello64@plt+0x7ffc>
   1e610:	b	1e5e8 <ftello64@plt+0xcfa8>
   1e614:	mov	r0, r4
   1e618:	mov	r8, #0
   1e61c:	bl	1500c <ftello64@plt+0x39cc>
   1e620:	mov	r0, r7
   1e624:	bl	1963c <ftello64@plt+0x7ffc>
   1e628:	ldr	r2, [sp, #84]	; 0x54
   1e62c:	mov	r3, #12
   1e630:	str	r3, [r2]
   1e634:	b	1e5e8 <ftello64@plt+0xcfa8>
   1e638:	ldr	r2, [sp, #84]	; 0x54
   1e63c:	mov	r3, #12
   1e640:	mov	r8, r4
   1e644:	str	r3, [r2]
   1e648:	b	1e5e8 <ftello64@plt+0xcfa8>
   1e64c:	mov	r0, r4
   1e650:	mov	r8, r7
   1e654:	bl	1500c <ftello64@plt+0x39cc>
   1e658:	ldr	r2, [sp, #84]	; 0x54
   1e65c:	mov	r3, #12
   1e660:	str	r3, [r2]
   1e664:	b	1e5e8 <ftello64@plt+0xcfa8>
   1e668:	mov	r0, r4
   1e66c:	mov	r8, r9
   1e670:	bl	1500c <ftello64@plt+0x39cc>
   1e674:	mov	r0, r7
   1e678:	bl	1963c <ftello64@plt+0x7ffc>
   1e67c:	ldr	r3, [sp, #84]	; 0x54
   1e680:	str	sl, [r3]
   1e684:	b	1e5e8 <ftello64@plt+0xcfa8>
   1e688:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1e68c:	strd	r6, [sp, #8]
   1e690:	ldr	r6, [r0]
   1e694:	strd	r8, [sp, #16]
   1e698:	strd	sl, [sp, #24]
   1e69c:	str	lr, [sp, #32]
   1e6a0:	sub	sp, sp, #316	; 0x13c
   1e6a4:	ldr	ip, [r6, #92]	; 0x5c
   1e6a8:	cmp	ip, #1
   1e6ac:	ldr	ip, [r1]
   1e6b0:	movne	r5, #0
   1e6b4:	ldreq	r5, [r0, #12]
   1e6b8:	ubfxeq	r5, r5, #22, #1
   1e6bc:	cmp	ip, #0
   1e6c0:	ble	1e7ac <ftello64@plt+0xd16c>
   1e6c4:	mov	r4, r3
   1e6c8:	mov	r3, #255	; 0xff
   1e6cc:	movt	r3, #32
   1e6d0:	mov	r8, #0
   1e6d4:	str	r5, [sp, #4]
   1e6d8:	str	r2, [sp, #8]
   1e6dc:	str	r4, [sp, #12]
   1e6e0:	str	r3, [sp, #32]
   1e6e4:	mov	r3, #1
   1e6e8:	movt	r3, #32
   1e6ec:	str	r1, [sp, #20]
   1e6f0:	str	r0, [sp, #24]
   1e6f4:	str	r3, [sp, #36]	; 0x24
   1e6f8:	b	1e72c <ftello64@plt+0xd0ec>
   1e6fc:	cmp	r7, #3
   1e700:	beq	1e95c <ftello64@plt+0xd31c>
   1e704:	cmp	r7, #6
   1e708:	beq	1e7c8 <ftello64@plt+0xd188>
   1e70c:	and	r3, r7, #253	; 0xfd
   1e710:	cmp	r3, #5
   1e714:	beq	1eb14 <ftello64@plt+0xd4d4>
   1e718:	cmp	r7, #2
   1e71c:	beq	1eb34 <ftello64@plt+0xd4f4>
   1e720:	add	r8, r8, #1
   1e724:	cmp	r8, ip
   1e728:	bge	1e7ac <ftello64@plt+0xd16c>
   1e72c:	ldr	r3, [sp, #8]
   1e730:	ldr	r2, [r6]
   1e734:	ldr	r3, [r3]
   1e738:	ldr	r9, [r3, r8, lsl #2]
   1e73c:	lsl	r3, r9, #3
   1e740:	str	r3, [sp]
   1e744:	add	r3, r2, r3
   1e748:	ldrb	r7, [r3, #4]
   1e74c:	cmp	r7, #1
   1e750:	bne	1e6fc <ftello64@plt+0xd0bc>
   1e754:	ldr	r3, [sp, #4]
   1e758:	ldrb	fp, [r2, r9, lsl #3]
   1e75c:	ldr	r4, [sp, #12]
   1e760:	cmp	r3, #0
   1e764:	strb	r7, [r4, fp]
   1e768:	beq	1e77c <ftello64@plt+0xd13c>
   1e76c:	bl	1146c <__ctype_tolower_loc@plt>
   1e770:	ldr	r3, [r0]
   1e774:	ldr	r3, [r3, fp, lsl #2]
   1e778:	strb	r7, [r4, r3]
   1e77c:	ldr	r3, [sp, #24]
   1e780:	ldr	r3, [r3, #12]
   1e784:	tst	r3, #4194304	; 0x400000
   1e788:	beq	1e798 <ftello64@plt+0xd158>
   1e78c:	ldr	r3, [r6, #92]	; 0x5c
   1e790:	cmp	r3, #1
   1e794:	bgt	1ea14 <ftello64@plt+0xd3d4>
   1e798:	ldr	r3, [sp, #20]
   1e79c:	add	r8, r8, #1
   1e7a0:	ldr	ip, [r3]
   1e7a4:	cmp	r8, ip
   1e7a8:	blt	1e72c <ftello64@plt+0xd0ec>
   1e7ac:	add	sp, sp, #316	; 0x13c
   1e7b0:	ldrd	r4, [sp]
   1e7b4:	ldrd	r6, [sp, #8]
   1e7b8:	ldrd	r8, [sp, #16]
   1e7bc:	ldrd	sl, [sp, #24]
   1e7c0:	add	sp, sp, #32
   1e7c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1e7c8:	ldr	r2, [r6, #92]	; 0x5c
   1e7cc:	ldr	fp, [r3]
   1e7d0:	cmp	r2, #1
   1e7d4:	ble	1e7fc <ftello64@plt+0xd1bc>
   1e7d8:	ldr	r2, [fp, #36]	; 0x24
   1e7dc:	cmp	r2, #0
   1e7e0:	bne	1e8f8 <ftello64@plt+0xd2b8>
   1e7e4:	ldrb	r2, [fp, #16]
   1e7e8:	tst	r2, #1
   1e7ec:	bne	1e8f8 <ftello64@plt+0xd2b8>
   1e7f0:	ldr	r2, [fp, #32]
   1e7f4:	cmp	r2, #0
   1e7f8:	bne	1e8f8 <ftello64@plt+0xd2b8>
   1e7fc:	ldr	r2, [fp, #20]
   1e800:	cmp	r2, #0
   1e804:	ble	1e720 <ftello64@plt+0xd0e0>
   1e808:	mov	r5, fp
   1e80c:	mov	r7, #0
   1e810:	str	r8, [sp, #16]
   1e814:	add	r9, sp, #56	; 0x38
   1e818:	add	sl, sp, #48	; 0x30
   1e81c:	ldr	r4, [sp, #12]
   1e820:	ldr	fp, [sp, #24]
   1e824:	b	1e834 <ftello64@plt+0xd1f4>
   1e828:	ldr	r2, [r5, #20]
   1e82c:	cmp	r7, r2
   1e830:	bge	1e8ec <ftello64@plt+0xd2ac>
   1e834:	mov	r2, #0
   1e838:	mov	r3, #0
   1e83c:	lsl	r8, r7, #2
   1e840:	mov	r0, r9
   1e844:	strd	r2, [sl]
   1e848:	mov	r2, sl
   1e84c:	ldr	r1, [r5]
   1e850:	ldr	r1, [r1, r7, lsl #2]
   1e854:	add	r7, r7, #1
   1e858:	bl	11280 <wcrtomb@plt>
   1e85c:	cmn	r0, #1
   1e860:	beq	1e898 <ftello64@plt+0xd258>
   1e864:	ldr	r3, [sp, #4]
   1e868:	ldrb	r2, [sp, #56]	; 0x38
   1e86c:	cmp	r3, #0
   1e870:	mov	r3, #1
   1e874:	str	r2, [sp]
   1e878:	strb	r3, [r4, r2]
   1e87c:	beq	1e898 <ftello64@plt+0xd258>
   1e880:	bl	1146c <__ctype_tolower_loc@plt>
   1e884:	ldr	r1, [r0]
   1e888:	mov	r3, #1
   1e88c:	ldr	r2, [sp]
   1e890:	ldr	r2, [r1, r2, lsl #2]
   1e894:	strb	r3, [r4, r2]
   1e898:	ldr	r2, [fp, #12]
   1e89c:	tst	r2, #4194304	; 0x400000
   1e8a0:	beq	1e828 <ftello64@plt+0xd1e8>
   1e8a4:	ldr	r2, [r6, #92]	; 0x5c
   1e8a8:	cmp	r2, #1
   1e8ac:	ble	1e828 <ftello64@plt+0xd1e8>
   1e8b0:	ldr	r2, [r5]
   1e8b4:	ldr	r0, [r2, r8]
   1e8b8:	bl	11334 <towlower@plt>
   1e8bc:	mov	r1, r0
   1e8c0:	mov	r2, sl
   1e8c4:	mov	r0, r9
   1e8c8:	bl	11280 <wcrtomb@plt>
   1e8cc:	cmn	r0, #1
   1e8d0:	beq	1e828 <ftello64@plt+0xd1e8>
   1e8d4:	ldrb	r2, [sp, #56]	; 0x38
   1e8d8:	mov	r3, #1
   1e8dc:	strb	r3, [r4, r2]
   1e8e0:	ldr	r2, [r5, #20]
   1e8e4:	cmp	r7, r2
   1e8e8:	blt	1e834 <ftello64@plt+0xd1f4>
   1e8ec:	str	r4, [sp, #12]
   1e8f0:	ldr	r8, [sp, #16]
   1e8f4:	b	1e798 <ftello64@plt+0xd158>
   1e8f8:	ldr	r5, [sp, #4]
   1e8fc:	mov	r3, #0
   1e900:	add	r9, sp, #56	; 0x38
   1e904:	add	sl, sp, #48	; 0x30
   1e908:	mov	r7, #1
   1e90c:	ldr	r4, [sp, #12]
   1e910:	strb	r3, [sp, #48]	; 0x30
   1e914:	mov	r0, #0
   1e918:	mov	r1, #0
   1e91c:	mov	r3, r9
   1e920:	mov	r2, #1
   1e924:	strd	r0, [r9]
   1e928:	mov	r1, sl
   1e92c:	bl	2866c <ftello64@plt+0x1702c>
   1e930:	ldrb	r3, [sp, #48]	; 0x30
   1e934:	cmn	r0, #2
   1e938:	strbeq	r7, [r4, r3]
   1e93c:	add	r3, r3, #1
   1e940:	uxtb	r3, r3
   1e944:	cmp	r3, #0
   1e948:	strb	r3, [sp, #48]	; 0x30
   1e94c:	bne	1e914 <ftello64@plt+0xd2d4>
   1e950:	str	r5, [sp, #4]
   1e954:	str	r4, [sp, #12]
   1e958:	b	1e798 <ftello64@plt+0xd158>
   1e95c:	ldr	r4, [sp, #12]
   1e960:	mov	sl, #0
   1e964:	mov	r9, #32
   1e968:	str	r8, [sp, #28]
   1e96c:	mov	fp, #1
   1e970:	mov	r5, sl
   1e974:	ldr	r8, [sp, #4]
   1e978:	str	r6, [sp, #16]
   1e97c:	ldr	r3, [sp]
   1e980:	sub	r7, r9, #32
   1e984:	ldr	r2, [r2, r3]
   1e988:	ldr	r6, [r2, sl]
   1e98c:	add	r3, r5, r7
   1e990:	add	r2, r4, r7
   1e994:	lsr	r3, r6, r3
   1e998:	tst	r3, #1
   1e99c:	beq	1e9cc <ftello64@plt+0xd38c>
   1e9a0:	cmp	r8, #0
   1e9a4:	add	r3, r7, #128	; 0x80
   1e9a8:	strb	fp, [r4, r7]
   1e9ac:	beq	1e9cc <ftello64@plt+0xd38c>
   1e9b0:	cmp	r3, #384	; 0x180
   1e9b4:	bcs	1e9c8 <ftello64@plt+0xd388>
   1e9b8:	bl	1146c <__ctype_tolower_loc@plt>
   1e9bc:	ldr	r3, [r0]
   1e9c0:	ldr	r2, [r3, r7, lsl #2]
   1e9c4:	add	r2, r4, r2
   1e9c8:	strb	fp, [r2]
   1e9cc:	add	r7, r7, #1
   1e9d0:	cmp	r9, r7
   1e9d4:	bne	1e98c <ftello64@plt+0xd34c>
   1e9d8:	add	r9, r9, #32
   1e9dc:	add	sl, sl, #4
   1e9e0:	cmp	r9, #288	; 0x120
   1e9e4:	sub	r5, r5, #32
   1e9e8:	beq	1e9f8 <ftello64@plt+0xd3b8>
   1e9ec:	ldr	r3, [sp, #16]
   1e9f0:	ldr	r2, [r3]
   1e9f4:	b	1e97c <ftello64@plt+0xd33c>
   1e9f8:	str	r8, [sp, #4]
   1e9fc:	ldr	r3, [sp, #20]
   1ea00:	str	r4, [sp, #12]
   1ea04:	ldr	r6, [sp, #16]
   1ea08:	ldr	r8, [sp, #28]
   1ea0c:	ldr	ip, [r3]
   1ea10:	b	1e720 <ftello64@plt+0xd0e0>
   1ea14:	ldr	r3, [r6]
   1ea18:	add	r2, r9, #1
   1ea1c:	ldrb	r1, [r3, r9, lsl #3]
   1ea20:	strb	r1, [sp, #56]	; 0x38
   1ea24:	ldr	r1, [r6, #8]
   1ea28:	cmp	r2, r1
   1ea2c:	bcs	1eb5c <ftello64@plt+0xd51c>
   1ea30:	ldr	r1, [sp]
   1ea34:	ldr	r0, [sp, #32]
   1ea38:	add	sl, r1, #8
   1ea3c:	add	r3, r3, sl
   1ea40:	ldr	r1, [r3, #4]
   1ea44:	and	r1, r1, r0
   1ea48:	ldr	r0, [sp, #36]	; 0x24
   1ea4c:	cmp	r1, r0
   1ea50:	bne	1eb5c <ftello64@plt+0xd51c>
   1ea54:	add	r7, sp, #57	; 0x39
   1ea58:	ldr	r5, [sp, #4]
   1ea5c:	ldr	r4, [sp, #12]
   1ea60:	ldr	r0, [sp, #32]
   1ea64:	ldr	ip, [sp, #36]	; 0x24
   1ea68:	b	1ea84 <ftello64@plt+0xd444>
   1ea6c:	ldr	r3, [r6]
   1ea70:	add	r3, r3, r2, lsl #3
   1ea74:	ldr	r1, [r3, #4]
   1ea78:	and	r1, r1, r0
   1ea7c:	cmp	r1, ip
   1ea80:	bne	1ea9c <ftello64@plt+0xd45c>
   1ea84:	ldrb	r3, [r3]
   1ea88:	add	r2, r2, #1
   1ea8c:	strb	r3, [r7], #1
   1ea90:	ldr	r3, [r6, #8]
   1ea94:	cmp	r3, r2
   1ea98:	bhi	1ea6c <ftello64@plt+0xd42c>
   1ea9c:	add	r9, sp, #56	; 0x38
   1eaa0:	str	r5, [sp, #4]
   1eaa4:	sub	r7, r7, r9
   1eaa8:	str	r4, [sp, #12]
   1eaac:	add	sl, sp, #48	; 0x30
   1eab0:	mov	r4, #0
   1eab4:	mov	r5, #0
   1eab8:	mov	r2, r7
   1eabc:	mov	r3, sl
   1eac0:	mov	r1, r9
   1eac4:	add	r0, sp, #44	; 0x2c
   1eac8:	strd	r4, [sl]
   1eacc:	bl	2866c <ftello64@plt+0x1702c>
   1ead0:	cmp	r0, r7
   1ead4:	bne	1e798 <ftello64@plt+0xd158>
   1ead8:	ldr	r0, [sp, #44]	; 0x2c
   1eadc:	bl	11334 <towlower@plt>
   1eae0:	mov	r1, r0
   1eae4:	mov	r2, sl
   1eae8:	mov	r0, r9
   1eaec:	bl	11280 <wcrtomb@plt>
   1eaf0:	cmn	r0, #1
   1eaf4:	beq	1e798 <ftello64@plt+0xd158>
   1eaf8:	ldrb	r3, [sp, #56]	; 0x38
   1eafc:	mov	r2, #1
   1eb00:	ldr	r1, [sp, #12]
   1eb04:	strb	r2, [r1, r3]
   1eb08:	ldr	r3, [sp, #20]
   1eb0c:	ldr	ip, [r3]
   1eb10:	b	1e720 <ftello64@plt+0xd0e0>
   1eb14:	ldr	r4, [sp, #12]
   1eb18:	mov	r2, #256	; 0x100
   1eb1c:	mov	r1, #1
   1eb20:	mov	r0, r4
   1eb24:	bl	11520 <memset@plt>
   1eb28:	cmp	r7, #2
   1eb2c:	bne	1e7ac <ftello64@plt+0xd16c>
   1eb30:	b	1eb48 <ftello64@plt+0xd508>
   1eb34:	ldr	r4, [sp, #12]
   1eb38:	mov	r2, #256	; 0x100
   1eb3c:	mov	r1, #1
   1eb40:	mov	r0, r4
   1eb44:	bl	11520 <memset@plt>
   1eb48:	ldr	r2, [sp, #24]
   1eb4c:	ldrb	r3, [r2, #28]
   1eb50:	orr	r3, r3, #1
   1eb54:	strb	r3, [r2, #28]
   1eb58:	b	1e7ac <ftello64@plt+0xd16c>
   1eb5c:	add	r9, sp, #56	; 0x38
   1eb60:	b	1eaac <ftello64@plt+0xd46c>
   1eb64:	add	ip, r0, r2, lsl #3
   1eb68:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1eb6c:	strd	r6, [sp, #8]
   1eb70:	str	sl, [sp, #24]
   1eb74:	ldrb	sl, [ip, #4]
   1eb78:	strd	r8, [sp, #16]
   1eb7c:	str	lr, [sp, #28]
   1eb80:	cmp	sl, #7
   1eb84:	beq	1ecf0 <ftello64@plt+0xd6b0>
   1eb88:	ldr	ip, [r3, #80]	; 0x50
   1eb8c:	cmp	ip, #1
   1eb90:	beq	1ebd8 <ftello64@plt+0xd598>
   1eb94:	mov	r9, r1
   1eb98:	mov	r5, r0
   1eb9c:	ldr	r1, [sp, #32]
   1eba0:	mov	r0, r3
   1eba4:	mov	r8, r3
   1eba8:	mov	r6, r2
   1ebac:	bl	1a20c <ftello64@plt+0x8bcc>
   1ebb0:	cmp	sl, #5
   1ebb4:	mov	r7, r0
   1ebb8:	beq	1ebf8 <ftello64@plt+0xd5b8>
   1ebbc:	sub	r4, sl, #6
   1ebc0:	cmp	r0, #1
   1ebc4:	clz	r4, r4
   1ebc8:	lsr	r4, r4, #5
   1ebcc:	movle	r4, #0
   1ebd0:	cmp	r4, #0
   1ebd4:	bne	1ec40 <ftello64@plt+0xd600>
   1ebd8:	mov	r7, #0
   1ebdc:	mov	r0, r7
   1ebe0:	ldrd	r4, [sp]
   1ebe4:	ldrd	r6, [sp, #8]
   1ebe8:	ldrd	r8, [sp, #16]
   1ebec:	ldr	sl, [sp, #24]
   1ebf0:	add	sp, sp, #28
   1ebf4:	pop	{pc}		; (ldr pc, [sp], #4)
   1ebf8:	cmp	r0, #1
   1ebfc:	ble	1ebd8 <ftello64@plt+0xd598>
   1ec00:	ldr	r3, [r9]
   1ec04:	tst	r3, #64	; 0x40
   1ec08:	bne	1ec20 <ftello64@plt+0xd5e0>
   1ec0c:	ldr	r2, [r8, #4]
   1ec10:	ldr	r1, [sp, #32]
   1ec14:	ldrb	r2, [r2, r1]
   1ec18:	cmp	r2, #10
   1ec1c:	beq	1ebd8 <ftello64@plt+0xd598>
   1ec20:	tst	r3, #128	; 0x80
   1ec24:	beq	1ebdc <ftello64@plt+0xd59c>
   1ec28:	ldr	r3, [r8, #4]
   1ec2c:	ldr	r2, [sp, #32]
   1ec30:	ldrb	r3, [r3, r2]
   1ec34:	cmp	r3, #0
   1ec38:	beq	1ebd8 <ftello64@plt+0xd598>
   1ec3c:	b	1ebdc <ftello64@plt+0xd59c>
   1ec40:	ldr	r6, [r5, r6, lsl #3]
   1ec44:	ldr	r0, [r6, #20]
   1ec48:	ldr	ip, [r6, #32]
   1ec4c:	cmp	ip, #0
   1ec50:	bne	1ec60 <ftello64@plt+0xd620>
   1ec54:	ldr	r3, [r6, #36]	; 0x24
   1ec58:	orrs	r3, r0, r3
   1ec5c:	beq	1edc4 <ftello64@plt+0xd784>
   1ec60:	ldr	r3, [r8, #8]
   1ec64:	cmp	r0, #0
   1ec68:	ldr	r2, [sp, #32]
   1ec6c:	ldr	r4, [r3, r2, lsl #2]
   1ec70:	ble	1eca4 <ftello64@plt+0xd664>
   1ec74:	ldr	r2, [r6]
   1ec78:	ldr	r3, [r2]
   1ec7c:	cmp	r4, r3
   1ec80:	beq	1ece0 <ftello64@plt+0xd6a0>
   1ec84:	mov	r3, #0
   1ec88:	b	1ec98 <ftello64@plt+0xd658>
   1ec8c:	ldr	r1, [r2, #4]!
   1ec90:	cmp	r4, r1
   1ec94:	beq	1ece0 <ftello64@plt+0xd6a0>
   1ec98:	add	r3, r3, #1
   1ec9c:	cmp	r0, r3
   1eca0:	bne	1ec8c <ftello64@plt+0xd64c>
   1eca4:	ldr	r3, [r6, #36]	; 0x24
   1eca8:	cmp	r3, #0
   1ecac:	ble	1ed88 <ftello64@plt+0xd748>
   1ecb0:	mov	r5, #0
   1ecb4:	b	1ecc4 <ftello64@plt+0xd684>
   1ecb8:	ldr	r3, [r6, #36]	; 0x24
   1ecbc:	cmp	r5, r3
   1ecc0:	bge	1ed84 <ftello64@plt+0xd744>
   1ecc4:	ldr	r3, [r6, #12]
   1ecc8:	mov	r0, r4
   1eccc:	ldr	r1, [r3, r5, lsl #2]
   1ecd0:	add	r5, r5, #1
   1ecd4:	bl	11298 <iswctype@plt>
   1ecd8:	cmp	r0, #0
   1ecdc:	beq	1ecb8 <ftello64@plt+0xd678>
   1ece0:	ldrb	r3, [r6, #16]
   1ece4:	tst	r3, #1
   1ece8:	beq	1ebdc <ftello64@plt+0xd59c>
   1ecec:	b	1ebd8 <ftello64@plt+0xd598>
   1ecf0:	ldr	r2, [r3, #4]
   1ecf4:	ldr	r1, [sp, #32]
   1ecf8:	ldr	r0, [sp, #32]
   1ecfc:	ldrb	r1, [r2, r1]
   1ed00:	add	r0, r2, r0
   1ed04:	cmp	r1, #193	; 0xc1
   1ed08:	bls	1ebd8 <ftello64@plt+0xd598>
   1ed0c:	ldr	ip, [sp, #32]
   1ed10:	ldr	r3, [r3, #48]	; 0x30
   1ed14:	add	ip, ip, #1
   1ed18:	cmp	ip, r3
   1ed1c:	bge	1ebd8 <ftello64@plt+0xd598>
   1ed20:	cmp	r1, #223	; 0xdf
   1ed24:	ldrb	ip, [r0, #1]
   1ed28:	bls	1edf0 <ftello64@plt+0xd7b0>
   1ed2c:	cmp	r1, #239	; 0xef
   1ed30:	bhi	1edd4 <ftello64@plt+0xd794>
   1ed34:	cmp	ip, #159	; 0x9f
   1ed38:	cmpls	r1, #224	; 0xe0
   1ed3c:	movne	r7, #3
   1ed40:	beq	1ebd8 <ftello64@plt+0xd598>
   1ed44:	ldr	r1, [sp, #32]
   1ed48:	add	r1, r1, r7
   1ed4c:	cmp	r3, r1
   1ed50:	blt	1ebd8 <ftello64@plt+0xd598>
   1ed54:	ldr	r3, [sp, #32]
   1ed58:	sub	r3, r3, #1
   1ed5c:	add	r3, r2, r3
   1ed60:	add	r3, r3, r7
   1ed64:	b	1ed70 <ftello64@plt+0xd730>
   1ed68:	cmp	r3, r0
   1ed6c:	beq	1ebdc <ftello64@plt+0xd59c>
   1ed70:	ldrb	r2, [r0, #1]!
   1ed74:	eor	r2, r2, #128	; 0x80
   1ed78:	cmp	r2, #63	; 0x3f
   1ed7c:	bls	1ed68 <ftello64@plt+0xd728>
   1ed80:	b	1ebd8 <ftello64@plt+0xd598>
   1ed84:	ldr	ip, [r6, #32]
   1ed88:	cmp	ip, #0
   1ed8c:	ble	1edc4 <ftello64@plt+0xd784>
   1ed90:	ldr	r2, [r6, #4]
   1ed94:	mov	r3, #0
   1ed98:	sub	r2, r2, #4
   1ed9c:	ldr	r1, [r2, #4]!
   1eda0:	cmp	r4, r1
   1eda4:	bcc	1edb8 <ftello64@plt+0xd778>
   1eda8:	ldr	r1, [r6, #8]
   1edac:	ldr	r1, [r1, r3, lsl #2]
   1edb0:	cmp	r4, r1
   1edb4:	bls	1ece0 <ftello64@plt+0xd6a0>
   1edb8:	add	r3, r3, #1
   1edbc:	cmp	r3, ip
   1edc0:	bne	1ed9c <ftello64@plt+0xd75c>
   1edc4:	ldrb	r3, [r6, #16]
   1edc8:	tst	r3, #1
   1edcc:	bne	1ebdc <ftello64@plt+0xd59c>
   1edd0:	b	1ebd8 <ftello64@plt+0xd598>
   1edd4:	cmp	r1, #247	; 0xf7
   1edd8:	bhi	1ee04 <ftello64@plt+0xd7c4>
   1eddc:	cmp	ip, #143	; 0x8f
   1ede0:	cmpls	r1, #240	; 0xf0
   1ede4:	movne	r7, #4
   1ede8:	bne	1ed44 <ftello64@plt+0xd704>
   1edec:	b	1ebd8 <ftello64@plt+0xd598>
   1edf0:	eor	ip, ip, #128	; 0x80
   1edf4:	cmp	ip, #63	; 0x3f
   1edf8:	movls	r7, #2
   1edfc:	bls	1ebdc <ftello64@plt+0xd59c>
   1ee00:	b	1ebd8 <ftello64@plt+0xd598>
   1ee04:	cmp	r1, #251	; 0xfb
   1ee08:	bhi	1ee20 <ftello64@plt+0xd7e0>
   1ee0c:	cmp	ip, #135	; 0x87
   1ee10:	cmpls	r1, #248	; 0xf8
   1ee14:	movne	r7, #5
   1ee18:	bne	1ed44 <ftello64@plt+0xd704>
   1ee1c:	b	1ebd8 <ftello64@plt+0xd598>
   1ee20:	cmp	r1, #253	; 0xfd
   1ee24:	bhi	1ebd8 <ftello64@plt+0xd598>
   1ee28:	cmp	ip, #131	; 0x83
   1ee2c:	cmpls	r1, #252	; 0xfc
   1ee30:	beq	1ebd8 <ftello64@plt+0xd598>
   1ee34:	mov	r7, #6
   1ee38:	b	1ed44 <ftello64@plt+0xd704>
   1ee3c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ee40:	mov	r5, r0
   1ee44:	ldr	r0, [r0, #84]	; 0x54
   1ee48:	ldr	r4, [r1, #4]
   1ee4c:	strd	r6, [sp, #8]
   1ee50:	mov	r7, r2
   1ee54:	mov	r6, #0
   1ee58:	strd	sl, [sp, #24]
   1ee5c:	mov	sl, r3
   1ee60:	ldr	r3, [r0]
   1ee64:	strd	r8, [sp, #16]
   1ee68:	str	lr, [sp, #32]
   1ee6c:	sub	sp, sp, #84	; 0x54
   1ee70:	ldr	r2, [r5, #120]	; 0x78
   1ee74:	str	r0, [sp, #20]
   1ee78:	str	r1, [sp, #36]	; 0x24
   1ee7c:	ldr	r1, [sp, #124]	; 0x7c
   1ee80:	ldr	r3, [r3, r7, lsl #3]
   1ee84:	add	r2, r1, r2
   1ee88:	cmp	r2, r4
   1ee8c:	str	r3, [sp, #28]
   1ee90:	str	r6, [sp, #48]	; 0x30
   1ee94:	bge	1f380 <ftello64@plt+0xdd40>
   1ee98:	ldr	r3, [sp, #36]	; 0x24
   1ee9c:	ldr	r2, [r5, #88]	; 0x58
   1eea0:	ldr	r4, [r3]
   1eea4:	ldr	r8, [r3, #8]
   1eea8:	ldr	r3, [r5, #40]	; 0x28
   1eeac:	cmp	r4, #0
   1eeb0:	str	r3, [sp, #44]	; 0x2c
   1eeb4:	ldr	r3, [r5, #100]	; 0x64
   1eeb8:	str	r3, [sp, #40]	; 0x28
   1eebc:	beq	1f30c <ftello64@plt+0xdccc>
   1eec0:	sub	r1, r4, #1
   1eec4:	mov	r0, r5
   1eec8:	str	r4, [r5, #40]	; 0x28
   1eecc:	str	r8, [r5, #100]	; 0x64
   1eed0:	bl	1cea8 <ftello64@plt+0xb868>
   1eed4:	cmp	r4, sl
   1eed8:	mov	r6, r0
   1eedc:	beq	1f324 <ftello64@plt+0xdce4>
   1eee0:	ldr	sl, [r8, r4, lsl #2]
   1eee4:	cmp	sl, #0
   1eee8:	beq	1f3d4 <ftello64@plt+0xdd94>
   1eeec:	ldrb	r3, [sl, #52]	; 0x34
   1eef0:	ands	r3, r3, #64	; 0x40
   1eef4:	bne	1f204 <ftello64@plt+0xdbc4>
   1eef8:	add	r2, sp, #56	; 0x38
   1eefc:	str	r2, [sp, #8]
   1ef00:	str	r3, [sp, #56]	; 0x38
   1ef04:	str	r3, [sp, #60]	; 0x3c
   1ef08:	str	r3, [sp, #64]	; 0x40
   1ef0c:	ldr	r3, [sp, #124]	; 0x7c
   1ef10:	cmp	r4, r3
   1ef14:	bge	1f19c <ftello64@plt+0xdb5c>
   1ef18:	ldr	r3, [r5, #120]	; 0x78
   1ef1c:	cmp	r3, #0
   1ef20:	blt	1f19c <ftello64@plt+0xdb5c>
   1ef24:	ldr	r3, [r5, #100]	; 0x64
   1ef28:	mov	r2, #0
   1ef2c:	add	fp, r4, #1
   1ef30:	str	r2, [sp, #12]
   1ef34:	ldr	r1, [r3, fp, lsl #2]
   1ef38:	lsl	r3, fp, #2
   1ef3c:	sub	r6, fp, #1
   1ef40:	str	r3, [sp, #16]
   1ef44:	mov	r3, #0
   1ef48:	cmp	r1, r3
   1ef4c:	str	r3, [sp, #60]	; 0x3c
   1ef50:	beq	1f29c <ftello64@plt+0xdc5c>
   1ef54:	add	r1, r1, #4
   1ef58:	ldr	r0, [sp, #8]
   1ef5c:	bl	1bb2c <ftello64@plt+0xa4ec>
   1ef60:	cmp	r0, #0
   1ef64:	str	r0, [sp, #48]	; 0x30
   1ef68:	bne	1f2bc <ftello64@plt+0xdc7c>
   1ef6c:	cmp	sl, #0
   1ef70:	beq	1f0e4 <ftello64@plt+0xdaa4>
   1ef74:	ldr	r3, [sl, #20]
   1ef78:	mov	r2, #0
   1ef7c:	str	r2, [sp, #52]	; 0x34
   1ef80:	str	r2, [sp, #68]	; 0x44
   1ef84:	str	r2, [sp, #72]	; 0x48
   1ef88:	cmp	r3, r2
   1ef8c:	str	r2, [sp, #76]	; 0x4c
   1ef90:	ldr	r7, [r5, #84]	; 0x54
   1ef94:	ble	1f424 <ftello64@plt+0xdde4>
   1ef98:	mov	r2, r7
   1ef9c:	mov	r8, #0
   1efa0:	str	fp, [sp, #32]
   1efa4:	ldr	r3, [sl, #24]
   1efa8:	ldr	r0, [r2], #128	; 0x80
   1efac:	ldr	r4, [r3]
   1efb0:	str	r2, [sp, #24]
   1efb4:	lsl	r9, r4, #3
   1efb8:	add	r3, r0, r9
   1efbc:	b	1f018 <ftello64@plt+0xd9d8>
   1efc0:	add	r1, r0, r9
   1efc4:	mov	r2, r6
   1efc8:	mov	r0, r5
   1efcc:	bl	1cfc0 <ftello64@plt+0xb980>
   1efd0:	cmp	r0, #0
   1efd4:	beq	1eff4 <ftello64@plt+0xd9b4>
   1efd8:	lsl	fp, r4, #2
   1efdc:	ldr	r3, [r7, #12]
   1efe0:	ldr	r0, [sp, #8]
   1efe4:	ldr	r1, [r3, fp]
   1efe8:	bl	19c94 <ftello64@plt+0x8654>
   1efec:	cmp	r0, #0
   1eff0:	beq	1f2ac <ftello64@plt+0xdc6c>
   1eff4:	ldr	r3, [sl, #20]
   1eff8:	add	r8, r8, #1
   1effc:	cmp	r8, r3
   1f000:	bge	1f2cc <ftello64@plt+0xdc8c>
   1f004:	ldr	r3, [sl, #24]
   1f008:	ldr	r0, [r7]
   1f00c:	ldr	r4, [r3, r8, lsl #2]
   1f010:	lsl	r9, r4, #3
   1f014:	add	r3, r0, r9
   1f018:	ldrb	r3, [r3, #6]
   1f01c:	tst	r3, #16
   1f020:	beq	1efc0 <ftello64@plt+0xd980>
   1f024:	mov	r3, r5
   1f028:	mov	r2, r4
   1f02c:	str	r6, [sp]
   1f030:	ldr	r1, [sp, #24]
   1f034:	bl	1eb64 <ftello64@plt+0xd524>
   1f038:	cmp	r0, #1
   1f03c:	ble	1f28c <ftello64@plt+0xdc4c>
   1f040:	ldr	r2, [r5, #100]	; 0x64
   1f044:	add	r9, r0, r6
   1f048:	lsl	fp, r4, #2
   1f04c:	ldr	r3, [r7, #12]
   1f050:	ldr	r1, [r2, r9, lsl #2]
   1f054:	ldr	r4, [r3, r4, lsl #2]
   1f058:	mov	r3, #0
   1f05c:	str	r3, [sp, #72]	; 0x48
   1f060:	cmp	r1, r3
   1f064:	beq	1f080 <ftello64@plt+0xda40>
   1f068:	add	r1, r1, #4
   1f06c:	add	r0, sp, #68	; 0x44
   1f070:	bl	1bb2c <ftello64@plt+0xa4ec>
   1f074:	cmp	r0, #0
   1f078:	str	r0, [sp, #52]	; 0x34
   1f07c:	bne	1f0c8 <ftello64@plt+0xda88>
   1f080:	mov	r1, r4
   1f084:	add	r0, sp, #68	; 0x44
   1f088:	bl	19c94 <ftello64@plt+0x8654>
   1f08c:	cmp	r0, #0
   1f090:	beq	1f2ac <ftello64@plt+0xdc6c>
   1f094:	add	r2, sp, #68	; 0x44
   1f098:	mov	r1, r7
   1f09c:	ldr	r4, [r5, #100]	; 0x64
   1f0a0:	add	r0, sp, #52	; 0x34
   1f0a4:	bl	1b36c <ftello64@plt+0x9d2c>
   1f0a8:	ldr	r3, [r5, #100]	; 0x64
   1f0ac:	str	r0, [r4, r9, lsl #2]
   1f0b0:	ldr	r3, [r3, r9, lsl #2]
   1f0b4:	cmp	r3, #0
   1f0b8:	bne	1efdc <ftello64@plt+0xd99c>
   1f0bc:	ldr	r3, [sp, #52]	; 0x34
   1f0c0:	cmp	r3, #0
   1f0c4:	beq	1efdc <ftello64@plt+0xd99c>
   1f0c8:	ldr	fp, [sp, #32]
   1f0cc:	ldr	r0, [sp, #76]	; 0x4c
   1f0d0:	bl	1500c <ftello64@plt+0x39cc>
   1f0d4:	ldr	r3, [sp, #52]	; 0x34
   1f0d8:	cmp	r3, #0
   1f0dc:	str	r3, [sp, #48]	; 0x30
   1f0e0:	bne	1f2bc <ftello64@plt+0xdc7c>
   1f0e4:	ldr	r3, [sp, #60]	; 0x3c
   1f0e8:	mov	r4, fp
   1f0ec:	cmp	r3, #0
   1f0f0:	beq	1f13c <ftello64@plt+0xdafc>
   1f0f4:	ldr	r1, [sp, #8]
   1f0f8:	ldr	r0, [sp, #20]
   1f0fc:	ldr	r2, [sp, #28]
   1f100:	ldr	r3, [sp, #128]	; 0x80
   1f104:	bl	1bf28 <ftello64@plt+0xa8e8>
   1f108:	cmp	r0, #0
   1f10c:	str	r0, [sp, #48]	; 0x30
   1f110:	bne	1f2bc <ftello64@plt+0xdc7c>
   1f114:	mov	r2, fp
   1f118:	mov	r0, r5
   1f11c:	ldr	r3, [sp, #28]
   1f120:	ldr	r1, [sp, #128]	; 0x80
   1f124:	str	r1, [sp]
   1f128:	ldr	r1, [sp, #8]
   1f12c:	bl	1c078 <ftello64@plt+0xaa38>
   1f130:	cmp	r0, #0
   1f134:	str	r0, [sp, #48]	; 0x30
   1f138:	bne	1f2bc <ftello64@plt+0xdc7c>
   1f13c:	mov	r1, r6
   1f140:	mov	r0, r5
   1f144:	ldr	r2, [r5, #88]	; 0x58
   1f148:	bl	1cea8 <ftello64@plt+0xb868>
   1f14c:	mov	r3, r0
   1f150:	add	r0, sp, #48	; 0x30
   1f154:	ldr	r2, [sp, #8]
   1f158:	ldr	r1, [sp, #20]
   1f15c:	bl	1b084 <ftello64@plt+0x9a44>
   1f160:	subs	sl, r0, #0
   1f164:	beq	1f2e4 <ftello64@plt+0xdca4>
   1f168:	mov	r2, #0
   1f16c:	ldr	r3, [r5, #100]	; 0x64
   1f170:	str	r2, [sp, #12]
   1f174:	ldr	r2, [sp, #16]
   1f178:	str	sl, [r3, r2]
   1f17c:	ldr	r2, [sp, #124]	; 0x7c
   1f180:	cmp	r2, fp
   1f184:	ble	1f19c <ftello64@plt+0xdb5c>
   1f188:	ldr	r1, [sp, #12]
   1f18c:	add	fp, fp, #1
   1f190:	ldr	r2, [r5, #120]	; 0x78
   1f194:	cmp	r2, r1
   1f198:	bge	1ef34 <ftello64@plt+0xd8f4>
   1f19c:	ldr	r0, [sp, #64]	; 0x40
   1f1a0:	bl	1500c <ftello64@plt+0x39cc>
   1f1a4:	ldr	r3, [r5, #100]	; 0x64
   1f1a8:	ldr	r2, [sp, #124]	; 0x7c
   1f1ac:	ldr	r3, [r3, r2, lsl #2]
   1f1b0:	cmp	r3, #0
   1f1b4:	beq	1f404 <ftello64@plt+0xddc4>
   1f1b8:	ldr	r2, [sp, #36]	; 0x24
   1f1bc:	add	r1, r3, #12
   1f1c0:	ldr	r0, [sp, #44]	; 0x2c
   1f1c4:	str	r4, [r2]
   1f1c8:	ldr	r2, [sp, #120]	; 0x78
   1f1cc:	str	r0, [r5, #40]	; 0x28
   1f1d0:	ldr	r0, [sp, #40]	; 0x28
   1f1d4:	str	r0, [r5, #100]	; 0x64
   1f1d8:	ldr	r0, [r3, #8]
   1f1dc:	bl	1a268 <ftello64@plt+0x8c28>
   1f1e0:	clz	r0, r0
   1f1e4:	lsr	r0, r0, #5
   1f1e8:	add	sp, sp, #84	; 0x54
   1f1ec:	ldrd	r4, [sp]
   1f1f0:	ldrd	r6, [sp, #8]
   1f1f4:	ldrd	r8, [sp, #16]
   1f1f8:	ldrd	sl, [sp, #24]
   1f1fc:	add	sp, sp, #32
   1f200:	pop	{pc}		; (ldr pc, [sp], #4)
   1f204:	add	r3, sp, #56	; 0x38
   1f208:	add	r1, sl, #4
   1f20c:	mov	r0, r3
   1f210:	str	r3, [sp, #8]
   1f214:	bl	1ae90 <ftello64@plt+0x9850>
   1f218:	cmp	r0, #0
   1f21c:	str	r0, [sp, #48]	; 0x30
   1f220:	bne	1f1e8 <ftello64@plt+0xdba8>
   1f224:	ldrb	r3, [sl, #52]	; 0x34
   1f228:	tst	r3, #64	; 0x40
   1f22c:	beq	1ef0c <ftello64@plt+0xd8cc>
   1f230:	ldr	r3, [sp, #60]	; 0x3c
   1f234:	cmp	r3, #0
   1f238:	beq	1f264 <ftello64@plt+0xdc24>
   1f23c:	mov	r2, r4
   1f240:	mov	r0, r5
   1f244:	ldr	r3, [sp, #28]
   1f248:	ldr	r1, [sp, #128]	; 0x80
   1f24c:	str	r1, [sp]
   1f250:	ldr	r1, [sp, #8]
   1f254:	bl	1c078 <ftello64@plt+0xaa38>
   1f258:	cmp	r0, #0
   1f25c:	str	r0, [sp, #48]	; 0x30
   1f260:	bne	1f2bc <ftello64@plt+0xdc7c>
   1f264:	mov	r3, r6
   1f268:	add	r0, sp, #48	; 0x30
   1f26c:	ldr	r2, [sp, #8]
   1f270:	ldr	r1, [sp, #20]
   1f274:	bl	1b084 <ftello64@plt+0x9a44>
   1f278:	subs	sl, r0, #0
   1f27c:	beq	1f3ec <ftello64@plt+0xddac>
   1f280:	ldr	r3, [r5, #100]	; 0x64
   1f284:	str	sl, [r3, r4, lsl #2]
   1f288:	b	1ef0c <ftello64@plt+0xd8cc>
   1f28c:	cmp	r0, #0
   1f290:	bne	1efd8 <ftello64@plt+0xd998>
   1f294:	ldr	r0, [r7]
   1f298:	b	1efc0 <ftello64@plt+0xd980>
   1f29c:	cmp	sl, #0
   1f2a0:	bne	1ef74 <ftello64@plt+0xd934>
   1f2a4:	mov	r4, fp
   1f2a8:	b	1f13c <ftello64@plt+0xdafc>
   1f2ac:	ldr	r0, [sp, #76]	; 0x4c
   1f2b0:	bl	1500c <ftello64@plt+0x39cc>
   1f2b4:	mov	r3, #12
   1f2b8:	str	r3, [sp, #48]	; 0x30
   1f2bc:	ldr	r0, [sp, #64]	; 0x40
   1f2c0:	bl	1500c <ftello64@plt+0x39cc>
   1f2c4:	ldr	r0, [sp, #48]	; 0x30
   1f2c8:	b	1f1e8 <ftello64@plt+0xdba8>
   1f2cc:	ldr	fp, [sp, #32]
   1f2d0:	ldr	r0, [sp, #76]	; 0x4c
   1f2d4:	bl	1500c <ftello64@plt+0x39cc>
   1f2d8:	mov	r3, #0
   1f2dc:	str	r3, [sp, #48]	; 0x30
   1f2e0:	b	1f0e4 <ftello64@plt+0xdaa4>
   1f2e4:	ldr	r3, [sp, #48]	; 0x30
   1f2e8:	cmp	r3, #0
   1f2ec:	bne	1f2bc <ftello64@plt+0xdc7c>
   1f2f0:	ldr	r2, [sp, #12]
   1f2f4:	ldr	r3, [r5, #100]	; 0x64
   1f2f8:	add	r2, r2, #1
   1f2fc:	str	r2, [sp, #12]
   1f300:	ldr	r2, [sp, #16]
   1f304:	str	sl, [r3, r2]
   1f308:	b	1f17c <ftello64@plt+0xdb3c>
   1f30c:	sub	r1, sl, #1
   1f310:	mov	r0, r5
   1f314:	str	sl, [r5, #40]	; 0x28
   1f318:	str	r8, [r5, #100]	; 0x64
   1f31c:	bl	1cea8 <ftello64@plt+0xb868>
   1f320:	mov	r6, r0
   1f324:	mov	r3, #1
   1f328:	mov	r0, #4
   1f32c:	str	r3, [sp, #56]	; 0x38
   1f330:	str	r3, [sp, #60]	; 0x3c
   1f334:	bl	28118 <ftello64@plt+0x16ad8>
   1f338:	cmp	r0, #0
   1f33c:	str	r0, [sp, #64]	; 0x40
   1f340:	beq	1f3fc <ftello64@plt+0xddbc>
   1f344:	add	r3, sp, #56	; 0x38
   1f348:	mov	ip, #0
   1f34c:	str	r7, [r0]
   1f350:	mov	r1, r3
   1f354:	ldr	r0, [sp, #20]
   1f358:	str	r3, [sp, #8]
   1f35c:	ldr	r2, [sp, #28]
   1f360:	str	ip, [sp, #48]	; 0x30
   1f364:	ldr	r3, [sp, #128]	; 0x80
   1f368:	bl	1bf28 <ftello64@plt+0xa8e8>
   1f36c:	cmp	r0, #0
   1f370:	str	r0, [sp, #48]	; 0x30
   1f374:	moveq	r4, sl
   1f378:	beq	1f230 <ftello64@plt+0xdbf0>
   1f37c:	b	1f2bc <ftello64@plt+0xdc7c>
   1f380:	mvn	r3, #-2147483648	; 0x80000000
   1f384:	add	r9, r2, #1
   1f388:	sub	r3, r3, r4
   1f38c:	cmp	r3, r9
   1f390:	blt	1f3fc <ftello64@plt+0xddbc>
   1f394:	add	r8, r4, r9
   1f398:	cmn	r8, #-1073741823	; 0xc0000001
   1f39c:	bhi	1f3fc <ftello64@plt+0xddbc>
   1f3a0:	ldr	fp, [sp, #36]	; 0x24
   1f3a4:	lsl	r1, r8, #2
   1f3a8:	ldr	r0, [fp, #8]
   1f3ac:	bl	28154 <ftello64@plt+0x16b14>
   1f3b0:	subs	r3, r0, #0
   1f3b4:	beq	1f3fc <ftello64@plt+0xddbc>
   1f3b8:	lsl	r2, r9, #2
   1f3bc:	mov	r1, r6
   1f3c0:	str	r8, [fp, #4]
   1f3c4:	add	r0, r3, r4, lsl #2
   1f3c8:	str	r3, [fp, #8]
   1f3cc:	bl	11520 <memset@plt>
   1f3d0:	b	1ee98 <ftello64@plt+0xd858>
   1f3d4:	add	r3, sp, #56	; 0x38
   1f3d8:	str	r3, [sp, #8]
   1f3dc:	str	sl, [sp, #56]	; 0x38
   1f3e0:	str	sl, [sp, #60]	; 0x3c
   1f3e4:	str	sl, [sp, #64]	; 0x40
   1f3e8:	b	1ef0c <ftello64@plt+0xd8cc>
   1f3ec:	ldr	r3, [sp, #48]	; 0x30
   1f3f0:	cmp	r3, #0
   1f3f4:	beq	1f280 <ftello64@plt+0xdc40>
   1f3f8:	b	1f2bc <ftello64@plt+0xdc7c>
   1f3fc:	mov	r0, #12
   1f400:	b	1f1e8 <ftello64@plt+0xdba8>
   1f404:	ldr	r3, [sp, #36]	; 0x24
   1f408:	mov	r0, #1
   1f40c:	str	r4, [r3]
   1f410:	ldr	r3, [sp, #44]	; 0x2c
   1f414:	str	r3, [r5, #40]	; 0x28
   1f418:	ldr	r3, [sp, #40]	; 0x28
   1f41c:	str	r3, [r5, #100]	; 0x64
   1f420:	b	1f1e8 <ftello64@plt+0xdba8>
   1f424:	mov	r0, #0
   1f428:	b	1f2d4 <ftello64@plt+0xdc94>
   1f42c:	mov	ip, r2
   1f430:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1f434:	mov	r4, r0
   1f438:	strd	r6, [sp, #8]
   1f43c:	mov	r6, r2
   1f440:	mov	r7, r3
   1f444:	strd	r8, [sp, #16]
   1f448:	mov	r3, #8
   1f44c:	mov	r8, r1
   1f450:	strd	sl, [sp, #24]
   1f454:	str	lr, [sp, #32]
   1f458:	sub	sp, sp, #20
   1f45c:	ldr	r2, [ip], #8
   1f460:	str	r7, [sp]
   1f464:	ldr	r5, [sp, #56]	; 0x38
   1f468:	mov	r1, ip
   1f46c:	str	r5, [sp, #4]
   1f470:	str	r3, [sp, #8]
   1f474:	ldr	r3, [r6, #4]
   1f478:	bl	1ee3c <ftello64@plt+0xd7fc>
   1f47c:	subs	fp, r0, #0
   1f480:	beq	1f4a4 <ftello64@plt+0xde64>
   1f484:	mov	r0, fp
   1f488:	add	sp, sp, #20
   1f48c:	ldrd	r4, [sp]
   1f490:	ldrd	r6, [sp, #8]
   1f494:	ldrd	r8, [sp, #16]
   1f498:	ldrd	sl, [sp, #24]
   1f49c:	add	sp, sp, #32
   1f4a0:	pop	{pc}		; (ldr pc, [sp], #4)
   1f4a4:	ldr	r3, [r4, #108]	; 0x6c
   1f4a8:	ldr	r1, [r4, #112]	; 0x70
   1f4ac:	ldr	r9, [r6, #4]
   1f4b0:	ldr	sl, [r8]
   1f4b4:	cmp	r3, r1
   1f4b8:	ldr	r0, [r4, #116]	; 0x74
   1f4bc:	movlt	lr, r9
   1f4c0:	bge	1f55c <ftello64@plt+0xdf1c>
   1f4c4:	add	r2, r3, r3, lsl #1
   1f4c8:	cmp	r3, #0
   1f4cc:	lsl	r2, r2, #3
   1f4d0:	ble	1f4ec <ftello64@plt+0xdeac>
   1f4d4:	sub	r1, r2, #24
   1f4d8:	add	r1, r0, r1
   1f4dc:	ldr	ip, [r1, #4]
   1f4e0:	cmp	r5, ip
   1f4e4:	moveq	ip, #1
   1f4e8:	strbeq	ip, [r1, #20]
   1f4ec:	cmp	sl, r9
   1f4f0:	add	ip, r0, r2
   1f4f4:	str	r7, [r0, r2]
   1f4f8:	add	r3, r3, #1
   1f4fc:	movne	r0, #0
   1f500:	mvneq	r0, #0
   1f504:	mov	r1, #0
   1f508:	stmib	ip, {r5, sl}
   1f50c:	str	r9, [ip, #12]
   1f510:	sub	r2, r9, sl
   1f514:	add	r5, r5, lr
   1f518:	str	r0, [ip, #16]
   1f51c:	mov	r0, r4
   1f520:	str	r3, [r4, #108]	; 0x6c
   1f524:	strb	r1, [ip, #20]
   1f528:	ldr	r3, [r4, #120]	; 0x78
   1f52c:	cmp	r3, r2
   1f530:	strlt	r2, [r4, #120]	; 0x78
   1f534:	ldr	r1, [r8]
   1f538:	sub	r1, r5, r1
   1f53c:	add	sp, sp, #20
   1f540:	ldrd	r4, [sp]
   1f544:	ldrd	r6, [sp, #8]
   1f548:	ldrd	r8, [sp, #16]
   1f54c:	ldrd	sl, [sp, #24]
   1f550:	ldr	lr, [sp, #32]
   1f554:	add	sp, sp, #36	; 0x24
   1f558:	b	1a090 <ftello64@plt+0x8a50>
   1f55c:	add	r1, r1, r1, lsl #1
   1f560:	lsl	r1, r1, #4
   1f564:	bl	28154 <ftello64@plt+0x16b14>
   1f568:	cmp	r0, #0
   1f56c:	beq	1f5b0 <ftello64@plt+0xdf70>
   1f570:	ldr	r3, [r4, #108]	; 0x6c
   1f574:	mov	r1, fp
   1f578:	str	r0, [r4, #116]	; 0x74
   1f57c:	ldr	r2, [r4, #112]	; 0x70
   1f580:	add	r3, r3, r3, lsl #1
   1f584:	add	r2, r2, r2, lsl #1
   1f588:	add	r0, r0, r3, lsl #3
   1f58c:	lsl	r2, r2, #3
   1f590:	bl	11520 <memset@plt>
   1f594:	ldr	lr, [r6, #4]
   1f598:	ldr	r2, [r4, #112]	; 0x70
   1f59c:	ldr	r3, [r4, #108]	; 0x6c
   1f5a0:	ldr	r0, [r4, #116]	; 0x74
   1f5a4:	lsl	r2, r2, #1
   1f5a8:	str	r2, [r4, #112]	; 0x70
   1f5ac:	b	1f4c4 <ftello64@plt+0xde84>
   1f5b0:	ldr	r0, [r4, #116]	; 0x74
   1f5b4:	mov	fp, #12
   1f5b8:	bl	1500c <ftello64@plt+0x39cc>
   1f5bc:	b	1f484 <ftello64@plt+0xde44>
   1f5c0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1f5c4:	ldr	r3, [r0, #84]	; 0x54
   1f5c8:	strd	r6, [sp, #8]
   1f5cc:	ldr	r6, [r1]
   1f5d0:	strd	r8, [sp, #16]
   1f5d4:	strd	sl, [sp, #24]
   1f5d8:	str	lr, [sp, #32]
   1f5dc:	sub	sp, sp, #84	; 0x54
   1f5e0:	ldr	sl, [r0, #40]	; 0x28
   1f5e4:	cmp	r6, #0
   1f5e8:	str	r3, [sp, #24]
   1f5ec:	ble	1fb14 <ftello64@plt+0xe4d4>
   1f5f0:	lsl	r3, sl, #2
   1f5f4:	mov	fp, r0
   1f5f8:	mov	r9, sl
   1f5fc:	str	r2, [sp, #36]	; 0x24
   1f600:	str	r3, [sp, #44]	; 0x2c
   1f604:	mov	r3, #0
   1f608:	str	r1, [sp, #56]	; 0x38
   1f60c:	str	r3, [sp, #16]
   1f610:	b	1f658 <ftello64@plt+0xe018>
   1f614:	tst	r0, #1
   1f618:	beq	1f644 <ftello64@plt+0xe004>
   1f61c:	tst	r3, #8
   1f620:	bne	1f644 <ftello64@plt+0xe004>
   1f624:	tst	r3, #32
   1f628:	beq	1f634 <ftello64@plt+0xdff4>
   1f62c:	tst	r0, #2
   1f630:	beq	1f644 <ftello64@plt+0xe004>
   1f634:	tst	r3, #128	; 0x80
   1f638:	beq	1f6c8 <ftello64@plt+0xe088>
   1f63c:	tst	r0, #8
   1f640:	bne	1f6c8 <ftello64@plt+0xe088>
   1f644:	ldr	r3, [sp, #16]
   1f648:	add	r3, r3, #1
   1f64c:	cmp	r3, r6
   1f650:	str	r3, [sp, #16]
   1f654:	bge	1fb14 <ftello64@plt+0xe4d4>
   1f658:	ldr	r1, [sp, #16]
   1f65c:	ldr	r3, [sp, #36]	; 0x24
   1f660:	ldr	r2, [r3]
   1f664:	ldr	r3, [sp, #24]
   1f668:	ldr	sl, [r2, r1, lsl #2]
   1f66c:	ldr	r3, [r3]
   1f670:	add	r3, r3, sl, lsl #3
   1f674:	ldrb	r2, [r3, #4]
   1f678:	cmp	r2, #4
   1f67c:	bne	1f644 <ftello64@plt+0xe004>
   1f680:	ldr	r4, [r3, #4]
   1f684:	mov	r3, #65280	; 0xff00
   1f688:	movt	r3, #3
   1f68c:	and	r3, r3, r4
   1f690:	cmp	r3, #0
   1f694:	beq	1f6c8 <ftello64@plt+0xe088>
   1f698:	mov	r1, r9
   1f69c:	mov	r0, fp
   1f6a0:	ldr	r2, [fp, #88]	; 0x58
   1f6a4:	bl	1cea8 <ftello64@plt+0xb868>
   1f6a8:	ubfx	r3, r4, #8, #10
   1f6ac:	tst	r3, #4
   1f6b0:	bne	1f614 <ftello64@plt+0xdfd4>
   1f6b4:	tst	r3, #8
   1f6b8:	beq	1f624 <ftello64@plt+0xdfe4>
   1f6bc:	tst	r0, #1
   1f6c0:	beq	1f624 <ftello64@plt+0xdfe4>
   1f6c4:	b	1f644 <ftello64@plt+0xe004>
   1f6c8:	ldr	ip, [fp, #108]	; 0x6c
   1f6cc:	mov	r0, #0
   1f6d0:	mov	r4, ip
   1f6d4:	mov	r3, ip
   1f6d8:	cmp	r0, r3
   1f6dc:	bge	1f738 <ftello64@plt+0xe0f8>
   1f6e0:	add	r2, r0, r3
   1f6e4:	ldr	lr, [fp, #116]	; 0x74
   1f6e8:	add	r2, r2, r2, lsr #31
   1f6ec:	asr	r2, r2, #1
   1f6f0:	add	r1, r2, r2, lsl #1
   1f6f4:	add	r1, lr, r1, lsl #3
   1f6f8:	ldr	r1, [r1, #4]
   1f6fc:	cmp	r9, r1
   1f700:	ble	1f728 <ftello64@plt+0xe0e8>
   1f704:	b	1f940 <ftello64@plt+0xe300>
   1f708:	asr	r3, r3, #1
   1f70c:	add	r1, r3, r3, lsl #1
   1f710:	mov	r5, r3
   1f714:	add	r1, lr, r1, lsl #3
   1f718:	ldr	r1, [r1, #4]
   1f71c:	cmp	r9, r1
   1f720:	bgt	1f948 <ftello64@plt+0xe308>
   1f724:	mov	r2, r3
   1f728:	add	r3, r0, r2
   1f72c:	cmp	r0, r2
   1f730:	add	r3, r3, r3, lsr #31
   1f734:	blt	1f708 <ftello64@plt+0xe0c8>
   1f738:	cmp	ip, r0
   1f73c:	ble	1f954 <ftello64@plt+0xe314>
   1f740:	ldr	r3, [fp, #116]	; 0x74
   1f744:	add	r2, r0, r0, lsl #1
   1f748:	cmn	r0, #1
   1f74c:	add	r3, r3, r2, lsl #3
   1f750:	ldr	r1, [r3, #4]
   1f754:	sub	r2, r1, r9
   1f758:	clz	r2, r2
   1f75c:	lsr	r2, r2, #5
   1f760:	moveq	r2, #0
   1f764:	cmp	r2, #0
   1f768:	beq	1f954 <ftello64@plt+0xe314>
   1f76c:	add	r3, r3, #24
   1f770:	b	1f780 <ftello64@plt+0xe140>
   1f774:	ldrb	r2, [r3, #-28]	; 0xffffffe4
   1f778:	cmp	r2, #0
   1f77c:	beq	1f954 <ftello64@plt+0xe314>
   1f780:	ldr	r2, [r3, #-24]	; 0xffffffe8
   1f784:	add	r3, r3, #24
   1f788:	cmp	sl, r2
   1f78c:	bne	1f774 <ftello64@plt+0xe134>
   1f790:	lsl	r2, sl, #2
   1f794:	mov	r3, #0
   1f798:	cmp	r4, ip
   1f79c:	str	r2, [sp, #40]	; 0x28
   1f7a0:	str	r3, [sp, #64]	; 0x40
   1f7a4:	bge	1fac8 <ftello64@plt+0xe488>
   1f7a8:	add	r3, sl, sl, lsl #1
   1f7ac:	ldr	r8, [sp, #24]
   1f7b0:	lsl	r3, r3, #2
   1f7b4:	str	r3, [sp, #48]	; 0x30
   1f7b8:	b	1f8a0 <ftello64@plt+0xe260>
   1f7bc:	ldr	r2, [r8, #20]
   1f7c0:	ldr	r1, [sp, #48]	; 0x30
   1f7c4:	add	r2, r2, r1
   1f7c8:	ldr	r2, [r2, #8]
   1f7cc:	ldr	r2, [r2]
   1f7d0:	add	r2, r2, r2, lsl #1
   1f7d4:	add	r6, r6, r2, lsl #2
   1f7d8:	add	r3, r9, r3
   1f7dc:	mov	r0, fp
   1f7e0:	ldr	r2, [fp, #88]	; 0x58
   1f7e4:	sub	r5, r3, r5
   1f7e8:	sub	r1, r5, #1
   1f7ec:	bl	1cea8 <ftello64@plt+0xb868>
   1f7f0:	ldr	r2, [sp, #44]	; 0x2c
   1f7f4:	mov	r3, r0
   1f7f8:	ldr	r7, [fp, #100]	; 0x64
   1f7fc:	ldr	r2, [r7, r2]
   1f800:	ldr	r1, [r7, r5, lsl #2]
   1f804:	cmp	r2, #0
   1f808:	ldrne	r2, [r2, #8]
   1f80c:	cmp	r1, #0
   1f810:	str	r2, [sp, #28]
   1f814:	beq	1f8f4 <ftello64@plt+0xe2b4>
   1f818:	mov	r2, r6
   1f81c:	add	r0, sp, #68	; 0x44
   1f820:	ldr	r1, [r1, #40]	; 0x28
   1f824:	str	r3, [sp, #32]
   1f828:	bl	1af18 <ftello64@plt+0x98d8>
   1f82c:	cmp	r0, #0
   1f830:	str	r0, [sp, #64]	; 0x40
   1f834:	ldr	r3, [sp, #32]
   1f838:	bne	1fb04 <ftello64@plt+0xe4c4>
   1f83c:	add	r2, sp, #68	; 0x44
   1f840:	mov	r1, r8
   1f844:	ldr	r7, [fp, #100]	; 0x64
   1f848:	add	r0, sp, #64	; 0x40
   1f84c:	bl	1b084 <ftello64@plt+0x9a44>
   1f850:	str	r0, [r7, r5, lsl #2]
   1f854:	ldr	r0, [sp, #76]	; 0x4c
   1f858:	bl	1500c <ftello64@plt+0x39cc>
   1f85c:	ldr	r3, [fp, #100]	; 0x64
   1f860:	ldr	r2, [r3, r5, lsl #2]
   1f864:	cmp	r2, #0
   1f868:	beq	1f918 <ftello64@plt+0xe2d8>
   1f86c:	ldr	r2, [sp, #20]
   1f870:	cmp	r2, #0
   1f874:	bne	1f890 <ftello64@plt+0xe250>
   1f878:	ldr	r2, [sp, #44]	; 0x2c
   1f87c:	ldr	r3, [r3, r2]
   1f880:	ldr	r2, [sp, #28]
   1f884:	ldr	r3, [r3, #8]
   1f888:	cmp	r3, r2
   1f88c:	bgt	1fa80 <ftello64@plt+0xe440>
   1f890:	ldr	ip, [fp, #108]	; 0x6c
   1f894:	add	r4, r4, #1
   1f898:	cmp	r4, ip
   1f89c:	bge	1fac8 <ftello64@plt+0xe488>
   1f8a0:	ldr	r3, [fp, #116]	; 0x74
   1f8a4:	add	r2, r4, r4, lsl #1
   1f8a8:	ldr	r1, [r3, r2, lsl #3]
   1f8ac:	add	r3, r3, r2, lsl #3
   1f8b0:	cmp	sl, r1
   1f8b4:	bne	1f894 <ftello64@plt+0xe254>
   1f8b8:	ldr	r2, [r3, #4]
   1f8bc:	cmp	r9, r2
   1f8c0:	bne	1f894 <ftello64@plt+0xe254>
   1f8c4:	ldr	r5, [r3, #8]
   1f8c8:	ldr	r3, [r3, #12]
   1f8cc:	ldr	r6, [r8, #24]
   1f8d0:	subs	r2, r3, r5
   1f8d4:	str	r2, [sp, #20]
   1f8d8:	beq	1f7bc <ftello64@plt+0xe17c>
   1f8dc:	ldr	r2, [r8, #12]
   1f8e0:	ldr	r1, [sp, #40]	; 0x28
   1f8e4:	ldr	r2, [r2, r1]
   1f8e8:	add	r2, r2, r2, lsl #1
   1f8ec:	add	r6, r6, r2, lsl #2
   1f8f0:	b	1f7d8 <ftello64@plt+0xe198>
   1f8f4:	mov	r2, r6
   1f8f8:	mov	r1, r8
   1f8fc:	add	r0, sp, #64	; 0x40
   1f900:	bl	1b084 <ftello64@plt+0x9a44>
   1f904:	ldr	r3, [fp, #100]	; 0x64
   1f908:	str	r0, [r7, r5, lsl #2]
   1f90c:	ldr	r2, [r3, r5, lsl #2]
   1f910:	cmp	r2, #0
   1f914:	bne	1f86c <ftello64@plt+0xe22c>
   1f918:	ldr	r0, [sp, #64]	; 0x40
   1f91c:	cmp	r0, #0
   1f920:	beq	1f86c <ftello64@plt+0xe22c>
   1f924:	add	sp, sp, #84	; 0x54
   1f928:	ldrd	r4, [sp]
   1f92c:	ldrd	r6, [sp, #8]
   1f930:	ldrd	r8, [sp, #16]
   1f934:	ldrd	sl, [sp, #24]
   1f938:	add	sp, sp, #32
   1f93c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f940:	mov	r5, r2
   1f944:	mov	r2, r3
   1f948:	add	r0, r5, #1
   1f94c:	mov	r3, r2
   1f950:	b	1f6d8 <ftello64@plt+0xe098>
   1f954:	ldr	r3, [fp, #84]	; 0x54
   1f958:	ldr	r1, [fp, #124]	; 0x7c
   1f95c:	str	r3, [sp, #52]	; 0x34
   1f960:	ldr	r3, [r3]
   1f964:	cmp	r1, #0
   1f968:	ldr	r2, [r3, sl, lsl #3]
   1f96c:	str	r2, [sp, #48]	; 0x30
   1f970:	ble	1f790 <ftello64@plt+0xe150>
   1f974:	mov	r2, #0
   1f978:	str	sl, [sp, #40]	; 0x28
   1f97c:	str	r2, [sp, #28]
   1f980:	ldr	r2, [fp, #4]
   1f984:	str	r9, [sp, #32]
   1f988:	str	r4, [sp, #60]	; 0x3c
   1f98c:	mov	sl, r2
   1f990:	ldr	r0, [sp, #28]
   1f994:	ldr	r2, [fp, #132]	; 0x84
   1f998:	ldr	r4, [r2, r0, lsl #2]
   1f99c:	ldr	r2, [r4, #4]
   1f9a0:	ldr	r3, [r3, r2, lsl #3]
   1f9a4:	ldr	r2, [sp, #48]	; 0x30
   1f9a8:	cmp	r2, r3
   1f9ac:	beq	1f9d0 <ftello64@plt+0xe390>
   1f9b0:	ldr	r3, [sp, #28]
   1f9b4:	add	r3, r3, #1
   1f9b8:	cmp	r3, r1
   1f9bc:	str	r3, [sp, #28]
   1f9c0:	bge	1fd0c <ftello64@plt+0xe6cc>
   1f9c4:	ldr	r3, [sp, #52]	; 0x34
   1f9c8:	ldr	r3, [r3]
   1f9cc:	b	1f990 <ftello64@plt+0xe350>
   1f9d0:	ldr	r6, [r4]
   1f9d4:	ldr	ip, [r4, #16]
   1f9d8:	ldr	r7, [sp, #32]
   1f9dc:	cmp	ip, #0
   1f9e0:	ble	1fb2c <ftello64@plt+0xe4ec>
   1f9e4:	mov	r3, sl
   1f9e8:	mov	r5, #0
   1f9ec:	mov	sl, r7
   1f9f0:	mov	r7, r6
   1f9f4:	b	1fa08 <ftello64@plt+0xe3c8>
   1f9f8:	ldr	ip, [r4, #16]
   1f9fc:	mov	sl, r6
   1fa00:	cmp	r5, ip
   1fa04:	bge	1fb1c <ftello64@plt+0xe4dc>
   1fa08:	ldr	r2, [r4, #20]
   1fa0c:	ldr	r9, [r2, r5, lsl #2]
   1fa10:	ldr	r8, [r9, #4]
   1fa14:	sub	r2, r8, r7
   1fa18:	cmp	r2, #0
   1fa1c:	add	r6, r2, sl
   1fa20:	ble	1fa4c <ftello64@plt+0xe40c>
   1fa24:	ldr	r1, [fp, #28]
   1fa28:	cmp	r1, r6
   1fa2c:	blt	1fad4 <ftello64@plt+0xe494>
   1fa30:	add	r1, r3, r7
   1fa34:	add	r0, r3, sl
   1fa38:	str	r3, [sp, #20]
   1fa3c:	bl	11358 <memcmp@plt>
   1fa40:	cmp	r0, #0
   1fa44:	ldr	r3, [sp, #20]
   1fa48:	bne	1fcb4 <ftello64@plt+0xe674>
   1fa4c:	ldr	r1, [sp, #32]
   1fa50:	mov	r2, r9
   1fa54:	mov	r0, fp
   1fa58:	add	r5, r5, #1
   1fa5c:	mov	r7, r8
   1fa60:	ldr	r3, [sp, #40]	; 0x28
   1fa64:	str	r1, [sp]
   1fa68:	mov	r1, r4
   1fa6c:	bl	1f42c <ftello64@plt+0xddec>
   1fa70:	cmp	r0, #1
   1fa74:	ldr	r3, [fp, #4]
   1fa78:	bls	1f9f8 <ftello64@plt+0xe3b8>
   1fa7c:	b	1f924 <ftello64@plt+0xe2e4>
   1fa80:	add	r5, r6, #4
   1fa84:	add	r6, r6, #8
   1fa88:	mov	r2, r6
   1fa8c:	mov	r1, r5
   1fa90:	mov	r3, r9
   1fa94:	mov	r0, fp
   1fa98:	bl	1da48 <ftello64@plt+0xc408>
   1fa9c:	cmp	r0, #0
   1faa0:	str	r0, [sp, #64]	; 0x40
   1faa4:	bne	1f924 <ftello64@plt+0xe2e4>
   1faa8:	mov	r2, r6
   1faac:	mov	r1, r5
   1fab0:	mov	r0, fp
   1fab4:	bl	1f5c0 <ftello64@plt+0xdf80>
   1fab8:	cmp	r0, #0
   1fabc:	str	r0, [sp, #64]	; 0x40
   1fac0:	beq	1f890 <ftello64@plt+0xe250>
   1fac4:	b	1f924 <ftello64@plt+0xe2e4>
   1fac8:	ldr	r3, [sp, #56]	; 0x38
   1facc:	ldr	r6, [r3]
   1fad0:	b	1f644 <ftello64@plt+0xe004>
   1fad4:	ldr	lr, [fp, #48]	; 0x30
   1fad8:	mov	r1, r6
   1fadc:	mov	r0, fp
   1fae0:	str	r2, [sp, #20]
   1fae4:	cmp	lr, r6
   1fae8:	blt	1fd50 <ftello64@plt+0xe710>
   1faec:	bl	1a090 <ftello64@plt+0x8a50>
   1faf0:	cmp	r0, #0
   1faf4:	bne	1f924 <ftello64@plt+0xe2e4>
   1faf8:	ldr	r3, [fp, #4]
   1fafc:	ldr	r2, [sp, #20]
   1fb00:	b	1fa30 <ftello64@plt+0xe3f0>
   1fb04:	ldr	r0, [sp, #76]	; 0x4c
   1fb08:	bl	1500c <ftello64@plt+0x39cc>
   1fb0c:	ldr	r0, [sp, #64]	; 0x40
   1fb10:	b	1f924 <ftello64@plt+0xe2e4>
   1fb14:	mov	r0, #0
   1fb18:	b	1f924 <ftello64@plt+0xe2e4>
   1fb1c:	mov	r9, r6
   1fb20:	mov	sl, r3
   1fb24:	add	r6, r8, #1
   1fb28:	mov	r7, r9
   1fb2c:	ldr	r3, [sp, #32]
   1fb30:	cmp	r3, r6
   1fb34:	blt	1fc84 <ftello64@plt+0xe644>
   1fb38:	ldr	r9, [sp, #32]
   1fb3c:	ldr	r8, [sp, #48]	; 0x30
   1fb40:	ldr	r3, [r4]
   1fb44:	sub	r3, r6, r3
   1fb48:	cmp	r3, #0
   1fb4c:	ble	1fb78 <ftello64@plt+0xe538>
   1fb50:	ldr	r3, [fp, #28]
   1fb54:	cmp	r3, r7
   1fb58:	ble	1fce0 <ftello64@plt+0xe6a0>
   1fb5c:	add	r5, r7, #1
   1fb60:	add	r3, sl, r6
   1fb64:	ldrb	r2, [sl, r7]
   1fb68:	ldrb	r3, [r3, #-1]
   1fb6c:	cmp	r2, r3
   1fb70:	bne	1fc84 <ftello64@plt+0xe644>
   1fb74:	mov	r7, r5
   1fb78:	ldr	r3, [fp, #100]	; 0x64
   1fb7c:	ldr	r3, [r3, r6, lsl #2]
   1fb80:	cmp	r3, #0
   1fb84:	beq	1fc78 <ftello64@plt+0xe638>
   1fb88:	ldr	ip, [r3, #8]
   1fb8c:	cmp	ip, #0
   1fb90:	ble	1fc78 <ftello64@plt+0xe638>
   1fb94:	ldr	r2, [r3, #12]
   1fb98:	mov	r3, #0
   1fb9c:	ldr	r1, [sp, #52]	; 0x34
   1fba0:	sub	r2, r2, #4
   1fba4:	ldr	r0, [r1]
   1fba8:	b	1fbb4 <ftello64@plt+0xe574>
   1fbac:	cmp	ip, r3
   1fbb0:	beq	1fc78 <ftello64@plt+0xe638>
   1fbb4:	ldr	r5, [r2, #4]!
   1fbb8:	add	r3, r3, #1
   1fbbc:	add	r1, r0, r5, lsl #3
   1fbc0:	ldrb	r1, [r1, #4]
   1fbc4:	cmp	r1, #9
   1fbc8:	bne	1fbac <ftello64@plt+0xe56c>
   1fbcc:	ldr	r1, [r0, r5, lsl #3]
   1fbd0:	cmp	r8, r1
   1fbd4:	bne	1fbac <ftello64@plt+0xe56c>
   1fbd8:	cmn	r5, #1
   1fbdc:	beq	1fc78 <ftello64@plt+0xe638>
   1fbe0:	ldr	r3, [r4]
   1fbe4:	ldr	r1, [r4, #8]
   1fbe8:	cmp	r1, #0
   1fbec:	beq	1fc8c <ftello64@plt+0xe64c>
   1fbf0:	mov	ip, #9
   1fbf4:	mov	r0, fp
   1fbf8:	ldr	r2, [r4, #4]
   1fbfc:	stm	sp, {r5, r6, ip}
   1fc00:	bl	1ee3c <ftello64@plt+0xd7fc>
   1fc04:	cmp	r0, #1
   1fc08:	beq	1fc78 <ftello64@plt+0xe638>
   1fc0c:	cmp	r0, #0
   1fc10:	bne	1f924 <ftello64@plt+0xe2e4>
   1fc14:	ldrd	r2, [r4, #12]
   1fc18:	cmp	r3, r2
   1fc1c:	beq	1fd28 <ftello64@plt+0xe6e8>
   1fc20:	mov	r1, #20
   1fc24:	mov	r0, #1
   1fc28:	bl	280a4 <ftello64@plt+0x16a64>
   1fc2c:	subs	ip, r0, #0
   1fc30:	beq	1fd20 <ftello64@plt+0xe6e0>
   1fc34:	ldr	lr, [r4, #16]
   1fc38:	mov	r2, ip
   1fc3c:	mov	r1, r4
   1fc40:	mov	r0, fp
   1fc44:	ldr	r3, [sp, #40]	; 0x28
   1fc48:	add	sl, lr, #1
   1fc4c:	str	sl, [sp, #20]
   1fc50:	ldr	sl, [r4, #20]
   1fc54:	str	ip, [sl, lr, lsl #2]
   1fc58:	stm	ip, {r5, r6}
   1fc5c:	ldr	ip, [sp, #20]
   1fc60:	str	ip, [r4, #16]
   1fc64:	str	r9, [sp]
   1fc68:	bl	1f42c <ftello64@plt+0xddec>
   1fc6c:	cmp	r0, #1
   1fc70:	ldr	sl, [fp, #4]
   1fc74:	bhi	1f924 <ftello64@plt+0xe2e4>
   1fc78:	add	r6, r6, #1
   1fc7c:	cmp	r9, r6
   1fc80:	bge	1fb40 <ftello64@plt+0xe500>
   1fc84:	ldr	r1, [fp, #124]	; 0x7c
   1fc88:	b	1f9b0 <ftello64@plt+0xe370>
   1fc8c:	sub	r3, r6, r3
   1fc90:	mov	r0, #12
   1fc94:	add	r1, r3, #1
   1fc98:	bl	280a4 <ftello64@plt+0x16a64>
   1fc9c:	cmp	r0, #0
   1fca0:	mov	r1, r0
   1fca4:	str	r0, [r4, #8]
   1fca8:	beq	1fd20 <ftello64@plt+0xe6e0>
   1fcac:	ldr	r3, [r4]
   1fcb0:	b	1fbf0 <ftello64@plt+0xe5b0>
   1fcb4:	ldr	ip, [r4, #16]
   1fcb8:	mov	r6, r7
   1fcbc:	mov	r7, sl
   1fcc0:	mov	sl, r3
   1fcc4:	cmp	ip, r5
   1fcc8:	bgt	1fc84 <ftello64@plt+0xe644>
   1fccc:	cmp	r5, #0
   1fcd0:	ble	1fb2c <ftello64@plt+0xe4ec>
   1fcd4:	mov	r9, r7
   1fcd8:	mov	r8, r6
   1fcdc:	b	1fb24 <ftello64@plt+0xe4e4>
   1fce0:	ldr	r3, [fp, #48]	; 0x30
   1fce4:	cmp	r3, r7
   1fce8:	ble	1fc84 <ftello64@plt+0xe644>
   1fcec:	add	r5, r7, #1
   1fcf0:	mov	r0, fp
   1fcf4:	mov	r1, r5
   1fcf8:	bl	194fc <ftello64@plt+0x7ebc>
   1fcfc:	cmp	r0, #0
   1fd00:	bne	1f924 <ftello64@plt+0xe2e4>
   1fd04:	ldr	sl, [fp, #4]
   1fd08:	b	1fb60 <ftello64@plt+0xe520>
   1fd0c:	ldr	r9, [sp, #32]
   1fd10:	ldr	sl, [sp, #40]	; 0x28
   1fd14:	ldr	r4, [sp, #60]	; 0x3c
   1fd18:	ldr	ip, [fp, #108]	; 0x6c
   1fd1c:	b	1f790 <ftello64@plt+0xe150>
   1fd20:	mov	r0, #12
   1fd24:	b	1f924 <ftello64@plt+0xe2e4>
   1fd28:	lsl	r3, r3, #1
   1fd2c:	ldr	r0, [r4, #20]
   1fd30:	add	sl, r3, #1
   1fd34:	lsl	r1, sl, #2
   1fd38:	bl	28154 <ftello64@plt+0x16b14>
   1fd3c:	cmp	r0, #0
   1fd40:	beq	1fd20 <ftello64@plt+0xe6e0>
   1fd44:	str	sl, [r4, #12]
   1fd48:	str	r0, [r4, #20]
   1fd4c:	b	1fc20 <ftello64@plt+0xe5e0>
   1fd50:	mov	r6, r7
   1fd54:	mov	r7, sl
   1fd58:	mov	sl, r3
   1fd5c:	b	1fcc4 <ftello64@plt+0xe684>
   1fd60:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1fd64:	mov	r4, r1
   1fd68:	ldr	r5, [r1, #40]	; 0x28
   1fd6c:	ldr	r3, [r1, #104]	; 0x68
   1fd70:	strd	r6, [sp, #8]
   1fd74:	strd	r8, [sp, #16]
   1fd78:	str	sl, [sp, #24]
   1fd7c:	mov	sl, r0
   1fd80:	str	lr, [sp, #28]
   1fd84:	sub	sp, sp, #16
   1fd88:	cmp	r3, r5
   1fd8c:	ldr	r8, [r1, #84]	; 0x54
   1fd90:	ldr	r9, [r1, #100]	; 0x64
   1fd94:	bge	1fdd0 <ftello64@plt+0xe790>
   1fd98:	mov	r6, r2
   1fd9c:	str	r2, [r9, r5, lsl #2]
   1fda0:	str	r5, [r1, #104]	; 0x68
   1fda4:	ldr	r3, [r8, #76]	; 0x4c
   1fda8:	cmp	r3, #0
   1fdac:	bne	1fe98 <ftello64@plt+0xe858>
   1fdb0:	mov	r0, r6
   1fdb4:	add	sp, sp, #16
   1fdb8:	ldrd	r4, [sp]
   1fdbc:	ldrd	r6, [sp, #8]
   1fdc0:	ldrd	r8, [sp, #16]
   1fdc4:	ldr	sl, [sp, #24]
   1fdc8:	add	sp, sp, #28
   1fdcc:	pop	{pc}		; (ldr pc, [sp], #4)
   1fdd0:	ldr	r3, [r9, r5, lsl #2]
   1fdd4:	cmp	r3, #0
   1fdd8:	moveq	r6, r2
   1fddc:	streq	r2, [r9, r5, lsl #2]
   1fde0:	beq	1fda4 <ftello64@plt+0xe764>
   1fde4:	cmp	r2, #0
   1fde8:	ldr	r3, [r3, #40]	; 0x28
   1fdec:	beq	1fe58 <ftello64@plt+0xe818>
   1fdf0:	ldr	r7, [r2, #40]	; 0x28
   1fdf4:	add	r0, sp, #4
   1fdf8:	mov	r2, r3
   1fdfc:	mov	r1, r7
   1fe00:	bl	1af18 <ftello64@plt+0x98d8>
   1fe04:	cmp	r0, #0
   1fe08:	str	r0, [sl]
   1fe0c:	bne	1fefc <ftello64@plt+0xe8bc>
   1fe10:	ldr	r1, [r4, #40]	; 0x28
   1fe14:	mov	r0, r4
   1fe18:	ldr	r2, [r4, #88]	; 0x58
   1fe1c:	sub	r1, r1, #1
   1fe20:	bl	1cea8 <ftello64@plt+0xb868>
   1fe24:	ldr	r9, [r4, #100]	; 0x64
   1fe28:	mov	r3, r0
   1fe2c:	add	r2, sp, #4
   1fe30:	mov	r1, r8
   1fe34:	mov	r0, sl
   1fe38:	bl	1b084 <ftello64@plt+0x9a44>
   1fe3c:	cmp	r7, #0
   1fe40:	mov	r6, r0
   1fe44:	str	r0, [r9, r5, lsl #2]
   1fe48:	beq	1fda4 <ftello64@plt+0xe764>
   1fe4c:	ldr	r0, [sp, #12]
   1fe50:	bl	1500c <ftello64@plt+0x39cc>
   1fe54:	b	1fda4 <ftello64@plt+0xe764>
   1fe58:	ldrd	r6, [r3]
   1fe5c:	sub	r1, r5, #1
   1fe60:	mov	r0, r4
   1fe64:	ldr	r2, [r4, #88]	; 0x58
   1fe68:	strd	r6, [sp, #4]
   1fe6c:	ldr	r3, [r3, #8]
   1fe70:	str	r3, [sp, #12]
   1fe74:	bl	1cea8 <ftello64@plt+0xb868>
   1fe78:	mov	r3, r0
   1fe7c:	add	r2, sp, #4
   1fe80:	mov	r1, r8
   1fe84:	mov	r0, sl
   1fe88:	bl	1b084 <ftello64@plt+0x9a44>
   1fe8c:	mov	r6, r0
   1fe90:	str	r0, [r9, r5, lsl #2]
   1fe94:	b	1fda4 <ftello64@plt+0xe764>
   1fe98:	cmp	r6, #0
   1fe9c:	beq	1fefc <ftello64@plt+0xe8bc>
   1fea0:	add	r7, r6, #8
   1fea4:	add	r8, r6, #12
   1fea8:	mov	r1, r7
   1feac:	mov	r2, r8
   1feb0:	mov	r3, r5
   1feb4:	mov	r0, r4
   1feb8:	bl	1da48 <ftello64@plt+0xc408>
   1febc:	cmp	r0, #0
   1fec0:	str	r0, [sl]
   1fec4:	bne	1fefc <ftello64@plt+0xe8bc>
   1fec8:	ldrb	r3, [r6, #52]	; 0x34
   1fecc:	tst	r3, #64	; 0x40
   1fed0:	beq	1fdb0 <ftello64@plt+0xe770>
   1fed4:	mov	r2, r8
   1fed8:	mov	r1, r7
   1fedc:	mov	r0, r4
   1fee0:	bl	1f5c0 <ftello64@plt+0xdf80>
   1fee4:	cmp	r0, #0
   1fee8:	str	r0, [sl]
   1feec:	bne	1fefc <ftello64@plt+0xe8bc>
   1fef0:	ldr	r3, [r4, #100]	; 0x64
   1fef4:	ldr	r6, [r3, r5, lsl #2]
   1fef8:	b	1fdb0 <ftello64@plt+0xe770>
   1fefc:	mov	r6, #0
   1ff00:	b	1fdb0 <ftello64@plt+0xe770>
   1ff04:	mov	r3, #1
   1ff08:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ff0c:	ldr	r4, [r1, #8]
   1ff10:	strd	r6, [sp, #8]
   1ff14:	strd	r8, [sp, #16]
   1ff18:	mov	r9, r1
   1ff1c:	strd	sl, [sp, #24]
   1ff20:	mov	fp, r0
   1ff24:	mov	r0, #4
   1ff28:	str	lr, [sp, #32]
   1ff2c:	sub	sp, sp, #60	; 0x3c
   1ff30:	ldr	sl, [r1, #12]
   1ff34:	str	r3, [sp, #44]	; 0x2c
   1ff38:	str	r3, [sp, #48]	; 0x30
   1ff3c:	bl	28118 <ftello64@plt+0x16ad8>
   1ff40:	cmp	r0, #0
   1ff44:	str	r0, [sp, #52]	; 0x34
   1ff48:	beq	201d4 <ftello64@plt+0xeb94>
   1ff4c:	mov	r2, sl
   1ff50:	add	r3, sp, #44	; 0x2c
   1ff54:	str	r4, [r0]
   1ff58:	mov	r1, r9
   1ff5c:	mov	r0, fp
   1ff60:	bl	21d10 <ftello64@plt+0x106d0>
   1ff64:	cmp	r0, #0
   1ff68:	bne	201b0 <ftello64@plt+0xeb70>
   1ff6c:	cmp	sl, #0
   1ff70:	addgt	r3, r9, #24
   1ff74:	strgt	r0, [sp, #20]
   1ff78:	strgt	r3, [sp, #36]	; 0x24
   1ff7c:	ble	2017c <ftello64@plt+0xeb3c>
   1ff80:	ldr	r0, [r9]
   1ff84:	lsl	r3, sl, #2
   1ff88:	str	r3, [sp, #16]
   1ff8c:	ldr	r3, [r0, sl, lsl #2]
   1ff90:	cmp	r3, #0
   1ff94:	ldreq	r3, [sp, #20]
   1ff98:	movne	r3, #0
   1ff9c:	addeq	r3, r3, #1
   1ffa0:	str	r3, [sp, #20]
   1ffa4:	ldr	r2, [sp, #20]
   1ffa8:	ldr	r3, [fp, #120]	; 0x78
   1ffac:	cmp	r3, r2
   1ffb0:	blt	201b8 <ftello64@plt+0xeb78>
   1ffb4:	mov	r2, #0
   1ffb8:	ldr	r3, [fp, #100]	; 0x64
   1ffbc:	sub	sl, sl, #1
   1ffc0:	str	r2, [sp, #48]	; 0x30
   1ffc4:	ldr	r2, [sp, #16]
   1ffc8:	add	r3, r3, r2
   1ffcc:	ldr	r6, [r3, #-4]
   1ffd0:	cmp	r6, #0
   1ffd4:	beq	20158 <ftello64@plt+0xeb18>
   1ffd8:	ldr	r3, [r6, #20]
   1ffdc:	ldr	r5, [fp, #84]	; 0x54
   1ffe0:	cmp	r3, #0
   1ffe4:	ble	20158 <ftello64@plt+0xeb18>
   1ffe8:	ldr	r3, [r6, #24]
   1ffec:	add	r2, r9, #20
   1fff0:	mov	r8, #0
   1fff4:	ldr	r1, [r5]
   1fff8:	str	r2, [sp, #28]
   1fffc:	ldr	r4, [r3]
   20000:	lsl	r7, r4, #3
   20004:	add	r3, r1, r7
   20008:	b	200c8 <ftello64@plt+0xea88>
   2000c:	add	r1, r1, r7
   20010:	mov	r2, sl
   20014:	mov	r0, fp
   20018:	bl	1cfc0 <ftello64@plt+0xb980>
   2001c:	cmp	r0, #0
   20020:	beq	200a4 <ftello64@plt+0xea64>
   20024:	ldr	r3, [r9]
   20028:	ldr	r2, [sp, #16]
   2002c:	ldr	r3, [r3, r2]
   20030:	cmp	r3, #0
   20034:	beq	200a4 <ftello64@plt+0xea64>
   20038:	ldr	r2, [r5, #12]
   2003c:	add	r1, r3, #12
   20040:	ldr	r0, [r3, #8]
   20044:	ldr	r2, [r2, r4, lsl #2]
   20048:	bl	1a268 <ftello64@plt+0x8c28>
   2004c:	cmp	r0, #0
   20050:	beq	200a4 <ftello64@plt+0xea64>
   20054:	mov	r3, #1
   20058:	ldr	r2, [r9, #20]
   2005c:	cmp	r2, #0
   20060:	beq	20090 <ftello64@plt+0xea50>
   20064:	ldr	lr, [r5, #12]
   20068:	add	ip, sl, r3
   2006c:	mov	r0, fp
   20070:	ldr	r1, [sp, #28]
   20074:	ldr	r2, [sp, #36]	; 0x24
   20078:	ldr	r3, [lr, r4, lsl #2]
   2007c:	str	ip, [sp]
   20080:	stmib	sp, {r4, sl}
   20084:	bl	1a53c <ftello64@plt+0x8efc>
   20088:	cmp	r0, #0
   2008c:	bne	200a4 <ftello64@plt+0xea64>
   20090:	mov	r1, r4
   20094:	add	r0, sp, #44	; 0x2c
   20098:	bl	19c94 <ftello64@plt+0x8654>
   2009c:	cmp	r0, #0
   200a0:	beq	20184 <ftello64@plt+0xeb44>
   200a4:	ldr	r3, [r6, #20]
   200a8:	add	r8, r8, #1
   200ac:	cmp	r8, r3
   200b0:	bge	20158 <ftello64@plt+0xeb18>
   200b4:	ldr	r3, [r6, #24]
   200b8:	ldr	r1, [r5]
   200bc:	ldr	r4, [r3, r8, lsl #2]
   200c0:	lsl	r7, r4, #3
   200c4:	add	r3, r1, r7
   200c8:	ldrb	r3, [r3, #6]
   200cc:	tst	r3, #16
   200d0:	beq	2000c <ftello64@plt+0xe9cc>
   200d4:	ldr	r0, [r9, #12]
   200d8:	mov	r3, fp
   200dc:	mov	r2, r4
   200e0:	ldr	r1, [fp, #84]	; 0x54
   200e4:	str	r0, [sp, #24]
   200e8:	str	r1, [sp, #32]
   200ec:	ldr	r0, [r1], #128	; 0x80
   200f0:	str	sl, [sp]
   200f4:	bl	1eb64 <ftello64@plt+0xd524>
   200f8:	subs	r3, r0, #0
   200fc:	ble	20150 <ftello64@plt+0xeb10>
   20100:	ldr	r0, [sp, #24]
   20104:	add	r2, sl, r3
   20108:	cmp	r0, r2
   2010c:	blt	20058 <ftello64@plt+0xea18>
   20110:	ldr	r1, [r9]
   20114:	ldr	r2, [r1, r2, lsl #2]
   20118:	cmp	r2, #0
   2011c:	beq	20148 <ftello64@plt+0xeb08>
   20120:	str	r3, [sp, #24]
   20124:	add	r1, r2, #12
   20128:	ldr	r3, [sp, #32]
   2012c:	ldr	r0, [r2, #8]
   20130:	ldr	ip, [r3, #12]
   20134:	ldr	r2, [ip, r4, lsl #2]
   20138:	bl	1a268 <ftello64@plt+0x8c28>
   2013c:	cmp	r0, #0
   20140:	ldr	r3, [sp, #24]
   20144:	bne	20058 <ftello64@plt+0xea18>
   20148:	ldr	r1, [r5]
   2014c:	b	2000c <ftello64@plt+0xe9cc>
   20150:	beq	20148 <ftello64@plt+0xeb08>
   20154:	b	20058 <ftello64@plt+0xea18>
   20158:	add	r3, sp, #44	; 0x2c
   2015c:	mov	r2, sl
   20160:	mov	r1, r9
   20164:	mov	r0, fp
   20168:	bl	21d10 <ftello64@plt+0x106d0>
   2016c:	cmp	r0, #0
   20170:	bne	201b0 <ftello64@plt+0xeb70>
   20174:	cmp	sl, #0
   20178:	bne	1ff80 <ftello64@plt+0xe940>
   2017c:	mov	r4, #0
   20180:	b	20188 <ftello64@plt+0xeb48>
   20184:	mov	r4, #12
   20188:	ldr	r0, [sp, #52]	; 0x34
   2018c:	bl	1500c <ftello64@plt+0x39cc>
   20190:	mov	r0, r4
   20194:	add	sp, sp, #60	; 0x3c
   20198:	ldrd	r4, [sp]
   2019c:	ldrd	r6, [sp, #8]
   201a0:	ldrd	r8, [sp, #16]
   201a4:	ldrd	sl, [sp, #24]
   201a8:	add	sp, sp, #32
   201ac:	pop	{pc}		; (ldr pc, [sp], #4)
   201b0:	mov	r4, r0
   201b4:	b	20188 <ftello64@plt+0xeb48>
   201b8:	mov	r1, #0
   201bc:	ldr	r2, [sp, #16]
   201c0:	mov	r4, r1
   201c4:	bl	11520 <memset@plt>
   201c8:	ldr	r0, [sp, #52]	; 0x34
   201cc:	bl	1500c <ftello64@plt+0x39cc>
   201d0:	b	20190 <ftello64@plt+0xeb50>
   201d4:	mov	r4, #12
   201d8:	b	20190 <ftello64@plt+0xeb50>
   201dc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   201e0:	mov	r4, r0
   201e4:	mov	r5, r3
   201e8:	strd	r6, [sp, #8]
   201ec:	strd	r8, [sp, #16]
   201f0:	strd	sl, [sp, #24]
   201f4:	str	lr, [sp, #32]
   201f8:	sub	sp, sp, #428	; 0x1ac
   201fc:	ldr	r9, [r0]
   20200:	str	r0, [sp, #32]
   20204:	add	r0, sp, #148	; 0x94
   20208:	str	r1, [sp, #56]	; 0x38
   2020c:	mov	r1, #0
   20210:	str	r2, [sp, #72]	; 0x48
   20214:	mov	r2, #136	; 0x88
   20218:	ldr	r6, [sp, #464]	; 0x1d0
   2021c:	bl	11520 <memset@plt>
   20220:	ldr	r2, [r4, #16]
   20224:	cmp	r2, #0
   20228:	str	r2, [sp, #48]	; 0x30
   2022c:	str	r9, [sp, #232]	; 0xe8
   20230:	beq	2024c <ftello64@plt+0xec0c>
   20234:	ldrb	r2, [r4, #28]
   20238:	subs	r3, r5, r6
   2023c:	movne	r3, #1
   20240:	ands	r3, r3, r2, lsr #3
   20244:	streq	r3, [sp, #48]	; 0x30
   20248:	bne	205f0 <ftello64@plt+0xefb0>
   2024c:	ldr	r3, [sp, #32]
   20250:	ldr	r2, [sp, #472]	; 0x1d8
   20254:	ldr	r3, [r3, #24]
   20258:	cmp	r3, r2
   2025c:	movcs	r3, #0
   20260:	strcs	r3, [sp, #108]	; 0x6c
   20264:	bcs	20284 <ftello64@plt+0xec44>
   20268:	sub	r2, r2, #1
   2026c:	sub	r1, r3, r2
   20270:	sub	r3, r2, r3
   20274:	str	r3, [sp, #108]	; 0x6c
   20278:	ldr	r3, [sp, #472]	; 0x1d8
   2027c:	add	r3, r3, r1
   20280:	str	r3, [sp, #472]	; 0x1d8
   20284:	ldr	ip, [sp, #32]
   20288:	ldr	r3, [ip, #8]
   2028c:	cmp	r3, #0
   20290:	beq	20ecc <ftello64@plt+0xf88c>
   20294:	ldr	r3, [r9, #36]	; 0x24
   20298:	cmp	r3, #0
   2029c:	beq	20ecc <ftello64@plt+0xf88c>
   202a0:	ldr	r2, [r9, #40]	; 0x28
   202a4:	cmp	r2, #0
   202a8:	beq	20ecc <ftello64@plt+0xf88c>
   202ac:	ldr	r1, [r9, #44]	; 0x2c
   202b0:	cmp	r1, #0
   202b4:	beq	20ecc <ftello64@plt+0xf88c>
   202b8:	ldr	r0, [r9, #48]	; 0x30
   202bc:	cmp	r0, #0
   202c0:	beq	20ecc <ftello64@plt+0xf88c>
   202c4:	ldr	r3, [r3, #8]
   202c8:	cmp	r3, #0
   202cc:	bne	20310 <ftello64@plt+0xecd0>
   202d0:	ldr	r3, [r2, #8]
   202d4:	cmp	r3, #0
   202d8:	bne	20310 <ftello64@plt+0xecd0>
   202dc:	ldr	r3, [r1, #8]
   202e0:	cmp	r3, #0
   202e4:	beq	202f4 <ftello64@plt+0xecb4>
   202e8:	ldrsb	r3, [ip, #28]
   202ec:	cmp	r3, #0
   202f0:	blt	20310 <ftello64@plt+0xecd0>
   202f4:	adds	r6, r6, #0
   202f8:	movne	r6, #1
   202fc:	cmp	r5, #0
   20300:	moveq	r6, #0
   20304:	cmp	r6, #0
   20308:	bne	20ecc <ftello64@plt+0xf88c>
   2030c:	mov	r5, r6
   20310:	ldr	r3, [sp, #472]	; 0x1d8
   20314:	cmp	r3, #0
   20318:	bne	205e0 <ftello64@plt+0xefa0>
   2031c:	ldr	r3, [r9, #76]	; 0x4c
   20320:	adds	r3, r3, #0
   20324:	movne	r3, #1
   20328:	str	r3, [sp, #20]
   2032c:	str	r3, [sp, #60]	; 0x3c
   20330:	ldr	r8, [sp, #32]
   20334:	add	r0, sp, #148	; 0x94
   20338:	ldr	r2, [sp, #56]	; 0x38
   2033c:	ldr	r3, [r9, #8]
   20340:	ldr	ip, [r8, #12]
   20344:	str	r2, [sp, #148]	; 0x94
   20348:	ldr	lr, [r9, #92]	; 0x5c
   2034c:	add	r3, r3, #1
   20350:	ldrb	r2, [r9, #88]	; 0x58
   20354:	and	r4, ip, #4194304	; 0x400000
   20358:	ubfx	ip, ip, #22, #1
   2035c:	ldr	r8, [r8, #20]
   20360:	cmp	r3, lr
   20364:	ldr	r7, [sp, #72]	; 0x48
   20368:	movlt	r3, lr
   2036c:	str	r8, [sp, #80]	; 0x50
   20370:	strb	ip, [sp, #220]	; 0xdc
   20374:	ubfx	ip, r2, #2, #1
   20378:	add	r1, r7, #1
   2037c:	ubfx	r2, r2, #3, #1
   20380:	str	lr, [sp, #228]	; 0xe4
   20384:	orrs	lr, r8, r4
   20388:	str	r7, [sp, #192]	; 0xc0
   2038c:	movne	lr, #1
   20390:	moveq	lr, #0
   20394:	str	r7, [sp, #196]	; 0xc4
   20398:	cmp	r3, r1
   2039c:	str	r7, [sp, #200]	; 0xc8
   203a0:	movlt	r1, r3
   203a4:	str	r7, [sp, #204]	; 0xcc
   203a8:	str	r8, [sp, #212]	; 0xd4
   203ac:	strb	ip, [sp, #221]	; 0xdd
   203b0:	strb	r2, [sp, #222]	; 0xde
   203b4:	strb	lr, [sp, #223]	; 0xdf
   203b8:	bl	18ac4 <ftello64@plt+0x7484>
   203bc:	subs	r3, r0, #0
   203c0:	str	r3, [sp, #36]	; 0x24
   203c4:	bne	20aa8 <ftello64@plt+0xf468>
   203c8:	ldrb	r3, [r9, #88]	; 0x58
   203cc:	add	r1, r9, #96	; 0x60
   203d0:	ldrb	r2, [sp, #223]	; 0xdf
   203d4:	str	r1, [sp, #216]	; 0xd8
   203d8:	ubfx	r3, r3, #4, #1
   203dc:	cmp	r2, #0
   203e0:	strb	r3, [sp, #226]	; 0xe2
   203e4:	bne	203fc <ftello64@plt+0xedbc>
   203e8:	ldr	r3, [r9, #92]	; 0x5c
   203ec:	ldr	r2, [sp, #56]	; 0x38
   203f0:	cmp	r3, #1
   203f4:	str	r2, [sp, #152]	; 0x98
   203f8:	ble	20fc4 <ftello64@plt+0xf984>
   203fc:	mov	r2, #0
   20400:	ldr	r3, [sp, #32]
   20404:	mvn	r1, #0
   20408:	str	r2, [sp, #176]	; 0xb0
   2040c:	str	r2, [sp, #180]	; 0xb4
   20410:	ldr	r2, [sp, #468]	; 0x1d4
   20414:	ldrb	r3, [r3, #28]
   20418:	str	r2, [sp, #200]	; 0xc8
   2041c:	str	r2, [sp, #204]	; 0xcc
   20420:	ubfx	r3, r3, #7, #1
   20424:	strb	r3, [sp, #225]	; 0xe1
   20428:	ldr	r7, [r9, #76]	; 0x4c
   2042c:	str	r1, [sp, #240]	; 0xf0
   20430:	ldr	r3, [sp, #480]	; 0x1e0
   20434:	lsl	r4, r7, #1
   20438:	cmp	r4, #0
   2043c:	str	r3, [sp, #236]	; 0xec
   20440:	ble	20480 <ftello64@plt+0xee40>
   20444:	movw	r3, #43690	; 0xaaaa
   20448:	movt	r3, #2730	; 0xaaa
   2044c:	cmp	r4, r3
   20450:	bgt	21224 <ftello64@plt+0xfbe4>
   20454:	add	r0, r4, r7, lsl #2
   20458:	lsl	r0, r0, #3
   2045c:	bl	28118 <ftello64@plt+0x16ad8>
   20460:	str	r0, [sp, #264]	; 0x108
   20464:	lsl	r0, r7, #3
   20468:	bl	28118 <ftello64@plt+0x16ad8>
   2046c:	ldr	r3, [sp, #264]	; 0x108
   20470:	str	r0, [sp, #280]	; 0x118
   20474:	cmp	r0, #0
   20478:	cmpne	r3, #0
   2047c:	beq	21224 <ftello64@plt+0xfbe4>
   20480:	ldr	r2, [sp, #472]	; 0x1d8
   20484:	mov	r3, #1
   20488:	str	r4, [sp, #260]	; 0x104
   2048c:	str	r3, [sp, #268]	; 0x10c
   20490:	str	r4, [sp, #276]	; 0x114
   20494:	cmp	r2, r3
   20498:	bls	211b8 <ftello64@plt+0xfb78>
   2049c:	ldr	r0, [sp, #184]	; 0xb8
   204a0:	cmn	r0, #-1073741822	; 0xc0000002
   204a4:	bhi	21224 <ftello64@plt+0xfbe4>
   204a8:	add	r0, r0, #1
   204ac:	lsl	r0, r0, #2
   204b0:	bl	28118 <ftello64@plt+0x16ad8>
   204b4:	cmp	r0, #0
   204b8:	mov	r4, r0
   204bc:	str	r0, [sp, #248]	; 0xf8
   204c0:	beq	20ef8 <ftello64@plt+0xf8b8>
   204c4:	ldr	r3, [sp, #480]	; 0x1e0
   204c8:	str	r5, [sp, #116]	; 0x74
   204cc:	ldr	r2, [r9, #92]	; 0x5c
   204d0:	tst	r3, #1
   204d4:	movne	r3, #4
   204d8:	moveq	r3, #6
   204dc:	cmp	r5, r6
   204e0:	str	r2, [sp, #88]	; 0x58
   204e4:	str	r3, [sp, #208]	; 0xd0
   204e8:	movge	r3, r5
   204ec:	movlt	r3, r6
   204f0:	mvngt	r2, #0
   204f4:	movle	r2, #1
   204f8:	str	r3, [sp, #64]	; 0x40
   204fc:	ldr	r3, [sp, #48]	; 0x30
   20500:	str	r2, [sp, #96]	; 0x60
   20504:	movlt	r2, r5
   20508:	movge	r2, r6
   2050c:	str	r2, [sp, #76]	; 0x4c
   20510:	cmp	r3, #0
   20514:	beq	21234 <ftello64@plt+0xfbf4>
   20518:	ldr	r3, [sp, #88]	; 0x58
   2051c:	cmp	r3, #1
   20520:	moveq	r3, #4
   20524:	beq	20544 <ftello64@plt+0xef04>
   20528:	ldr	r3, [sp, #32]
   2052c:	ldr	r2, [sp, #80]	; 0x50
   20530:	ldr	r3, [r3, #12]
   20534:	and	r3, r3, #4194304	; 0x400000
   20538:	orrs	r3, r2, r3
   2053c:	moveq	r3, #4
   20540:	movne	r3, #0
   20544:	ldr	r2, [sp, #36]	; 0x24
   20548:	cmp	r5, r6
   2054c:	movle	r2, #2
   20550:	ldr	r1, [sp, #80]	; 0x50
   20554:	cmp	r1, #0
   20558:	orrne	r3, r3, #1
   2055c:	orr	r3, r3, r2
   20560:	ldr	r1, [sp, #64]	; 0x40
   20564:	ldr	r2, [sp, #76]	; 0x4c
   20568:	cmp	r5, r2
   2056c:	movge	r2, #0
   20570:	movlt	r2, #1
   20574:	cmp	r5, r1
   20578:	orrgt	r2, r2, #1
   2057c:	cmp	r2, #0
   20580:	bne	20aa0 <ftello64@plt+0xf460>
   20584:	add	r2, sp, #424	; 0x1a8
   20588:	cmp	r5, r6
   2058c:	str	r9, [sp, #68]	; 0x44
   20590:	sub	r3, r3, #4
   20594:	suble	r2, r2, #308	; 0x134
   20598:	movgt	r2, #0
   2059c:	str	r3, [sp, #92]	; 0x5c
   205a0:	adds	r3, r2, #0
   205a4:	movne	r3, #1
   205a8:	str	r2, [sp, #100]	; 0x64
   205ac:	str	r3, [sp, #104]	; 0x68
   205b0:	mov	r3, #65280	; 0xff00
   205b4:	movt	r3, #3
   205b8:	str	r3, [sp, #52]	; 0x34
   205bc:	ldr	r3, [sp, #92]	; 0x5c
   205c0:	cmp	r3, #4
   205c4:	ldrls	pc, [pc, r3, lsl #2]
   205c8:	b	21250 <ftello64@plt+0xfc10>
   205cc:	andeq	r0, r2, r8, lsl fp
   205d0:	andeq	r0, r2, r8, lsl fp
   205d4:			; <UNDEFINED> instruction: 0x00020ab0
   205d8:	andeq	r0, r2, ip, ror #19
   205dc:	andeq	r0, r2, r8, lsl #12
   205e0:	mov	r3, #1
   205e4:	str	r3, [sp, #20]
   205e8:	str	r3, [sp, #60]	; 0x3c
   205ec:	b	20330 <ftello64@plt+0xecf0>
   205f0:	ldr	r3, [sp, #48]	; 0x30
   205f4:	tst	r2, #1
   205f8:	movne	r3, #0
   205fc:	str	r3, [sp, #48]	; 0x30
   20600:	b	2024c <ftello64@plt+0xec0c>
   20604:	str	r5, [sp, #116]	; 0x74
   20608:	mov	r1, r5
   2060c:	add	r0, sp, #148	; 0x94
   20610:	ldr	r2, [sp, #480]	; 0x1e0
   20614:	bl	1d0f8 <ftello64@plt+0xbab8>
   20618:	subs	r3, r0, #0
   2061c:	str	r3, [sp, #36]	; 0x24
   20620:	bne	21284 <ftello64@plt+0xfc44>
   20624:	ldr	r3, [sp, #88]	; 0x58
   20628:	cmp	r3, #1
   2062c:	beq	2064c <ftello64@plt+0xf00c>
   20630:	ldr	r3, [sp, #176]	; 0xb0
   20634:	cmp	r3, #0
   20638:	beq	2064c <ftello64@plt+0xf00c>
   2063c:	ldr	r3, [sp, #156]	; 0x9c
   20640:	ldr	r3, [r3]
   20644:	cmn	r3, #1
   20648:	beq	20e7c <ftello64@plt+0xf83c>
   2064c:	ldr	r4, [sp, #232]	; 0xe8
   20650:	mov	r3, #0
   20654:	ldr	sl, [r4, #36]	; 0x24
   20658:	str	r3, [sp, #124]	; 0x7c
   2065c:	str	r3, [sp, #252]	; 0xfc
   20660:	str	r3, [sp, #256]	; 0x100
   20664:	str	r3, [sp, #268]	; 0x10c
   20668:	ldr	r3, [sp, #188]	; 0xbc
   2066c:	mov	r2, r3
   20670:	ldrsb	r3, [sl, #52]	; 0x34
   20674:	str	r2, [sp, #12]
   20678:	cmp	r3, #0
   2067c:	bge	206bc <ftello64@plt+0xf07c>
   20680:	sub	r1, r2, #1
   20684:	add	r0, sp, #148	; 0x94
   20688:	ldr	r2, [sp, #236]	; 0xec
   2068c:	bl	1cea8 <ftello64@plt+0xb868>
   20690:	tst	r0, #1
   20694:	bne	211e4 <ftello64@plt+0xfba4>
   20698:	cmp	r0, #0
   2069c:	beq	206bc <ftello64@plt+0xf07c>
   206a0:	and	r3, r0, #6
   206a4:	cmp	r3, #6
   206a8:	beq	21374 <ftello64@plt+0xfd34>
   206ac:	tst	r0, #2
   206b0:	bne	212c8 <ftello64@plt+0xfc88>
   206b4:	tst	r0, #4
   206b8:	bne	212f0 <ftello64@plt+0xfcb0>
   206bc:	ldr	r3, [sp, #248]	; 0xf8
   206c0:	cmp	r3, #0
   206c4:	beq	20f8c <ftello64@plt+0xf94c>
   206c8:	ldr	r2, [r4, #76]	; 0x4c
   206cc:	ldr	r1, [sp, #12]
   206d0:	cmp	r2, #0
   206d4:	str	sl, [r3, r1, lsl #2]
   206d8:	bne	21330 <ftello64@plt+0xfcf0>
   206dc:	ldrb	r3, [sl, #52]	; 0x34
   206e0:	ldr	r2, [sp, #104]	; 0x68
   206e4:	str	r2, [sp, #16]
   206e8:	ubfx	r3, r3, #4, #1
   206ec:	cmp	r3, #0
   206f0:	mvneq	fp, #0
   206f4:	streq	r3, [sp, #28]
   206f8:	bne	21290 <ftello64@plt+0xfc50>
   206fc:	ldr	r3, [sp, #100]	; 0x64
   20700:	str	fp, [sp, #24]
   20704:	ldr	r4, [sp, #188]	; 0xbc
   20708:	str	r3, [sp, #40]	; 0x28
   2070c:	b	20770 <ftello64@plt+0xf130>
   20710:	ldrb	r3, [r5, #52]	; 0x34
   20714:	ldr	r2, [sp, #16]
   20718:	ldr	r1, [sp, #12]
   2071c:	ldr	r4, [sp, #188]	; 0xbc
   20720:	cmp	sl, r5
   20724:	movne	r2, #0
   20728:	andeq	r2, r2, #1
   2072c:	cmp	r2, #0
   20730:	movne	r1, r8
   20734:	tst	r3, #16
   20738:	str	r1, [sp, #12]
   2073c:	str	r2, [sp, #16]
   20740:	beq	2076c <ftello64@plt+0xf12c>
   20744:	tst	r3, #128	; 0x80
   20748:	bne	20bc8 <ftello64@plt+0xf588>
   2074c:	ldr	r3, [sp, #20]
   20750:	cmp	r3, #0
   20754:	beq	212c0 <ftello64@plt+0xfc80>
   20758:	ldr	r3, [sp, #20]
   2075c:	str	r4, [sp, #24]
   20760:	str	r3, [sp, #28]
   20764:	mov	r3, #0
   20768:	str	r3, [sp, #40]	; 0x28
   2076c:	mov	sl, r5
   20770:	ldr	r3, [sp, #204]	; 0xcc
   20774:	cmp	r3, r4
   20778:	ble	20bc0 <ftello64@plt+0xf580>
   2077c:	ldr	r3, [sp, #184]	; 0xb8
   20780:	add	r8, r4, #1
   20784:	cmp	r8, r3
   20788:	bge	20be4 <ftello64@plt+0xf5a4>
   2078c:	ldr	r3, [sp, #176]	; 0xb0
   20790:	cmp	r8, r3
   20794:	bge	20e50 <ftello64@plt+0xf810>
   20798:	ldrb	r3, [sl, #52]	; 0x34
   2079c:	tst	r3, #32
   207a0:	bne	20c18 <ftello64@plt+0xf5d8>
   207a4:	ldr	r3, [sp, #152]	; 0x98
   207a8:	add	r2, r4, #1
   207ac:	str	r2, [sp, #188]	; 0xbc
   207b0:	ldrb	r4, [r3, r4]
   207b4:	ldr	r3, [sl, #44]	; 0x2c
   207b8:	cmp	r3, #0
   207bc:	beq	20e20 <ftello64@plt+0xf7e0>
   207c0:	ldr	r5, [r3, r4, lsl #2]
   207c4:	ldr	r3, [sp, #248]	; 0xf8
   207c8:	cmp	r3, #0
   207cc:	beq	207e4 <ftello64@plt+0xf1a4>
   207d0:	mov	r2, r5
   207d4:	add	r1, sp, #148	; 0x94
   207d8:	add	r0, sp, #124	; 0x7c
   207dc:	bl	1fd60 <ftello64@plt+0xe720>
   207e0:	mov	r5, r0
   207e4:	cmp	r5, #0
   207e8:	bne	20710 <ftello64@plt+0xf0d0>
   207ec:	ldr	r3, [sp, #124]	; 0x7c
   207f0:	ldr	r4, [sp, #248]	; 0xf8
   207f4:	cmp	r3, #0
   207f8:	bne	20ef4 <ftello64@plt+0xf8b4>
   207fc:	cmp	r4, #0
   20800:	beq	20bc0 <ftello64@plt+0xf580>
   20804:	ldr	r2, [sp, #28]
   20808:	ldr	r3, [sp, #60]	; 0x3c
   2080c:	eor	r3, r3, #1
   20810:	tst	r2, r3
   20814:	bne	20bc0 <ftello64@plt+0xf580>
   20818:	ldr	r3, [sp, #188]	; 0xbc
   2081c:	mov	r1, #0
   20820:	ldr	r0, [sp, #252]	; 0xfc
   20824:	add	r4, r4, r3, lsl #2
   20828:	b	20840 <ftello64@plt+0xf200>
   2082c:	ldr	ip, [r4, #4]!
   20830:	mov	r3, r2
   20834:	mov	r1, #1
   20838:	cmp	ip, #0
   2083c:	bne	20b84 <ftello64@plt+0xf544>
   20840:	add	r2, r3, #1
   20844:	cmp	r0, r2
   20848:	bge	2082c <ftello64@plt+0xf1ec>
   2084c:	ldr	fp, [sp, #24]
   20850:	cmp	r1, #0
   20854:	strne	r3, [sp, #188]	; 0xbc
   20858:	ldr	r2, [sp, #40]	; 0x28
   2085c:	cmp	r2, #0
   20860:	beq	20874 <ftello64@plt+0xf234>
   20864:	ldr	r3, [r2]
   20868:	ldr	r1, [sp, #12]
   2086c:	add	r3, r3, r1
   20870:	str	r3, [r2]
   20874:	cmn	fp, #1
   20878:	beq	20e70 <ftello64@plt+0xf830>
   2087c:	cmn	fp, #2
   20880:	ldr	r4, [sp, #248]	; 0xf8
   20884:	beq	20ef4 <ftello64@plt+0xf8b4>
   20888:	ldr	r3, [sp, #32]
   2088c:	str	fp, [sp, #240]	; 0xf0
   20890:	ldrb	r3, [r3, #28]
   20894:	tst	r3, #16
   20898:	bne	20f30 <ftello64@plt+0xf8f0>
   2089c:	ldr	r2, [sp, #472]	; 0x1d8
   208a0:	cmp	r2, #1
   208a4:	bls	20f9c <ftello64@plt+0xf95c>
   208a8:	mov	r2, fp
   208ac:	add	r0, sp, #148	; 0x94
   208b0:	ldr	r1, [r4, fp, lsl #2]
   208b4:	bl	1d964 <ftello64@plt+0xc324>
   208b8:	ldr	r3, [sp, #68]	; 0x44
   208bc:	ldrb	r3, [r3, #88]	; 0x58
   208c0:	str	r0, [sp, #244]	; 0xf4
   208c4:	tst	r3, #1
   208c8:	bne	208dc <ftello64@plt+0xf29c>
   208cc:	ldr	r3, [sp, #68]	; 0x44
   208d0:	ldr	r3, [r3, #76]	; 0x4c
   208d4:	cmp	r3, #0
   208d8:	beq	21ca4 <ftello64@plt+0x10664>
   208dc:	ldr	r3, [sp, #232]	; 0xe8
   208e0:	cmn	fp, #-1073741822	; 0xc0000002
   208e4:	ldr	r9, [sp, #244]	; 0xf4
   208e8:	str	r3, [sp, #12]
   208ec:	bhi	20ef4 <ftello64@plt+0xf8b4>
   208f0:	add	r5, fp, #1
   208f4:	lsl	r4, r5, #2
   208f8:	mov	r0, r4
   208fc:	bl	28118 <ftello64@plt+0x16ad8>
   20900:	subs	sl, r0, #0
   20904:	beq	212d0 <ftello64@plt+0xfc90>
   20908:	ldr	r3, [sp, #12]
   2090c:	ldr	r6, [r3, #76]	; 0x4c
   20910:	cmp	r6, #0
   20914:	beq	20fcc <ftello64@plt+0xf98c>
   20918:	mov	r0, r4
   2091c:	bl	28118 <ftello64@plt+0x16ad8>
   20920:	cmp	r0, #0
   20924:	mov	r6, r0
   20928:	str	r0, [sp, #24]
   2092c:	beq	213a8 <ftello64@plt+0xfd68>
   20930:	add	r4, sp, #300	; 0x12c
   20934:	mov	r8, #0
   20938:	lsl	r7, r5, #2
   2093c:	mov	r1, #0
   20940:	mov	r0, r6
   20944:	mov	r2, r7
   20948:	bl	11520 <memset@plt>
   2094c:	add	r1, sp, #284	; 0x11c
   20950:	add	r0, sp, #148	; 0x94
   20954:	str	sl, [sp, #284]	; 0x11c
   20958:	str	r6, [sp, #288]	; 0x120
   2095c:	str	r9, [sp, #292]	; 0x124
   20960:	str	fp, [sp, #296]	; 0x128
   20964:	str	r8, [r4]
   20968:	str	r8, [r4, #4]
   2096c:	str	r8, [r4, #8]
   20970:	bl	1ff04 <ftello64@plt+0xe8c4>
   20974:	mov	r3, r0
   20978:	ldr	r0, [sp, #308]	; 0x134
   2097c:	str	r3, [sp, #16]
   20980:	bl	1500c <ftello64@plt+0x39cc>
   20984:	ldr	r3, [sp, #16]
   20988:	cmp	r3, #0
   2098c:	bne	2137c <ftello64@plt+0xfd3c>
   20990:	ldr	r3, [sl]
   20994:	cmp	r3, #0
   20998:	bne	213d0 <ftello64@plt+0xfd90>
   2099c:	ldr	r3, [r6]
   209a0:	cmp	r3, #0
   209a4:	bne	213d0 <ftello64@plt+0xfd90>
   209a8:	ldr	r3, [sp, #248]	; 0xf8
   209ac:	sub	r7, r7, #4
   209b0:	add	r3, r3, r7
   209b4:	subs	fp, fp, #1
   209b8:	bcc	21204 <ftello64@plt+0xfbc4>
   209bc:	ldr	r1, [r3, #-4]!
   209c0:	cmp	r1, #0
   209c4:	beq	209b4 <ftello64@plt+0xf374>
   209c8:	ldrb	r2, [r1, #52]	; 0x34
   209cc:	tst	r2, #16
   209d0:	beq	209b4 <ftello64@plt+0xf374>
   209d4:	mov	r2, fp
   209d8:	add	r0, sp, #148	; 0x94
   209dc:	bl	1d964 <ftello64@plt+0xc324>
   209e0:	add	r5, fp, #1
   209e4:	mov	r9, r0
   209e8:	b	20938 <ftello64@plt+0xf2f8>
   209ec:	ldr	r3, [sp, #64]	; 0x40
   209f0:	cmp	r3, r5
   209f4:	ble	20a60 <ftello64@plt+0xf420>
   209f8:	ldr	r3, [sp, #56]	; 0x38
   209fc:	ldr	r1, [sp, #80]	; 0x50
   20a00:	ldrb	r2, [r3, r5]
   20a04:	add	r3, r3, r5
   20a08:	ldrb	r2, [r1, r2]
   20a0c:	ldr	r1, [sp, #48]	; 0x30
   20a10:	ldrb	r2, [r1, r2]
   20a14:	cmp	r2, #0
   20a18:	bne	20608 <ftello64@plt+0xefc8>
   20a1c:	ldr	ip, [sp, #48]	; 0x30
   20a20:	ldr	r2, [sp, #56]	; 0x38
   20a24:	ldr	r1, [sp, #64]	; 0x40
   20a28:	ldr	lr, [sp, #80]	; 0x50
   20a2c:	sub	r0, r2, #1
   20a30:	rsb	r2, r2, #1
   20a34:	add	r0, r0, r1
   20a38:	b	20a50 <ftello64@plt+0xf410>
   20a3c:	ldrb	r1, [r3, #1]!
   20a40:	ldrb	r1, [lr, r1]
   20a44:	ldrb	r1, [ip, r1]
   20a48:	cmp	r1, #0
   20a4c:	bne	20604 <ftello64@plt+0xefc4>
   20a50:	cmp	r3, r0
   20a54:	add	r5, r2, r3
   20a58:	bne	20a3c <ftello64@plt+0xf3fc>
   20a5c:	str	r5, [sp, #116]	; 0x74
   20a60:	ldr	r3, [sp, #64]	; 0x40
   20a64:	cmp	r3, r5
   20a68:	bne	20608 <ftello64@plt+0xefc8>
   20a6c:	ldr	r2, [sp, #72]	; 0x48
   20a70:	cmp	r2, r3
   20a74:	ldrgt	r2, [sp, #56]	; 0x38
   20a78:	movle	r3, #0
   20a7c:	ldrbgt	r3, [r2, r3]
   20a80:	ldr	r2, [sp, #80]	; 0x50
   20a84:	cmp	r2, #0
   20a88:	ldrbne	r3, [r2, r3]
   20a8c:	ldr	r2, [sp, #48]	; 0x30
   20a90:	ldrb	r3, [r2, r3]
   20a94:	cmp	r3, #0
   20a98:	bne	20608 <ftello64@plt+0xefc8>
   20a9c:	ldr	r9, [sp, #68]	; 0x44
   20aa0:	mov	r3, #1
   20aa4:	str	r3, [sp, #36]	; 0x24
   20aa8:	ldr	r4, [sp, #248]	; 0xf8
   20aac:	b	20f00 <ftello64@plt+0xf8c0>
   20ab0:	ldr	r3, [sp, #64]	; 0x40
   20ab4:	cmp	r3, r5
   20ab8:	ble	20a60 <ftello64@plt+0xf420>
   20abc:	ldr	r1, [sp, #48]	; 0x30
   20ac0:	ldr	r3, [sp, #56]	; 0x38
   20ac4:	ldrb	r2, [r3, r5]
   20ac8:	add	r3, r3, r5
   20acc:	ldrb	r2, [r1, r2]
   20ad0:	cmp	r2, #0
   20ad4:	bne	20608 <ftello64@plt+0xefc8>
   20ad8:	ldr	ip, [sp, #48]	; 0x30
   20adc:	ldr	r2, [sp, #56]	; 0x38
   20ae0:	ldr	r1, [sp, #64]	; 0x40
   20ae4:	sub	r0, r2, #1
   20ae8:	rsb	r2, r2, #1
   20aec:	add	r0, r0, r1
   20af0:	b	20b04 <ftello64@plt+0xf4c4>
   20af4:	ldrb	r1, [r3, #1]!
   20af8:	ldrb	r1, [ip, r1]
   20afc:	cmp	r1, #0
   20b00:	bne	20604 <ftello64@plt+0xefc4>
   20b04:	cmp	r0, r3
   20b08:	add	r5, r2, r3
   20b0c:	bne	20af4 <ftello64@plt+0xf4b4>
   20b10:	str	r5, [sp, #116]	; 0x74
   20b14:	b	20a60 <ftello64@plt+0xf420>
   20b18:	ldr	r3, [sp, #76]	; 0x4c
   20b1c:	cmp	r3, r5
   20b20:	bgt	20a9c <ftello64@plt+0xf45c>
   20b24:	mov	r1, #0
   20b28:	mov	r3, r5
   20b2c:	ldr	ip, [sp, #48]	; 0x30
   20b30:	ldr	r6, [sp, #56]	; 0x38
   20b34:	ldr	lr, [sp, #72]	; 0x48
   20b38:	ldr	r4, [sp, #76]	; 0x4c
   20b3c:	ldr	r0, [sp, #80]	; 0x50
   20b40:	b	20b54 <ftello64@plt+0xf514>
   20b44:	sub	r3, r3, #1
   20b48:	mov	r1, #1
   20b4c:	cmp	r3, r4
   20b50:	blt	2123c <ftello64@plt+0xfbfc>
   20b54:	cmp	lr, r3
   20b58:	mov	r2, #0
   20b5c:	ldrbgt	r2, [r6, r3]
   20b60:	cmp	r0, #0
   20b64:	ldrbne	r2, [r0, r2]
   20b68:	ldrb	r2, [ip, r2]
   20b6c:	cmp	r2, #0
   20b70:	beq	20b44 <ftello64@plt+0xf504>
   20b74:	cmp	r1, #0
   20b78:	movne	r5, r3
   20b7c:	strne	r3, [sp, #116]	; 0x74
   20b80:	b	20608 <ftello64@plt+0xefc8>
   20b84:	mov	r2, #0
   20b88:	add	r1, sp, #148	; 0x94
   20b8c:	str	r3, [sp, #188]	; 0xbc
   20b90:	add	r0, sp, #124	; 0x7c
   20b94:	bl	1fd60 <ftello64@plt+0xe720>
   20b98:	ldr	r3, [sp, #124]	; 0x7c
   20b9c:	cmp	r3, #0
   20ba0:	bne	20bb4 <ftello64@plt+0xf574>
   20ba4:	cmp	r0, #0
   20ba8:	bne	212b8 <ftello64@plt+0xfc78>
   20bac:	ldr	r4, [sp, #248]	; 0xf8
   20bb0:	b	20818 <ftello64@plt+0xf1d8>
   20bb4:	cmp	r0, #0
   20bb8:	mov	r5, r0
   20bbc:	bne	20710 <ftello64@plt+0xf0d0>
   20bc0:	ldr	fp, [sp, #24]
   20bc4:	b	20858 <ftello64@plt+0xf218>
   20bc8:	mov	r2, r4
   20bcc:	mov	r1, r5
   20bd0:	add	r0, sp, #148	; 0x94
   20bd4:	bl	1d964 <ftello64@plt+0xc324>
   20bd8:	cmp	r0, #0
   20bdc:	beq	2076c <ftello64@plt+0xf12c>
   20be0:	b	2074c <ftello64@plt+0xf10c>
   20be4:	ldr	r2, [sp, #196]	; 0xc4
   20be8:	cmp	r3, r2
   20bec:	bge	2078c <ftello64@plt+0xf14c>
   20bf0:	add	r1, r4, #2
   20bf4:	add	r0, sp, #148	; 0x94
   20bf8:	bl	194fc <ftello64@plt+0x7ebc>
   20bfc:	cmp	r0, #0
   20c00:	str	r0, [sp, #124]	; 0x7c
   20c04:	bne	211f0 <ftello64@plt+0xfbb0>
   20c08:	ldrb	r3, [sl, #52]	; 0x34
   20c0c:	ldr	r4, [sp, #188]	; 0xbc
   20c10:	tst	r3, #32
   20c14:	beq	207a4 <ftello64@plt+0xf164>
   20c18:	ldr	fp, [sl, #8]
   20c1c:	ldr	r6, [sp, #232]	; 0xe8
   20c20:	cmp	fp, #0
   20c24:	ble	20f24 <ftello64@plt+0xf8e4>
   20c28:	add	r3, r6, #128	; 0x80
   20c2c:	mov	r7, #0
   20c30:	str	r3, [sp, #44]	; 0x2c
   20c34:	str	r8, [sp, #84]	; 0x54
   20c38:	b	20d58 <ftello64@plt+0xf718>
   20c3c:	tst	r0, #1
   20c40:	beq	20d4c <ftello64@plt+0xf70c>
   20c44:	tst	r5, #8
   20c48:	bne	20d4c <ftello64@plt+0xf70c>
   20c4c:	tst	r5, #32
   20c50:	beq	20c5c <ftello64@plt+0xf61c>
   20c54:	tst	r0, #2
   20c58:	beq	20d4c <ftello64@plt+0xf70c>
   20c5c:	tst	r5, #128	; 0x80
   20c60:	beq	20c6c <ftello64@plt+0xf62c>
   20c64:	tst	r0, #8
   20c68:	beq	20d4c <ftello64@plt+0xf70c>
   20c6c:	mov	r0, r8
   20c70:	add	r3, sp, #148	; 0x94
   20c74:	str	r4, [sp]
   20c78:	mov	r2, r9
   20c7c:	ldr	r1, [sp, #44]	; 0x2c
   20c80:	bl	1eb64 <ftello64@plt+0xd524>
   20c84:	subs	r4, r0, #0
   20c88:	beq	20d44 <ftello64@plt+0xf704>
   20c8c:	ldr	r2, [sp, #188]	; 0xbc
   20c90:	add	r0, sp, #148	; 0x94
   20c94:	ldr	r3, [sp, #268]	; 0x10c
   20c98:	cmp	r3, r4
   20c9c:	movlt	r3, r4
   20ca0:	add	r4, r4, r2
   20ca4:	mov	r1, r4
   20ca8:	str	r3, [sp, #268]	; 0x10c
   20cac:	bl	1a090 <ftello64@plt+0x8a50>
   20cb0:	cmp	r0, #0
   20cb4:	str	r0, [sp, #136]	; 0x88
   20cb8:	bne	20eb0 <ftello64@plt+0xf870>
   20cbc:	ldr	r3, [r6, #12]
   20cc0:	ldr	r5, [sp, #248]	; 0xf8
   20cc4:	ldr	r2, [r6, #24]
   20cc8:	ldr	r3, [r3, r9, lsl #2]
   20ccc:	ldr	r1, [r5, r4, lsl #2]
   20cd0:	add	r3, r3, r3, lsl #1
   20cd4:	lsl	r3, r3, #2
   20cd8:	cmp	r1, #0
   20cdc:	add	ip, r2, r3
   20ce0:	beq	20db4 <ftello64@plt+0xf774>
   20ce4:	mov	r2, ip
   20ce8:	add	r0, sp, #284	; 0x11c
   20cec:	ldr	r1, [r1, #40]	; 0x28
   20cf0:	bl	1af18 <ftello64@plt+0x98d8>
   20cf4:	cmp	r0, #0
   20cf8:	str	r0, [sp, #136]	; 0x88
   20cfc:	bne	20eb0 <ftello64@plt+0xf870>
   20d00:	sub	r1, r4, #1
   20d04:	add	r0, sp, #148	; 0x94
   20d08:	ldr	r2, [sp, #236]	; 0xec
   20d0c:	bl	1cea8 <ftello64@plt+0xb868>
   20d10:	ldr	r5, [sp, #248]	; 0xf8
   20d14:	mov	r3, r0
   20d18:	add	r2, sp, #284	; 0x11c
   20d1c:	mov	r1, r6
   20d20:	add	r0, sp, #136	; 0x88
   20d24:	bl	1b084 <ftello64@plt+0x9a44>
   20d28:	str	r0, [r5, r4, lsl #2]
   20d2c:	ldr	r0, [sp, #292]	; 0x124
   20d30:	bl	1500c <ftello64@plt+0x39cc>
   20d34:	ldr	r3, [sp, #248]	; 0xf8
   20d38:	ldr	r2, [r3, r4, lsl #2]
   20d3c:	cmp	r2, #0
   20d40:	beq	20e0c <ftello64@plt+0xf7cc>
   20d44:	ldr	fp, [sl, #8]
   20d48:	ldr	r4, [sp, #188]	; 0xbc
   20d4c:	add	r7, r7, #1
   20d50:	cmp	r7, fp
   20d54:	bge	20f20 <ftello64@plt+0xf8e0>
   20d58:	ldr	r2, [sl, #12]
   20d5c:	ldr	r8, [r6]
   20d60:	ldr	r9, [r2, r7, lsl #2]
   20d64:	add	r2, r8, r9, lsl #3
   20d68:	ldrb	r1, [r2, #6]
   20d6c:	tst	r1, #16
   20d70:	beq	20d4c <ftello64@plt+0xf70c>
   20d74:	ldr	r5, [r2, #4]
   20d78:	ldr	r3, [sp, #52]	; 0x34
   20d7c:	tst	r3, r5
   20d80:	beq	20c6c <ftello64@plt+0xf62c>
   20d84:	ubfx	r5, r5, #8, #10
   20d88:	mov	r1, r4
   20d8c:	add	r0, sp, #148	; 0x94
   20d90:	ldr	r2, [sp, #236]	; 0xec
   20d94:	bl	1cea8 <ftello64@plt+0xb868>
   20d98:	tst	r5, #4
   20d9c:	bne	20c3c <ftello64@plt+0xf5fc>
   20da0:	tst	r5, #8
   20da4:	beq	20c4c <ftello64@plt+0xf60c>
   20da8:	tst	r0, #1
   20dac:	beq	20c4c <ftello64@plt+0xf60c>
   20db0:	b	20d4c <ftello64@plt+0xf70c>
   20db4:	add	r2, r2, r3
   20db8:	sub	r1, r4, #1
   20dbc:	ldrd	r2, [r2]
   20dc0:	add	r0, sp, #148	; 0x94
   20dc4:	mov	r8, r2
   20dc8:	mov	r9, r3
   20dcc:	ldr	r2, [sp, #236]	; 0xec
   20dd0:	add	r3, sp, #284	; 0x11c
   20dd4:	strd	r8, [r3]
   20dd8:	ldr	r3, [ip, #8]
   20ddc:	str	r3, [sp, #292]	; 0x124
   20de0:	bl	1cea8 <ftello64@plt+0xb868>
   20de4:	mov	r3, r0
   20de8:	add	r2, sp, #284	; 0x11c
   20dec:	mov	r1, r6
   20df0:	add	r0, sp, #136	; 0x88
   20df4:	bl	1b084 <ftello64@plt+0x9a44>
   20df8:	ldr	r3, [sp, #248]	; 0xf8
   20dfc:	str	r0, [r5, r4, lsl #2]
   20e00:	ldr	r2, [r3, r4, lsl #2]
   20e04:	cmp	r2, #0
   20e08:	bne	20d44 <ftello64@plt+0xf704>
   20e0c:	ldr	r0, [sp, #136]	; 0x88
   20e10:	cmp	r0, #0
   20e14:	beq	20d44 <ftello64@plt+0xf704>
   20e18:	ldr	r8, [sp, #84]	; 0x54
   20e1c:	b	20eb8 <ftello64@plt+0xf878>
   20e20:	ldr	r5, [sl, #48]	; 0x30
   20e24:	cmp	r5, #0
   20e28:	beq	20f58 <ftello64@plt+0xf918>
   20e2c:	ldr	r1, [sp, #188]	; 0xbc
   20e30:	add	r0, sp, #148	; 0x94
   20e34:	ldr	r2, [sp, #236]	; 0xec
   20e38:	sub	r1, r1, #1
   20e3c:	bl	1cea8 <ftello64@plt+0xb868>
   20e40:	tst	r0, #1
   20e44:	addne	r4, r4, #256	; 0x100
   20e48:	ldr	r5, [r5, r4, lsl #2]
   20e4c:	b	207c4 <ftello64@plt+0xf184>
   20e50:	ldr	r2, [sp, #196]	; 0xc4
   20e54:	cmp	r3, r2
   20e58:	bge	20798 <ftello64@plt+0xf158>
   20e5c:	b	20bf0 <ftello64@plt+0xf5b0>
   20e60:	mov	r0, sl
   20e64:	bl	1500c <ftello64@plt+0x39cc>
   20e68:	mov	r0, r4
   20e6c:	bl	1500c <ftello64@plt+0x39cc>
   20e70:	add	r0, sp, #148	; 0x94
   20e74:	bl	199ec <ftello64@plt+0x83ac>
   20e78:	ldr	r5, [sp, #116]	; 0x74
   20e7c:	ldr	r2, [sp, #76]	; 0x4c
   20e80:	ldr	r3, [sp, #96]	; 0x60
   20e84:	add	r5, r5, r3
   20e88:	ldr	r3, [sp, #64]	; 0x40
   20e8c:	str	r5, [sp, #116]	; 0x74
   20e90:	cmp	r5, r3
   20e94:	movle	r3, #0
   20e98:	movgt	r3, #1
   20e9c:	cmp	r5, r2
   20ea0:	orrlt	r3, r3, #1
   20ea4:	cmp	r3, #0
   20ea8:	beq	205bc <ftello64@plt+0xef7c>
   20eac:	b	20a9c <ftello64@plt+0xf45c>
   20eb0:	ldr	r8, [sp, #84]	; 0x54
   20eb4:	ldr	r3, [sp, #248]	; 0xf8
   20eb8:	cmp	r3, #0
   20ebc:	str	r0, [sp, #124]	; 0x7c
   20ec0:	beq	20f80 <ftello64@plt+0xf940>
   20ec4:	mov	r5, #0
   20ec8:	b	207d0 <ftello64@plt+0xf190>
   20ecc:	mov	r3, #1
   20ed0:	str	r3, [sp, #36]	; 0x24
   20ed4:	ldr	r0, [sp, #36]	; 0x24
   20ed8:	add	sp, sp, #428	; 0x1ac
   20edc:	ldrd	r4, [sp]
   20ee0:	ldrd	r6, [sp, #8]
   20ee4:	ldrd	r8, [sp, #16]
   20ee8:	ldrd	sl, [sp, #24]
   20eec:	add	sp, sp, #32
   20ef0:	pop	{pc}		; (ldr pc, [sp], #4)
   20ef4:	ldr	r9, [sp, #68]	; 0x44
   20ef8:	mov	r3, #12
   20efc:	str	r3, [sp, #36]	; 0x24
   20f00:	mov	r0, r4
   20f04:	bl	1500c <ftello64@plt+0x39cc>
   20f08:	ldr	r3, [r9, #76]	; 0x4c
   20f0c:	cmp	r3, #0
   20f10:	bne	211c8 <ftello64@plt+0xfb88>
   20f14:	add	r0, sp, #148	; 0x94
   20f18:	bl	199a4 <ftello64@plt+0x8364>
   20f1c:	b	20ed4 <ftello64@plt+0xf894>
   20f20:	ldr	r8, [sp, #84]	; 0x54
   20f24:	mov	r3, #0
   20f28:	str	r3, [sp, #124]	; 0x7c
   20f2c:	b	207a4 <ftello64@plt+0xf164>
   20f30:	ldr	r9, [sp, #68]	; 0x44
   20f34:	ldr	r3, [r9, #76]	; 0x4c
   20f38:	cmp	r3, #0
   20f3c:	beq	21048 <ftello64@plt+0xfa08>
   20f40:	mov	r2, fp
   20f44:	add	r0, sp, #148	; 0x94
   20f48:	ldr	r1, [r4, fp, lsl #2]
   20f4c:	bl	1d964 <ftello64@plt+0xc324>
   20f50:	str	r0, [sp, #244]	; 0xf4
   20f54:	b	208dc <ftello64@plt+0xf29c>
   20f58:	mov	r1, sl
   20f5c:	ldr	r0, [sp, #232]	; 0xe8
   20f60:	bl	1c3a0 <ftello64@plt+0xad60>
   20f64:	cmp	r0, #0
   20f68:	bne	207b4 <ftello64@plt+0xf174>
   20f6c:	ldr	r3, [sp, #248]	; 0xf8
   20f70:	mov	r2, #12
   20f74:	str	r2, [sp, #124]	; 0x7c
   20f78:	cmp	r3, #0
   20f7c:	bne	20ec4 <ftello64@plt+0xf884>
   20f80:	mov	r4, #0
   20f84:	ldr	r9, [sp, #68]	; 0x44
   20f88:	b	20ef8 <ftello64@plt+0xf8b8>
   20f8c:	ldr	r3, [sp, #104]	; 0x68
   20f90:	str	r3, [sp, #16]
   20f94:	ldrb	r3, [sl, #52]	; 0x34
   20f98:	b	206e8 <ftello64@plt+0xf0a8>
   20f9c:	ldr	r2, [sp, #68]	; 0x44
   20fa0:	ldr	r2, [r2, #76]	; 0x4c
   20fa4:	cmp	r2, #0
   20fa8:	bne	20f40 <ftello64@plt+0xf900>
   20fac:	ldr	r9, [sp, #68]	; 0x44
   20fb0:	ldr	r2, [sp, #472]	; 0x1d8
   20fb4:	cmp	r2, #0
   20fb8:	bne	2108c <ftello64@plt+0xfa4c>
   20fbc:	str	r2, [sp, #36]	; 0x24
   20fc0:	b	20f00 <ftello64@plt+0xf8c0>
   20fc4:	ldr	r2, [sp, #72]	; 0x48
   20fc8:	b	20400 <ftello64@plt+0xedc0>
   20fcc:	add	r1, sp, #284	; 0x11c
   20fd0:	add	r0, sp, #148	; 0x94
   20fd4:	str	sl, [sp, #284]	; 0x11c
   20fd8:	str	r6, [sp, #288]	; 0x120
   20fdc:	str	r9, [sp, #292]	; 0x124
   20fe0:	str	fp, [sp, #296]	; 0x128
   20fe4:	str	r6, [sp, #300]	; 0x12c
   20fe8:	str	r6, [sp, #304]	; 0x130
   20fec:	str	r6, [sp, #308]	; 0x134
   20ff0:	bl	1ff04 <ftello64@plt+0xe8c4>
   20ff4:	mov	r7, r0
   20ff8:	ldr	r0, [sp, #308]	; 0x134
   20ffc:	bl	1500c <ftello64@plt+0x39cc>
   21000:	cmp	r7, #0
   21004:	bne	213c8 <ftello64@plt+0xfd88>
   21008:	ldr	r4, [sl]
   2100c:	cmp	r4, #0
   21010:	beq	20e60 <ftello64@plt+0xf820>
   21014:	mov	r8, fp
   21018:	mov	fp, r9
   2101c:	ldr	r9, [sp, #68]	; 0x44
   21020:	ldr	r0, [sp, #248]	; 0xf8
   21024:	bl	1500c <ftello64@plt+0x39cc>
   21028:	mov	r0, #0
   2102c:	str	r8, [sp, #240]	; 0xf0
   21030:	str	fp, [sp, #244]	; 0xf4
   21034:	str	sl, [sp, #248]	; 0xf8
   21038:	bl	1500c <ftello64@plt+0x39cc>
   2103c:	mov	r0, #0
   21040:	bl	1500c <ftello64@plt+0x39cc>
   21044:	ldr	r4, [sp, #248]	; 0xf8
   21048:	ldr	r3, [sp, #472]	; 0x1d8
   2104c:	cmp	r3, #0
   21050:	beq	20f00 <ftello64@plt+0xf8c0>
   21054:	ldr	r3, [sp, #472]	; 0x1d8
   21058:	cmp	r3, #1
   2105c:	bls	21084 <ftello64@plt+0xfa44>
   21060:	ldr	r2, [sp, #472]	; 0x1d8
   21064:	ldr	r3, [sp, #476]	; 0x1dc
   21068:	sub	r1, r3, #8
   2106c:	add	r1, r1, r2, lsl #3
   21070:	mvn	r2, #0
   21074:	str	r2, [r3, #12]
   21078:	str	r2, [r3, #8]!
   2107c:	cmp	r1, r3
   21080:	bne	21074 <ftello64@plt+0xfa34>
   21084:	ldr	r3, [sp, #32]
   21088:	ldrb	r3, [r3, #28]
   2108c:	eor	r3, r3, #16
   21090:	mov	r5, #0
   21094:	ldr	r1, [sp, #240]	; 0xf0
   21098:	ldr	r2, [sp, #472]	; 0x1d8
   2109c:	subs	r2, r2, #1
   210a0:	movne	r2, #1
   210a4:	ands	r3, r2, r3, lsr #4
   210a8:	ldr	r2, [sp, #476]	; 0x1dc
   210ac:	str	r5, [r2]
   210b0:	str	r1, [r2, #4]
   210b4:	bne	2144c <ftello64@plt+0xfe0c>
   210b8:	ldrb	lr, [sp, #224]	; 0xe0
   210bc:	mov	r1, #0
   210c0:	ldr	ip, [sp, #116]	; 0x74
   210c4:	ldr	r7, [sp, #160]	; 0xa0
   210c8:	ldr	r5, [sp, #176]	; 0xb0
   210cc:	ldr	r6, [sp, #180]	; 0xb4
   210d0:	ldr	r8, [sp, #472]	; 0x1d8
   210d4:	ldr	r2, [sp, #476]	; 0x1dc
   210d8:	b	210e0 <ftello64@plt+0xfaa0>
   210dc:	ldr	r3, [r2, #8]!
   210e0:	cmn	r3, #1
   210e4:	beq	21104 <ftello64@plt+0xfac4>
   210e8:	cmp	lr, #0
   210ec:	ldr	r0, [r2, #4]
   210f0:	bne	2142c <ftello64@plt+0xfdec>
   210f4:	add	r3, ip, r3
   210f8:	add	r0, ip, r0
   210fc:	str	r3, [r2]
   21100:	str	r0, [r2, #4]
   21104:	add	r1, r1, #1
   21108:	cmp	r1, r8
   2110c:	bne	210dc <ftello64@plt+0xfa9c>
   21110:	ldr	r3, [sp, #108]	; 0x6c
   21114:	cmp	r3, #0
   21118:	ble	21150 <ftello64@plt+0xfb10>
   2111c:	ldr	r3, [sp, #108]	; 0x6c
   21120:	ldr	r2, [sp, #472]	; 0x1d8
   21124:	ldr	r0, [sp, #476]	; 0x1dc
   21128:	add	r1, r3, r2
   2112c:	ldr	r3, [sp, #476]	; 0x1dc
   21130:	add	r1, r0, r1, lsl #3
   21134:	add	r3, r3, r2, lsl #3
   21138:	mvn	r2, #0
   2113c:	add	r3, r3, #8
   21140:	str	r2, [r3, #-8]
   21144:	str	r2, [r3, #-4]
   21148:	cmp	r1, r3
   2114c:	bne	2113c <ftello64@plt+0xfafc>
   21150:	ldr	r1, [r9, #132]	; 0x84
   21154:	cmp	r1, #0
   21158:	beq	20f00 <ftello64@plt+0xf8c0>
   2115c:	ldr	r3, [sp, #472]	; 0x1d8
   21160:	ldr	r2, [sp, #476]	; 0x1dc
   21164:	sub	ip, r3, #1
   21168:	mov	r3, #0
   2116c:	add	r5, r2, #8
   21170:	add	lr, r2, #12
   21174:	b	211ac <ftello64@plt+0xfb6c>
   21178:	ldr	r2, [r1, r3, lsl #2]
   2117c:	cmp	r2, r3
   21180:	add	r0, r2, #1
   21184:	beq	211a8 <ftello64@plt+0xfb68>
   21188:	ldr	r2, [sp, #476]	; 0x1dc
   2118c:	ldr	r2, [r2, r0, lsl #3]
   21190:	ldr	r0, [sp, #476]	; 0x1dc
   21194:	str	r2, [r5, r3, lsl #3]
   21198:	ldr	r2, [r1, r3, lsl #2]
   2119c:	add	r2, r0, r2, lsl #3
   211a0:	ldr	r2, [r2, #12]
   211a4:	str	r2, [lr, r3, lsl #3]
   211a8:	add	r3, r3, #1
   211ac:	cmp	r3, ip
   211b0:	bne	21178 <ftello64@plt+0xfb38>
   211b4:	b	20f00 <ftello64@plt+0xf8c0>
   211b8:	ldrb	r3, [r9, #88]	; 0x58
   211bc:	tst	r3, #2
   211c0:	bne	2049c <ftello64@plt+0xee5c>
   211c4:	b	204c4 <ftello64@plt+0xee84>
   211c8:	add	r0, sp, #148	; 0x94
   211cc:	bl	199ec <ftello64@plt+0x83ac>
   211d0:	ldr	r0, [sp, #280]	; 0x118
   211d4:	bl	1500c <ftello64@plt+0x39cc>
   211d8:	ldr	r0, [sp, #264]	; 0x108
   211dc:	bl	1500c <ftello64@plt+0x39cc>
   211e0:	b	20f14 <ftello64@plt+0xf8d4>
   211e4:	ldr	sl, [r4, #40]	; 0x28
   211e8:	cmp	sl, #0
   211ec:	bne	206bc <ftello64@plt+0xf07c>
   211f0:	mov	r3, #12
   211f4:	ldr	r9, [sp, #68]	; 0x44
   211f8:	str	r3, [sp, #36]	; 0x24
   211fc:	ldr	r4, [sp, #248]	; 0xf8
   21200:	b	20f00 <ftello64@plt+0xf8c0>
   21204:	mov	r0, sl
   21208:	bl	1500c <ftello64@plt+0x39cc>
   2120c:	mov	r0, r6
   21210:	bl	1500c <ftello64@plt+0x39cc>
   21214:	add	r0, sp, #148	; 0x94
   21218:	bl	199ec <ftello64@plt+0x83ac>
   2121c:	ldr	r5, [sp, #116]	; 0x74
   21220:	b	20e7c <ftello64@plt+0xf83c>
   21224:	mov	r3, #12
   21228:	ldr	r4, [sp, #248]	; 0xf8
   2122c:	str	r3, [sp, #36]	; 0x24
   21230:	b	20f00 <ftello64@plt+0xf8c0>
   21234:	mov	r3, #8
   21238:	b	20560 <ftello64@plt+0xef20>
   2123c:	str	r1, [sp, #36]	; 0x24
   21240:	str	r3, [sp, #116]	; 0x74
   21244:	ldr	r9, [sp, #68]	; 0x44
   21248:	ldr	r4, [sp, #248]	; 0xf8
   2124c:	b	20f00 <ftello64@plt+0xf8c0>
   21250:	ldr	r4, [sp, #48]	; 0x30
   21254:	ldr	r1, [sp, #172]	; 0xac
   21258:	sub	r2, r5, r1
   2125c:	ldr	r3, [sp, #180]	; 0xb4
   21260:	cmp	r3, r2
   21264:	bhi	21cb4 <ftello64@plt+0x10674>
   21268:	mov	r1, r5
   2126c:	add	r0, sp, #148	; 0x94
   21270:	ldr	r2, [sp, #480]	; 0x1e0
   21274:	bl	1d0f8 <ftello64@plt+0xbab8>
   21278:	subs	r3, r0, #0
   2127c:	str	r3, [sp, #36]	; 0x24
   21280:	beq	21cac <ftello64@plt+0x1066c>
   21284:	ldr	r9, [sp, #68]	; 0x44
   21288:	ldr	r4, [sp, #248]	; 0xf8
   2128c:	b	20f00 <ftello64@plt+0xf8c0>
   21290:	ldrsb	r3, [sl, #52]	; 0x34
   21294:	cmp	r3, #0
   21298:	blt	2130c <ftello64@plt+0xfccc>
   2129c:	ldr	fp, [sp, #12]
   212a0:	ldr	r3, [sp, #20]
   212a4:	cmp	r3, #0
   212a8:	beq	20874 <ftello64@plt+0xf234>
   212ac:	ldr	r3, [sp, #20]
   212b0:	str	r3, [sp, #28]
   212b4:	b	206fc <ftello64@plt+0xf0bc>
   212b8:	mov	r5, r0
   212bc:	b	20710 <ftello64@plt+0xf0d0>
   212c0:	mov	fp, r4
   212c4:	b	20874 <ftello64@plt+0xf234>
   212c8:	ldr	sl, [r4, #44]	; 0x2c
   212cc:	b	211e8 <ftello64@plt+0xfba8>
   212d0:	ldr	r9, [sp, #68]	; 0x44
   212d4:	bl	1500c <ftello64@plt+0x39cc>
   212d8:	mov	r3, #12
   212dc:	mov	r0, sl
   212e0:	str	r3, [sp, #36]	; 0x24
   212e4:	bl	1500c <ftello64@plt+0x39cc>
   212e8:	ldr	r4, [sp, #248]	; 0xf8
   212ec:	b	20f00 <ftello64@plt+0xf8c0>
   212f0:	mov	r3, r0
   212f4:	mov	r1, r4
   212f8:	ldr	r2, [sl, #40]	; 0x28
   212fc:	add	r0, sp, #124	; 0x7c
   21300:	bl	1b084 <ftello64@plt+0x9a44>
   21304:	mov	sl, r0
   21308:	b	211e8 <ftello64@plt+0xfba8>
   2130c:	mov	r1, sl
   21310:	add	r0, sp, #148	; 0x94
   21314:	ldr	r2, [sp, #12]
   21318:	bl	1d964 <ftello64@plt+0xc324>
   2131c:	subs	r3, r0, #0
   21320:	str	r3, [sp, #28]
   21324:	bne	2129c <ftello64@plt+0xfc5c>
   21328:	mvn	fp, #0
   2132c:	b	206fc <ftello64@plt+0xf0bc>
   21330:	add	r4, sl, #8
   21334:	add	r5, sl, #12
   21338:	mov	r1, r4
   2133c:	mov	r2, r5
   21340:	mov	r3, #0
   21344:	add	r0, sp, #148	; 0x94
   21348:	bl	1da48 <ftello64@plt+0xc408>
   2134c:	cmp	r0, #0
   21350:	mov	fp, r0
   21354:	str	r0, [sp, #124]	; 0x7c
   21358:	bne	20874 <ftello64@plt+0xf234>
   2135c:	ldrb	r3, [sl, #52]	; 0x34
   21360:	tst	r3, #64	; 0x40
   21364:	bne	21404 <ftello64@plt+0xfdc4>
   21368:	mov	r2, #0
   2136c:	str	r2, [sp, #16]
   21370:	b	206e8 <ftello64@plt+0xf0a8>
   21374:	ldr	sl, [r4, #48]	; 0x30
   21378:	b	211e8 <ftello64@plt+0xfba8>
   2137c:	mov	r7, r3
   21380:	mov	r0, sl
   21384:	bl	1500c <ftello64@plt+0x39cc>
   21388:	ldr	r0, [sp, #24]
   2138c:	bl	1500c <ftello64@plt+0x39cc>
   21390:	cmp	r7, #1
   21394:	beq	20e70 <ftello64@plt+0xf830>
   21398:	str	r7, [sp, #36]	; 0x24
   2139c:	ldr	r9, [sp, #68]	; 0x44
   213a0:	ldr	r4, [sp, #248]	; 0xf8
   213a4:	b	20f00 <ftello64@plt+0xf8c0>
   213a8:	mov	r3, #12
   213ac:	mov	r0, sl
   213b0:	ldr	r9, [sp, #68]	; 0x44
   213b4:	str	r3, [sp, #36]	; 0x24
   213b8:	bl	1500c <ftello64@plt+0x39cc>
   213bc:	mov	r0, r6
   213c0:	bl	1500c <ftello64@plt+0x39cc>
   213c4:	b	20aa8 <ftello64@plt+0xf468>
   213c8:	str	r6, [sp, #24]
   213cc:	b	21380 <ftello64@plt+0xfd40>
   213d0:	mov	r3, r5
   213d4:	mov	r2, r6
   213d8:	ldr	r0, [sp, #12]
   213dc:	mov	r1, sl
   213e0:	bl	1b590 <ftello64@plt+0x9f50>
   213e4:	mov	r7, r0
   213e8:	mov	r0, r6
   213ec:	bl	1500c <ftello64@plt+0x39cc>
   213f0:	cmp	r7, #0
   213f4:	beq	21014 <ftello64@plt+0xf9d4>
   213f8:	mov	r3, #0
   213fc:	str	r3, [sp, #24]
   21400:	b	21380 <ftello64@plt+0xfd40>
   21404:	mov	r2, r5
   21408:	mov	r1, r4
   2140c:	add	r0, sp, #148	; 0x94
   21410:	bl	1f5c0 <ftello64@plt+0xdf80>
   21414:	cmp	r0, #0
   21418:	mov	fp, r0
   2141c:	str	r0, [sp, #124]	; 0x7c
   21420:	bne	20874 <ftello64@plt+0xf234>
   21424:	ldrb	r3, [sl, #52]	; 0x34
   21428:	b	21368 <ftello64@plt+0xfd28>
   2142c:	cmp	r5, r3
   21430:	ldrne	r3, [r7, r3, lsl #2]
   21434:	moveq	r3, r6
   21438:	cmp	r5, r0
   2143c:	moveq	r0, r6
   21440:	str	r3, [r2]
   21444:	ldrne	r0, [r7, r0, lsl #2]
   21448:	b	210f4 <ftello64@plt+0xfab4>
   2144c:	ldr	r2, [sp, #32]
   21450:	ldrb	r3, [r9, #88]	; 0x58
   21454:	ldr	r2, [r2]
   21458:	tst	r3, #1
   2145c:	str	r2, [sp, #16]
   21460:	beq	21ac0 <ftello64@plt+0x10480>
   21464:	ldr	r3, [r9, #76]	; 0x4c
   21468:	cmp	r3, r5
   2146c:	ble	21ac0 <ftello64@plt+0x10480>
   21470:	add	r1, sp, #296	; 0x128
   21474:	mov	r2, #2
   21478:	mov	r3, #16
   2147c:	mov	r0, #48	; 0x30
   21480:	str	r1, [sp, #20]
   21484:	str	r5, [sp, #136]	; 0x88
   21488:	str	r2, [sp, #140]	; 0x8c
   2148c:	str	r5, [sp, #144]	; 0x90
   21490:	str	r5, [sp, #284]	; 0x11c
   21494:	str	r3, [sp, #288]	; 0x120
   21498:	str	r1, [sp, #292]	; 0x124
   2149c:	bl	28118 <ftello64@plt+0x16ad8>
   214a0:	cmp	r0, #0
   214a4:	str	r0, [sp, #144]	; 0x90
   214a8:	beq	21224 <ftello64@plt+0xfbe4>
   214ac:	ldr	r1, [sp, #16]
   214b0:	add	r2, sp, #124	; 0x7c
   214b4:	ldr	r3, [sp, #284]	; 0x11c
   214b8:	str	r2, [sp, #28]
   214bc:	ldr	sl, [r1, #72]	; 0x48
   214c0:	str	r5, [sp, #124]	; 0x7c
   214c4:	ldr	r1, [sp, #472]	; 0x1d8
   214c8:	str	r5, [sp, #128]	; 0x80
   214cc:	str	r5, [sp, #132]	; 0x84
   214d0:	cmp	r3, r1
   214d4:	add	r3, sp, #136	; 0x88
   214d8:	str	r3, [sp, #12]
   214dc:	bcc	21b0c <ftello64@plt+0x104cc>
   214e0:	ldr	r3, [sp, #472]	; 0x1d8
   214e4:	str	r3, [sp, #284]	; 0x11c
   214e8:	ldr	r0, [sp, #292]	; 0x124
   214ec:	ldr	r3, [sp, #472]	; 0x1d8
   214f0:	ldr	r1, [sp, #476]	; 0x1dc
   214f4:	str	r0, [sp, #32]
   214f8:	lsl	r2, r3, #3
   214fc:	lsl	r3, r3, #4
   21500:	mov	r4, r1
   21504:	str	r2, [sp, #40]	; 0x28
   21508:	str	r3, [sp, #48]	; 0x30
   2150c:	bl	1131c <memcpy@plt>
   21510:	ldr	r5, [r4], #4
   21514:	str	r9, [sp, #24]
   21518:	ldr	fp, [sp, #472]	; 0x1d8
   2151c:	str	r4, [sp, #44]	; 0x2c
   21520:	str	r5, [sp, #120]	; 0x78
   21524:	ldr	r3, [sp, #476]	; 0x1dc
   21528:	ldr	r3, [r3, #4]
   2152c:	cmp	r5, r3
   21530:	bgt	21c00 <ftello64@plt+0x105c0>
   21534:	ldr	r2, [sp, #16]
   21538:	lsl	r4, sl, #3
   2153c:	mov	r6, sl
   21540:	ldr	r1, [r2]
   21544:	add	r0, r1, r4
   21548:	ldrb	r2, [r0, #4]
   2154c:	cmp	r2, #8
   21550:	beq	21764 <ftello64@plt+0x10124>
   21554:	cmp	r2, #9
   21558:	beq	217c8 <ftello64@plt+0x10188>
   2155c:	cmp	r5, r3
   21560:	beq	216c0 <ftello64@plt+0x10080>
   21564:	ldr	r3, [sp, #12]
   21568:	cmp	r3, #0
   2156c:	beq	21588 <ftello64@plt+0xff48>
   21570:	mov	r2, sl
   21574:	add	r1, sp, #132	; 0x84
   21578:	ldr	r0, [sp, #128]	; 0x80
   2157c:	bl	1a268 <ftello64@plt+0x8c28>
   21580:	cmp	r0, #0
   21584:	bne	216d8 <ftello64@plt+0x10098>
   21588:	ldr	r5, [sp, #232]	; 0xe8
   2158c:	ldr	r0, [r5]
   21590:	add	r1, r0, r4
   21594:	ldrb	r3, [r1, #4]
   21598:	tst	r3, #8
   2159c:	beq	21638 <ftello64@plt+0xfff8>
   215a0:	ldr	r5, [r5, #20]
   215a4:	add	r4, sl, sl, lsl #1
   215a8:	add	r1, sp, #132	; 0x84
   215ac:	mov	r2, sl
   215b0:	ldr	lr, [sp, #120]	; 0x78
   215b4:	ldr	r0, [sp, #128]	; 0x80
   215b8:	add	r4, r5, r4, lsl #2
   215bc:	ldr	ip, [sp, #248]	; 0xf8
   215c0:	ldr	r5, [ip, lr, lsl #2]
   215c4:	bl	1a268 <ftello64@plt+0x8c28>
   215c8:	cmp	r0, #0
   215cc:	beq	2196c <ftello64@plt+0x1032c>
   215d0:	ldr	r6, [r4, #4]
   215d4:	cmp	r6, #0
   215d8:	ble	21a34 <ftello64@plt+0x103f4>
   215dc:	ldr	r3, [r4, #8]
   215e0:	add	r8, r5, #12
   215e4:	mvn	sl, #0
   215e8:	mov	r4, #0
   215ec:	ldr	r7, [r5, #8]
   215f0:	sub	r9, r3, #4
   215f4:	ldr	r5, [r9, #4]!
   215f8:	mov	r1, r8
   215fc:	mov	r0, r7
   21600:	add	r4, r4, #1
   21604:	mov	r2, r5
   21608:	bl	1a268 <ftello64@plt+0x8c28>
   2160c:	cmp	r0, #0
   21610:	beq	21620 <ftello64@plt+0xffe0>
   21614:	cmn	sl, #1
   21618:	bne	21820 <ftello64@plt+0x101e0>
   2161c:	mov	sl, r5
   21620:	cmp	r4, r6
   21624:	bne	215f4 <ftello64@plt+0xffb4>
   21628:	cmp	sl, #0
   2162c:	blt	21a2c <ftello64@plt+0x103ec>
   21630:	ldr	r5, [sp, #120]	; 0x78
   21634:	b	21524 <ftello64@plt+0xfee4>
   21638:	ldrb	r2, [r1, #6]
   2163c:	tst	r2, #16
   21640:	bne	2193c <ftello64@plt+0x102fc>
   21644:	cmp	r3, #4
   21648:	beq	219a0 <ftello64@plt+0x10360>
   2164c:	ldr	r7, [sp, #120]	; 0x78
   21650:	mov	r2, r7
   21654:	add	r0, sp, #148	; 0x94
   21658:	bl	1cfc0 <ftello64@plt+0xb980>
   2165c:	cmp	r0, #0
   21660:	beq	21a34 <ftello64@plt+0x103f4>
   21664:	ldr	r2, [r5, #12]
   21668:	add	r3, r7, #1
   2166c:	ldr	sl, [r2, r6, lsl #2]
   21670:	str	r3, [sp, #120]	; 0x78
   21674:	ldr	r2, [sp, #12]
   21678:	cmp	r2, #0
   2167c:	beq	216b4 <ftello64@plt+0x10074>
   21680:	ldr	r2, [sp, #240]	; 0xf0
   21684:	cmp	r3, r2
   21688:	bgt	21a34 <ftello64@plt+0x103f4>
   2168c:	ldr	r2, [sp, #248]	; 0xf8
   21690:	ldr	r3, [r2, r3, lsl #2]
   21694:	cmp	r3, #0
   21698:	beq	21a34 <ftello64@plt+0x103f4>
   2169c:	mov	r2, sl
   216a0:	add	r1, r3, #12
   216a4:	ldr	r0, [r3, #8]
   216a8:	bl	1a268 <ftello64@plt+0x8c28>
   216ac:	cmp	r0, #0
   216b0:	beq	21a34 <ftello64@plt+0x103f4>
   216b4:	mov	r3, #0
   216b8:	str	r3, [sp, #128]	; 0x80
   216bc:	b	21628 <ftello64@plt+0xffe8>
   216c0:	ldr	r3, [sp, #244]	; 0xf4
   216c4:	cmp	sl, r3
   216c8:	bne	21564 <ftello64@plt+0xff24>
   216cc:	ldr	r3, [sp, #12]
   216d0:	cmp	r3, #0
   216d4:	beq	21c6c <ftello64@plt+0x1062c>
   216d8:	ldr	r1, [sp, #44]	; 0x2c
   216dc:	mov	r3, #0
   216e0:	ldr	r2, [sp, #476]	; 0x1dc
   216e4:	ldr	r2, [r2, r3, lsl #3]
   216e8:	cmp	r2, #0
   216ec:	blt	216fc <ftello64@plt+0x100bc>
   216f0:	ldr	r2, [r1, r3, lsl #3]
   216f4:	cmn	r2, #1
   216f8:	beq	21794 <ftello64@plt+0x10154>
   216fc:	add	r3, r3, #1
   21700:	cmp	fp, r3
   21704:	bne	216e0 <ftello64@plt+0x100a0>
   21708:	ldr	r9, [sp, #24]
   2170c:	ldr	r0, [sp, #132]	; 0x84
   21710:	bl	1500c <ftello64@plt+0x39cc>
   21714:	ldr	r3, [sp, #20]
   21718:	ldr	r0, [sp, #292]	; 0x124
   2171c:	cmp	r0, r3
   21720:	beq	21c90 <ftello64@plt+0x10650>
   21724:	bl	1500c <ftello64@plt+0x39cc>
   21728:	ldr	r1, [sp, #20]
   2172c:	mov	r2, #0
   21730:	mov	r3, #16
   21734:	str	r2, [sp, #284]	; 0x11c
   21738:	str	r3, [sp, #288]	; 0x120
   2173c:	str	r1, [sp, #292]	; 0x124
   21740:	ldr	r1, [sp, #12]
   21744:	cmp	r1, r2
   21748:	beq	21c48 <ftello64@plt+0x10608>
   2174c:	ldr	r0, [sp, #12]
   21750:	bl	1babc <ftello64@plt+0xa47c>
   21754:	ldr	r4, [sp, #248]	; 0xf8
   21758:	ldr	r3, [sp, #476]	; 0x1dc
   2175c:	ldr	r3, [r3]
   21760:	b	210b8 <ftello64@plt+0xfa78>
   21764:	ldr	r2, [r1, sl, lsl #3]
   21768:	add	r2, r2, #1
   2176c:	cmp	fp, r2
   21770:	ble	2155c <ftello64@plt+0xff1c>
   21774:	ldr	r3, [sp, #476]	; 0x1dc
   21778:	ldr	r1, [sp, #476]	; 0x1dc
   2177c:	add	r3, r3, r2, lsl #3
   21780:	str	r5, [r1, r2, lsl #3]
   21784:	mvn	r2, #0
   21788:	str	r2, [r3, #4]
   2178c:	ldr	r3, [r1, #4]
   21790:	b	2155c <ftello64@plt+0xff1c>
   21794:	mov	r2, fp
   21798:	ldr	r0, [sp, #12]
   2179c:	ldr	ip, [sp, #28]
   217a0:	ldr	r1, [sp, #32]
   217a4:	ldr	r3, [sp, #476]	; 0x1dc
   217a8:	stm	sp, {r1, ip}
   217ac:	add	r1, sp, #120	; 0x78
   217b0:	bl	1a140 <ftello64@plt+0x8b00>
   217b4:	subs	sl, r0, #0
   217b8:	blt	21708 <ftello64@plt+0x100c8>
   217bc:	mov	r6, sl
   217c0:	lsl	r4, sl, #3
   217c4:	b	21588 <ftello64@plt+0xff48>
   217c8:	ldr	r2, [r0]
   217cc:	add	r2, r2, #1
   217d0:	cmp	fp, r2
   217d4:	ble	2155c <ftello64@plt+0xff1c>
   217d8:	ldr	r3, [sp, #476]	; 0x1dc
   217dc:	ldr	r1, [r3, r2, lsl #3]
   217e0:	add	r3, r3, r2, lsl #3
   217e4:	cmp	r5, r1
   217e8:	bgt	21bb0 <ftello64@plt+0x10570>
   217ec:	ldrb	r1, [r0, #6]
   217f0:	tst	r1, #8
   217f4:	beq	21b2c <ftello64@plt+0x104ec>
   217f8:	ldr	r1, [sp, #32]
   217fc:	ldr	r2, [r1, r2, lsl #3]
   21800:	cmn	r2, #1
   21804:	beq	21b2c <ftello64@plt+0x104ec>
   21808:	ldr	r2, [sp, #40]	; 0x28
   2180c:	ldr	r0, [sp, #476]	; 0x1dc
   21810:	bl	1131c <memcpy@plt>
   21814:	ldr	r3, [sp, #476]	; 0x1dc
   21818:	ldr	r3, [r3, #4]
   2181c:	b	2155c <ftello64@plt+0xff1c>
   21820:	add	r1, sp, #132	; 0x84
   21824:	mov	r2, sl
   21828:	ldr	r0, [sp, #128]	; 0x80
   2182c:	bl	1a268 <ftello64@plt+0x8c28>
   21830:	cmp	r0, #0
   21834:	bne	21ab8 <ftello64@plt+0x10478>
   21838:	ldr	r0, [sp, #12]
   2183c:	cmp	r0, #0
   21840:	beq	21628 <ftello64@plt+0xffe8>
   21844:	ldr	r4, [r0]
   21848:	ldmib	r0, {r1, r3}
   2184c:	ldr	r6, [sp, #120]	; 0x78
   21850:	add	r2, r4, #1
   21854:	cmp	r2, r1
   21858:	str	r2, [r0]
   2185c:	beq	21bd4 <ftello64@plt+0x10594>
   21860:	add	r2, r4, r4, lsl #1
   21864:	ldr	r0, [sp, #48]	; 0x30
   21868:	lsl	r4, r2, #3
   2186c:	str	r6, [r3, r2, lsl #3]
   21870:	add	r6, r3, r4
   21874:	str	r5, [r6, #4]
   21878:	bl	28118 <ftello64@plt+0x16ad8>
   2187c:	ldr	r5, [sp, #12]
   21880:	ldr	r3, [r5, #8]
   21884:	str	r0, [r6, #8]
   21888:	add	r3, r3, r4
   2188c:	ldr	r0, [r3, #8]
   21890:	cmp	r0, #0
   21894:	beq	218e0 <ftello64@plt+0x102a0>
   21898:	ldr	r6, [sp, #40]	; 0x28
   2189c:	ldr	r1, [sp, #476]	; 0x1dc
   218a0:	mov	r2, r6
   218a4:	bl	1131c <memcpy@plt>
   218a8:	ldr	r3, [r5, #8]
   218ac:	mov	r2, r6
   218b0:	ldr	r1, [sp, #32]
   218b4:	add	r3, r3, r4
   218b8:	ldr	r0, [r3, #8]
   218bc:	add	r0, r0, r6
   218c0:	bl	1131c <memcpy@plt>
   218c4:	ldr	r0, [r5, #8]
   218c8:	ldr	r1, [sp, #28]
   218cc:	add	r0, r0, r4
   218d0:	add	r0, r0, #12
   218d4:	bl	1ae90 <ftello64@plt+0x9850>
   218d8:	cmp	r0, #0
   218dc:	beq	21628 <ftello64@plt+0xffe8>
   218e0:	ldr	r9, [sp, #24]
   218e4:	ldr	r0, [sp, #132]	; 0x84
   218e8:	bl	1500c <ftello64@plt+0x39cc>
   218ec:	ldr	r3, [sp, #20]
   218f0:	ldr	r0, [sp, #292]	; 0x124
   218f4:	cmp	r0, r3
   218f8:	beq	21c58 <ftello64@plt+0x10618>
   218fc:	bl	1500c <ftello64@plt+0x39cc>
   21900:	ldr	r1, [sp, #20]
   21904:	mov	r2, #0
   21908:	mov	r3, #16
   2190c:	str	r2, [sp, #284]	; 0x11c
   21910:	str	r3, [sp, #288]	; 0x120
   21914:	str	r1, [sp, #292]	; 0x124
   21918:	ldr	r1, [sp, #12]
   2191c:	cmp	r1, r2
   21920:	beq	21224 <ftello64@plt+0xfbe4>
   21924:	mov	r3, #12
   21928:	ldr	r0, [sp, #12]
   2192c:	str	r3, [sp, #36]	; 0x24
   21930:	bl	1babc <ftello64@plt+0xa47c>
   21934:	ldr	r4, [sp, #248]	; 0xf8
   21938:	b	20f00 <ftello64@plt+0xf8c0>
   2193c:	ldr	ip, [sp, #120]	; 0x78
   21940:	add	r3, sp, #148	; 0x94
   21944:	mov	r2, sl
   21948:	add	r1, r5, #128	; 0x80
   2194c:	str	ip, [sp]
   21950:	bl	1eb64 <ftello64@plt+0xd524>
   21954:	subs	r7, r0, #0
   21958:	bne	21ba8 <ftello64@plt+0x10568>
   2195c:	ldr	r1, [r5]
   21960:	ldr	r7, [sp, #120]	; 0x78
   21964:	add	r1, r1, r4
   21968:	b	21650 <ftello64@plt+0x10010>
   2196c:	mov	r1, sl
   21970:	ldr	r0, [sp, #28]
   21974:	bl	19c94 <ftello64@plt+0x8654>
   21978:	cmp	r0, #0
   2197c:	bne	215d0 <ftello64@plt+0xff90>
   21980:	ldr	r9, [sp, #24]
   21984:	ldr	r0, [sp, #132]	; 0x84
   21988:	bl	1500c <ftello64@plt+0x39cc>
   2198c:	ldr	r3, [sp, #20]
   21990:	ldr	r0, [sp, #292]	; 0x124
   21994:	cmp	r0, r3
   21998:	bne	218fc <ftello64@plt+0x102bc>
   2199c:	b	21900 <ftello64@plt+0x102c0>
   219a0:	ldr	r3, [r1]
   219a4:	add	r3, r3, #1
   219a8:	cmp	fp, r3
   219ac:	ble	21b3c <ftello64@plt+0x104fc>
   219b0:	ldr	r2, [sp, #476]	; 0x1dc
   219b4:	ldr	r1, [sp, #476]	; 0x1dc
   219b8:	add	r2, r2, r3, lsl #3
   219bc:	ldr	r0, [r1, r3, lsl #3]
   219c0:	ldr	r3, [sp, #12]
   219c4:	cmp	r3, #0
   219c8:	ldr	r3, [r2, #4]
   219cc:	sub	r7, r3, r0
   219d0:	beq	21ba0 <ftello64@plt+0x10560>
   219d4:	cmn	r0, #1
   219d8:	beq	21a34 <ftello64@plt+0x103f4>
   219dc:	cmn	r3, #1
   219e0:	beq	21a34 <ftello64@plt+0x103f4>
   219e4:	cmp	r7, #0
   219e8:	beq	21b48 <ftello64@plt+0x10508>
   219ec:	ldr	r4, [sp, #120]	; 0x78
   219f0:	ldr	r1, [sp, #152]	; 0x98
   219f4:	ldr	r3, [sp, #176]	; 0xb0
   219f8:	sub	r3, r3, r4
   219fc:	cmp	r7, r3
   21a00:	bgt	21a34 <ftello64@plt+0x103f4>
   21a04:	add	r0, r1, r0
   21a08:	mov	r2, r7
   21a0c:	add	r1, r1, r4
   21a10:	bl	11358 <memcmp@plt>
   21a14:	cmp	r0, #0
   21a18:	bne	21a34 <ftello64@plt+0x103f4>
   21a1c:	ldr	r2, [r5, #12]
   21a20:	add	r3, r4, r7
   21a24:	ldr	sl, [r2, sl, lsl #2]
   21a28:	b	21670 <ftello64@plt+0x10030>
   21a2c:	cmn	sl, #2
   21a30:	beq	21980 <ftello64@plt+0x10340>
   21a34:	mov	r2, fp
   21a38:	ldr	r0, [sp, #12]
   21a3c:	ldr	ip, [sp, #28]
   21a40:	ldr	r1, [sp, #32]
   21a44:	ldr	r3, [sp, #476]	; 0x1dc
   21a48:	stm	sp, {r1, ip}
   21a4c:	add	r1, sp, #120	; 0x78
   21a50:	bl	1a140 <ftello64@plt+0x8b00>
   21a54:	subs	sl, r0, #0
   21a58:	bge	21630 <ftello64@plt+0xfff0>
   21a5c:	ldr	r9, [sp, #24]
   21a60:	ldr	r0, [sp, #132]	; 0x84
   21a64:	bl	1500c <ftello64@plt+0x39cc>
   21a68:	ldr	r3, [sp, #20]
   21a6c:	ldr	r0, [sp, #292]	; 0x124
   21a70:	cmp	r0, r3
   21a74:	beq	21a7c <ftello64@plt+0x1043c>
   21a78:	bl	1500c <ftello64@plt+0x39cc>
   21a7c:	ldr	r1, [sp, #20]
   21a80:	mov	r2, #0
   21a84:	mov	r3, #16
   21a88:	str	r2, [sp, #284]	; 0x11c
   21a8c:	str	r3, [sp, #288]	; 0x120
   21a90:	str	r1, [sp, #292]	; 0x124
   21a94:	ldr	r1, [sp, #12]
   21a98:	cmp	r1, r2
   21a9c:	beq	20aa0 <ftello64@plt+0xf460>
   21aa0:	mov	r3, #1
   21aa4:	ldr	r0, [sp, #12]
   21aa8:	str	r3, [sp, #36]	; 0x24
   21aac:	bl	1babc <ftello64@plt+0xa47c>
   21ab0:	ldr	r4, [sp, #248]	; 0xf8
   21ab4:	b	20f00 <ftello64@plt+0xf8c0>
   21ab8:	mov	sl, r5
   21abc:	b	21628 <ftello64@plt+0xffe8>
   21ac0:	ldr	r2, [sp, #16]
   21ac4:	mov	r3, #0
   21ac8:	add	ip, sp, #296	; 0x128
   21acc:	add	r0, sp, #124	; 0x7c
   21ad0:	mov	r1, #2
   21ad4:	str	r3, [sp, #12]
   21ad8:	str	ip, [sp, #20]
   21adc:	str	r0, [sp, #28]
   21ae0:	ldr	sl, [r2, #72]	; 0x48
   21ae4:	mov	r2, #16
   21ae8:	str	r3, [sp, #124]	; 0x7c
   21aec:	str	r3, [sp, #128]	; 0x80
   21af0:	str	r3, [sp, #132]	; 0x84
   21af4:	str	r3, [sp, #136]	; 0x88
   21af8:	str	r1, [sp, #140]	; 0x8c
   21afc:	str	r3, [sp, #144]	; 0x90
   21b00:	str	r3, [sp, #284]	; 0x11c
   21b04:	str	r2, [sp, #288]	; 0x120
   21b08:	str	ip, [sp, #292]	; 0x124
   21b0c:	mov	r3, #8
   21b10:	add	r0, sp, #284	; 0x11c
   21b14:	ldr	r2, [sp, #20]
   21b18:	ldr	r1, [sp, #472]	; 0x1d8
   21b1c:	bl	282b0 <ftello64@plt+0x16c70>
   21b20:	cmp	r0, #0
   21b24:	bne	214e8 <ftello64@plt+0xfea8>
   21b28:	b	2198c <ftello64@plt+0x1034c>
   21b2c:	str	r5, [r3, #4]
   21b30:	ldr	r3, [sp, #476]	; 0x1dc
   21b34:	ldr	r3, [r3, #4]
   21b38:	b	2155c <ftello64@plt+0xff1c>
   21b3c:	ldr	r3, [sp, #12]
   21b40:	cmp	r3, #0
   21b44:	bne	21a34 <ftello64@plt+0x103f4>
   21b48:	mov	r1, sl
   21b4c:	ldr	r0, [sp, #28]
   21b50:	bl	19c94 <ftello64@plt+0x8654>
   21b54:	cmp	r0, #0
   21b58:	beq	21980 <ftello64@plt+0x10340>
   21b5c:	ldr	r3, [r5, #20]
   21b60:	add	sl, sl, sl, lsl #1
   21b64:	ldr	r7, [sp, #120]	; 0x78
   21b68:	ldr	r1, [sp, #248]	; 0xf8
   21b6c:	add	r3, r3, sl, lsl #2
   21b70:	ldr	r2, [r3, #8]
   21b74:	ldr	r3, [r1, r7, lsl #2]
   21b78:	ldr	sl, [r2]
   21b7c:	add	r1, r3, #12
   21b80:	ldr	r0, [r3, #8]
   21b84:	mov	r2, sl
   21b88:	bl	1a268 <ftello64@plt+0x8c28>
   21b8c:	cmp	r0, #0
   21b90:	bne	21628 <ftello64@plt+0xffe8>
   21b94:	ldr	r1, [r5]
   21b98:	add	r1, r1, r4
   21b9c:	b	21650 <ftello64@plt+0x10010>
   21ba0:	cmp	r7, #0
   21ba4:	beq	21b48 <ftello64@plt+0x10508>
   21ba8:	ldr	r4, [sp, #120]	; 0x78
   21bac:	b	21a1c <ftello64@plt+0x103dc>
   21bb0:	str	r5, [r3, #4]
   21bb4:	ldr	r0, [sp, #32]
   21bb8:	ldr	r2, [sp, #40]	; 0x28
   21bbc:	ldr	r1, [sp, #476]	; 0x1dc
   21bc0:	bl	1131c <memcpy@plt>
   21bc4:	ldr	r5, [sp, #120]	; 0x78
   21bc8:	ldr	r3, [sp, #476]	; 0x1dc
   21bcc:	ldr	r3, [r3, #4]
   21bd0:	b	2155c <ftello64@plt+0xff1c>
   21bd4:	mov	r1, #48	; 0x30
   21bd8:	mov	r0, r3
   21bdc:	mul	r1, r1, r2
   21be0:	bl	28154 <ftello64@plt+0x16b14>
   21be4:	subs	r3, r0, #0
   21be8:	beq	218e0 <ftello64@plt+0x102a0>
   21bec:	ldr	r1, [sp, #12]
   21bf0:	ldr	r2, [r1, #4]
   21bf4:	lsl	r2, r2, #1
   21bf8:	strd	r2, [r1, #4]
   21bfc:	b	21860 <ftello64@plt+0x10220>
   21c00:	ldr	r9, [sp, #24]
   21c04:	ldr	r0, [sp, #132]	; 0x84
   21c08:	bl	1500c <ftello64@plt+0x39cc>
   21c0c:	ldr	r3, [sp, #20]
   21c10:	ldr	r0, [sp, #292]	; 0x124
   21c14:	cmp	r0, r3
   21c18:	beq	21c20 <ftello64@plt+0x105e0>
   21c1c:	bl	1500c <ftello64@plt+0x39cc>
   21c20:	ldr	r0, [sp, #12]
   21c24:	mov	r2, #0
   21c28:	ldr	r3, [sp, #20]
   21c2c:	str	r2, [sp, #284]	; 0x11c
   21c30:	cmp	r0, r2
   21c34:	str	r3, [sp, #292]	; 0x124
   21c38:	mov	r3, #16
   21c3c:	str	r3, [sp, #288]	; 0x120
   21c40:	beq	21c48 <ftello64@plt+0x10608>
   21c44:	bl	1babc <ftello64@plt+0xa47c>
   21c48:	ldr	r4, [sp, #248]	; 0xf8
   21c4c:	ldr	r3, [sp, #476]	; 0x1dc
   21c50:	ldr	r3, [r3]
   21c54:	b	210b8 <ftello64@plt+0xfa78>
   21c58:	mov	r2, #0
   21c5c:	mov	r3, #16
   21c60:	str	r2, [sp, #284]	; 0x11c
   21c64:	str	r3, [sp, #288]	; 0x120
   21c68:	b	21924 <ftello64@plt+0x102e4>
   21c6c:	ldr	r9, [sp, #24]
   21c70:	ldr	r0, [sp, #132]	; 0x84
   21c74:	bl	1500c <ftello64@plt+0x39cc>
   21c78:	ldr	r3, [sp, #20]
   21c7c:	ldr	r0, [sp, #292]	; 0x124
   21c80:	cmp	r0, r3
   21c84:	beq	21c48 <ftello64@plt+0x10608>
   21c88:	bl	1500c <ftello64@plt+0x39cc>
   21c8c:	b	21c48 <ftello64@plt+0x10608>
   21c90:	mov	r2, #0
   21c94:	mov	r3, #16
   21c98:	str	r2, [sp, #284]	; 0x11c
   21c9c:	str	r3, [sp, #288]	; 0x120
   21ca0:	b	2174c <ftello64@plt+0x1010c>
   21ca4:	ldr	r9, [sp, #68]	; 0x44
   21ca8:	b	21054 <ftello64@plt+0xfa14>
   21cac:	ldr	r1, [sp, #172]	; 0xac
   21cb0:	sub	r2, r5, r1
   21cb4:	ldr	r0, [sp, #176]	; 0xb0
   21cb8:	mov	r3, r4
   21cbc:	cmp	r0, r2
   21cc0:	bls	21cd0 <ftello64@plt+0x10690>
   21cc4:	ldr	r3, [sp, #152]	; 0x98
   21cc8:	ldrb	r3, [r3, r2]
   21ccc:	add	r3, r4, r3
   21cd0:	ldrb	r3, [r3]
   21cd4:	cmp	r3, #0
   21cd8:	bne	20608 <ftello64@plt+0xefc8>
   21cdc:	ldr	r2, [sp, #76]	; 0x4c
   21ce0:	ldr	r3, [sp, #96]	; 0x60
   21ce4:	add	r5, r5, r3
   21ce8:	ldr	r3, [sp, #64]	; 0x40
   21cec:	str	r5, [sp, #116]	; 0x74
   21cf0:	cmp	r5, r3
   21cf4:	movle	r3, #0
   21cf8:	movgt	r3, #1
   21cfc:	cmp	r5, r2
   21d00:	orrlt	r3, r3, #1
   21d04:	cmp	r3, #0
   21d08:	beq	21258 <ftello64@plt+0xfc18>
   21d0c:	b	20a9c <ftello64@plt+0xf45c>
   21d10:	strd	r4, [sp, #-36]!	; 0xffffffdc
   21d14:	mov	r4, r3
   21d18:	ldr	r3, [r3, #4]
   21d1c:	ldr	r5, [r0, #84]	; 0x54
   21d20:	strd	r6, [sp, #8]
   21d24:	strd	sl, [sp, #24]
   21d28:	mov	fp, r2
   21d2c:	mov	sl, r1
   21d30:	str	lr, [sp, #32]
   21d34:	lsl	lr, r2, #2
   21d38:	ldr	r2, [r0, #100]	; 0x64
   21d3c:	strd	r8, [sp, #16]
   21d40:	sub	sp, sp, #108	; 0x6c
   21d44:	str	lr, [sp, #24]
   21d48:	ldr	r1, [r2, fp, lsl #2]
   21d4c:	add	r2, r2, lr
   21d50:	strd	r0, [sp, #16]
   21d54:	mov	r0, #0
   21d58:	cmp	r1, r0
   21d5c:	str	r0, [sp, #72]	; 0x48
   21d60:	beq	221b8 <ftello64@plt+0x10b78>
   21d64:	cmp	r3, #0
   21d68:	bne	21da4 <ftello64@plt+0x10764>
   21d6c:	ldr	r1, [sl]
   21d70:	str	r3, [r1, fp, lsl #2]
   21d74:	ldr	r3, [r2]
   21d78:	ldrb	r3, [r3, #52]	; 0x34
   21d7c:	ands	r3, r3, #64	; 0x40
   21d80:	bne	21ec0 <ftello64@plt+0x10880>
   21d84:	mov	r0, r3
   21d88:	add	sp, sp, #108	; 0x6c
   21d8c:	ldrd	r4, [sp]
   21d90:	ldrd	r6, [sp, #8]
   21d94:	ldrd	r8, [sp, #16]
   21d98:	ldrd	sl, [sp, #24]
   21d9c:	add	sp, sp, #32
   21da0:	pop	{pc}		; (ldr pc, [sp], #4)
   21da4:	mov	r2, r4
   21da8:	mov	r1, r5
   21dac:	str	r0, [sp, #76]	; 0x4c
   21db0:	add	r0, sp, #76	; 0x4c
   21db4:	bl	1b36c <ftello64@plt+0x9d2c>
   21db8:	ldr	r3, [sp, #76]	; 0x4c
   21dbc:	mov	r8, r0
   21dc0:	cmp	r3, #0
   21dc4:	bne	21d84 <ftello64@plt+0x10744>
   21dc8:	mov	r6, r0
   21dcc:	ldr	r7, [r6, #28]!
   21dd0:	cmp	r7, #0
   21dd4:	bne	21e48 <ftello64@plt+0x10808>
   21dd8:	ldr	r2, [r4, #4]
   21ddc:	lsl	r0, r2, #2
   21de0:	strd	r2, [r8, #28]
   21de4:	bl	28118 <ftello64@plt+0x16ad8>
   21de8:	cmp	r0, #0
   21dec:	str	r0, [r8, #36]	; 0x24
   21df0:	beq	21e40 <ftello64@plt+0x10800>
   21df4:	ldr	r3, [r4, #4]
   21df8:	str	r7, [sp, #76]	; 0x4c
   21dfc:	cmp	r3, #0
   21e00:	bgt	21e14 <ftello64@plt+0x107d4>
   21e04:	b	21e48 <ftello64@plt+0x10808>
   21e08:	ldr	r3, [r4, #4]
   21e0c:	cmp	r7, r3
   21e10:	bge	21e48 <ftello64@plt+0x10808>
   21e14:	ldr	r3, [r4, #8]
   21e18:	mov	r0, r6
   21e1c:	ldr	r1, [r5, #28]
   21e20:	ldr	r3, [r3, r7, lsl #2]
   21e24:	add	r7, r7, #1
   21e28:	add	r3, r3, r3, lsl #1
   21e2c:	add	r1, r1, r3, lsl #2
   21e30:	bl	1bb2c <ftello64@plt+0xa4ec>
   21e34:	cmp	r0, #0
   21e38:	str	r0, [sp, #76]	; 0x4c
   21e3c:	beq	21e08 <ftello64@plt+0x107c8>
   21e40:	mov	r3, #12
   21e44:	b	21d84 <ftello64@plt+0x10744>
   21e48:	ldr	r3, [sp, #20]
   21e4c:	mov	r2, r6
   21e50:	mov	r0, r4
   21e54:	add	r3, r3, #4
   21e58:	mov	r1, r3
   21e5c:	str	r3, [sp, #36]	; 0x24
   21e60:	bl	1a7ec <ftello64@plt+0x91ac>
   21e64:	cmp	r0, #0
   21e68:	str	r0, [sp, #72]	; 0x48
   21e6c:	bne	22484 <ftello64@plt+0x10e44>
   21e70:	ldr	r3, [sl, #20]
   21e74:	cmp	r3, #0
   21e78:	bne	22284 <ftello64@plt+0x10c44>
   21e7c:	mov	r2, r4
   21e80:	mov	r1, r5
   21e84:	ldr	r4, [sl]
   21e88:	add	r0, sp, #72	; 0x48
   21e8c:	bl	1b36c <ftello64@plt+0x9d2c>
   21e90:	ldr	r3, [sp, #72]	; 0x48
   21e94:	str	r0, [r4, fp, lsl #2]
   21e98:	cmp	r3, #0
   21e9c:	bne	21d84 <ftello64@plt+0x10744>
   21ea0:	ldr	r3, [sp, #16]
   21ea4:	ldr	r2, [r3, #100]	; 0x64
   21ea8:	ldr	r3, [sp, #24]
   21eac:	add	r2, r2, r3
   21eb0:	ldr	r3, [r2]
   21eb4:	ldrb	r3, [r3, #52]	; 0x34
   21eb8:	ands	r3, r3, #64	; 0x40
   21ebc:	beq	21d84 <ftello64@plt+0x10744>
   21ec0:	ldr	r3, [sp, #16]
   21ec4:	mov	r8, #0
   21ec8:	ldr	ip, [r3, #108]	; 0x6c
   21ecc:	mov	r3, ip
   21ed0:	cmp	r8, r3
   21ed4:	bge	21f34 <ftello64@plt+0x108f4>
   21ed8:	ldr	r1, [sp, #16]
   21edc:	add	r2, r8, r3
   21ee0:	add	r2, r2, r2, lsr #31
   21ee4:	asr	r2, r2, #1
   21ee8:	ldr	r0, [r1, #116]	; 0x74
   21eec:	add	r1, r2, r2, lsl #1
   21ef0:	add	r1, r0, r1, lsl #3
   21ef4:	ldr	r1, [r1, #4]
   21ef8:	cmp	fp, r1
   21efc:	ble	21f24 <ftello64@plt+0x108e4>
   21f00:	b	221f8 <ftello64@plt+0x10bb8>
   21f04:	asr	r3, r3, #1
   21f08:	add	r1, r3, r3, lsl #1
   21f0c:	mov	lr, r3
   21f10:	add	r1, r0, r1, lsl #3
   21f14:	ldr	r1, [r1, #4]
   21f18:	cmp	fp, r1
   21f1c:	bgt	22200 <ftello64@plt+0x10bc0>
   21f20:	mov	r2, r3
   21f24:	add	r3, r8, r2
   21f28:	cmp	r8, r2
   21f2c:	add	r3, r3, r3, lsr #31
   21f30:	blt	21f04 <ftello64@plt+0x108c4>
   21f34:	cmp	ip, r8
   21f38:	ble	221f0 <ftello64@plt+0x10bb0>
   21f3c:	ldr	r1, [sp, #16]
   21f40:	add	r2, r8, r8, lsl #1
   21f44:	lsl	r2, r2, #3
   21f48:	ldr	r3, [r1, #116]	; 0x74
   21f4c:	str	r2, [sp, #48]	; 0x30
   21f50:	add	r3, r3, r2
   21f54:	ldr	r3, [r3, #4]
   21f58:	cmp	fp, r3
   21f5c:	bne	221f0 <ftello64@plt+0x10bb0>
   21f60:	cmn	r8, #1
   21f64:	beq	221f0 <ftello64@plt+0x10bb0>
   21f68:	ldr	r3, [sp, #20]
   21f6c:	ldr	r9, [r1, #84]	; 0x54
   21f70:	ldr	r0, [r3, #8]
   21f74:	mov	r3, #0
   21f78:	str	r3, [sp, #76]	; 0x4c
   21f7c:	cmp	r0, r3
   21f80:	ble	221f0 <ftello64@plt+0x10bb0>
   21f84:	add	r2, sl, #24
   21f88:	str	r2, [sp, #36]	; 0x24
   21f8c:	add	r2, sl, #20
   21f90:	str	fp, [sp, #44]	; 0x2c
   21f94:	mov	fp, r3
   21f98:	str	r2, [sp, #40]	; 0x28
   21f9c:	str	r8, [sp, #56]	; 0x38
   21fa0:	b	21fb8 <ftello64@plt+0x10978>
   21fa4:	cmp	r3, #4
   21fa8:	beq	21ff4 <ftello64@plt+0x109b4>
   21fac:	add	fp, fp, #1
   21fb0:	cmp	fp, r0
   21fb4:	bge	221e4 <ftello64@plt+0x10ba4>
   21fb8:	ldr	r3, [sp, #20]
   21fbc:	ldr	r2, [sl, #8]
   21fc0:	ldr	r1, [r3, #12]
   21fc4:	ldr	r3, [r9]
   21fc8:	ldr	r6, [r1, fp, lsl #2]
   21fcc:	add	r3, r3, r6, lsl #3
   21fd0:	cmp	r6, r2
   21fd4:	ldrb	r3, [r3, #4]
   21fd8:	bne	21fa4 <ftello64@plt+0x10964>
   21fdc:	ldr	r2, [sl, #12]
   21fe0:	ldr	r1, [sp, #44]	; 0x2c
   21fe4:	cmp	r1, r2
   21fe8:	beq	21fac <ftello64@plt+0x1096c>
   21fec:	cmp	r3, #4
   21ff0:	bne	21fac <ftello64@plt+0x1096c>
   21ff4:	ldr	r3, [sp, #16]
   21ff8:	lsl	r2, r6, #2
   21ffc:	str	fp, [sp, #60]	; 0x3c
   22000:	ldr	fp, [sp, #44]	; 0x2c
   22004:	ldr	r7, [sp, #56]	; 0x38
   22008:	ldr	r4, [r3, #116]	; 0x74
   2200c:	add	r3, r6, r6, lsl #1
   22010:	lsl	r3, r3, #2
   22014:	strd	r2, [sp, #28]
   22018:	add	r2, sl, #16
   2201c:	ldr	r3, [sp, #48]	; 0x30
   22020:	str	r2, [sp, #52]	; 0x34
   22024:	add	r4, r4, r3
   22028:	b	2217c <ftello64@plt+0x10b3c>
   2202c:	ldr	r3, [r9, #12]
   22030:	ldr	r2, [sp, #28]
   22034:	ldr	r8, [r3, r2]
   22038:	ldr	r3, [sl, #12]
   2203c:	cmp	r5, r3
   22040:	bgt	22168 <ftello64@plt+0x10b28>
   22044:	ldr	r3, [sl]
   22048:	ldr	r3, [r3, r5, lsl #2]
   2204c:	cmp	r3, #0
   22050:	beq	22168 <ftello64@plt+0x10b28>
   22054:	mov	r2, r8
   22058:	add	r1, r3, #12
   2205c:	ldr	r0, [r3, #8]
   22060:	bl	1a268 <ftello64@plt+0x8c28>
   22064:	cmp	r0, #0
   22068:	beq	22168 <ftello64@plt+0x10b28>
   2206c:	mov	r3, r6
   22070:	str	fp, [sp]
   22074:	str	r8, [sp, #4]
   22078:	str	r5, [sp, #8]
   2207c:	ldr	r0, [sp, #16]
   22080:	ldr	r2, [sp, #36]	; 0x24
   22084:	ldr	r1, [sp, #40]	; 0x28
   22088:	bl	1a53c <ftello64@plt+0x8efc>
   2208c:	cmp	r0, #0
   22090:	bne	22168 <ftello64@plt+0x10b28>
   22094:	ldr	r3, [sp, #76]	; 0x4c
   22098:	cmp	r3, #0
   2209c:	beq	2220c <ftello64@plt+0x10bcc>
   220a0:	add	r4, sp, #76	; 0x4c
   220a4:	add	r5, sp, #92	; 0x5c
   220a8:	mov	r0, r5
   220ac:	mov	r1, r7
   220b0:	str	r6, [sp, #84]	; 0x54
   220b4:	str	fp, [sp, #88]	; 0x58
   220b8:	bl	19c94 <ftello64@plt+0x8654>
   220bc:	cmp	r0, #0
   220c0:	beq	224c4 <ftello64@plt+0x10e84>
   220c4:	mov	r1, r4
   220c8:	ldr	r0, [sp, #16]
   220cc:	ldr	r2, [sp, #24]
   220d0:	ldr	r3, [sp, #76]	; 0x4c
   220d4:	ldr	r4, [r3, r2]
   220d8:	bl	1ff04 <ftello64@plt+0xe8c4>
   220dc:	cmp	r0, #0
   220e0:	bne	22250 <ftello64@plt+0x10c10>
   220e4:	ldr	r1, [sl, #4]
   220e8:	ldr	r3, [sp, #76]	; 0x4c
   220ec:	cmp	r1, #0
   220f0:	beq	22110 <ftello64@plt+0x10ad0>
   220f4:	mov	r2, r3
   220f8:	mov	r0, r9
   220fc:	add	r3, fp, #1
   22100:	bl	1b590 <ftello64@plt+0x9f50>
   22104:	cmp	r0, #0
   22108:	bne	22250 <ftello64@plt+0x10c10>
   2210c:	ldr	r3, [sp, #76]	; 0x4c
   22110:	mov	r2, r7
   22114:	ldr	r1, [sp, #24]
   22118:	str	r4, [r3, r1]
   2211c:	add	r1, sp, #100	; 0x64
   22120:	ldr	r4, [sp, #96]	; 0x60
   22124:	mov	r0, r4
   22128:	bl	1a268 <ftello64@plt+0x8c28>
   2212c:	sub	r2, r0, #1
   22130:	cmp	r4, r2
   22134:	movgt	r3, #0
   22138:	movle	r3, #1
   2213c:	orrs	r3, r3, r2, lsr #31
   22140:	bne	22158 <ftello64@plt+0x10b18>
   22144:	sub	r4, r4, #1
   22148:	add	r1, sp, #100	; 0x64
   2214c:	add	r0, sp, #96	; 0x60
   22150:	str	r4, [sp, #96]	; 0x60
   22154:	bl	1a408 <ftello64@plt+0x8dc8>
   22158:	ldr	r3, [sp, #16]
   2215c:	ldr	r4, [r3, #116]	; 0x74
   22160:	add	r3, r7, r7, lsl #1
   22164:	add	r4, r4, r3, lsl #3
   22168:	ldrb	r3, [r4, #20]
   2216c:	add	r7, r7, #1
   22170:	add	r4, r4, #24
   22174:	cmp	r3, #0
   22178:	beq	22274 <ftello64@plt+0x10c34>
   2217c:	ldr	r3, [r4]
   22180:	cmp	r6, r3
   22184:	bne	22168 <ftello64@plt+0x10b28>
   22188:	ldr	r3, [r4, #8]
   2218c:	ldr	r5, [r4, #12]
   22190:	sub	r5, r5, r3
   22194:	cmp	r5, #0
   22198:	add	r5, fp, r5
   2219c:	bne	2202c <ftello64@plt+0x109ec>
   221a0:	ldr	r3, [r9, #20]
   221a4:	ldr	r2, [sp, #32]
   221a8:	add	r3, r3, r2
   221ac:	ldr	r3, [r3, #8]
   221b0:	ldr	r8, [r3]
   221b4:	b	22038 <ftello64@plt+0x109f8>
   221b8:	ldr	r6, [sl]
   221bc:	cmp	r3, r0
   221c0:	streq	r3, [r6, fp, lsl #2]
   221c4:	beq	21d84 <ftello64@plt+0x10744>
   221c8:	mov	r2, r4
   221cc:	mov	r1, r5
   221d0:	add	r0, sp, #72	; 0x48
   221d4:	bl	1b36c <ftello64@plt+0x9d2c>
   221d8:	str	r0, [r6, fp, lsl #2]
   221dc:	ldr	r3, [sp, #72]	; 0x48
   221e0:	b	21d84 <ftello64@plt+0x10744>
   221e4:	ldr	r3, [sp, #76]	; 0x4c
   221e8:	cmp	r3, #0
   221ec:	bne	224d4 <ftello64@plt+0x10e94>
   221f0:	mov	r3, #0
   221f4:	b	21d84 <ftello64@plt+0x10744>
   221f8:	mov	lr, r2
   221fc:	mov	r2, r3
   22200:	add	r8, lr, #1
   22204:	mov	r3, r2
   22208:	b	21ed0 <ftello64@plt+0x10890>
   2220c:	ldrd	r2, [sl]
   22210:	add	r4, sp, #76	; 0x4c
   22214:	add	r5, sp, #92	; 0x5c
   22218:	mov	r0, r5
   2221c:	ldr	ip, [sl, #24]
   22220:	ldr	r1, [sp, #52]	; 0x34
   22224:	strd	r2, [sp, #76]	; 0x4c
   22228:	ldrd	r2, [sl, #16]
   2222c:	str	ip, [r4, #24]
   22230:	strd	r2, [sp, #64]	; 0x40
   22234:	ldrd	r2, [sl, #8]
   22238:	strd	r2, [r4, #8]
   2223c:	ldrd	r2, [sp, #64]	; 0x40
   22240:	strd	r2, [r4, #16]
   22244:	bl	1ae90 <ftello64@plt+0x9850>
   22248:	cmp	r0, #0
   2224c:	beq	220a8 <ftello64@plt+0x10a68>
   22250:	mov	r3, r0
   22254:	ldr	r2, [sp, #76]	; 0x4c
   22258:	cmp	r2, #0
   2225c:	beq	21d84 <ftello64@plt+0x10744>
   22260:	ldr	r0, [sp, #100]	; 0x64
   22264:	str	r3, [sp, #16]
   22268:	bl	1500c <ftello64@plt+0x39cc>
   2226c:	ldr	r3, [sp, #16]
   22270:	b	21d84 <ftello64@plt+0x10744>
   22274:	ldr	r3, [sp, #20]
   22278:	ldr	fp, [sp, #60]	; 0x3c
   2227c:	ldr	r0, [r3, #8]
   22280:	b	21fac <ftello64@plt+0x1096c>
   22284:	ldr	r3, [sp, #16]
   22288:	ldr	r3, [r3, #116]	; 0x74
   2228c:	str	r3, [sp, #32]
   22290:	ble	22370 <ftello64@plt+0x10d30>
   22294:	mov	r6, r0
   22298:	str	fp, [sp, #28]
   2229c:	ldr	r3, [sl, #24]
   222a0:	ldr	r0, [sp, #28]
   222a4:	ldr	ip, [sp, #32]
   222a8:	ldr	r3, [r3, r6, lsl #2]
   222ac:	add	r3, r3, r3, lsl #1
   222b0:	add	r2, ip, r3, lsl #3
   222b4:	ldr	r1, [r2, #8]
   222b8:	cmp	r0, r1
   222bc:	ble	2235c <ftello64@plt+0x10d1c>
   222c0:	ldr	r1, [r2, #4]
   222c4:	cmp	r0, r1
   222c8:	bgt	2235c <ftello64@plt+0x10d1c>
   222cc:	ldr	r1, [r2, #12]
   222d0:	ldr	r2, [ip, r3, lsl #3]
   222d4:	ldr	r3, [r5]
   222d8:	cmp	r0, r1
   222dc:	ldr	r7, [r4, #4]
   222e0:	ldr	r9, [r3, r2, lsl #3]
   222e4:	beq	2237c <ftello64@plt+0x10d3c>
   222e8:	cmp	r7, #0
   222ec:	ble	2235c <ftello64@plt+0x10d1c>
   222f0:	mov	r8, #0
   222f4:	ldr	fp, [sp, #36]	; 0x24
   222f8:	b	2230c <ftello64@plt+0x10ccc>
   222fc:	add	r8, r8, #1
   22300:	cmp	r8, r7
   22304:	bge	2235c <ftello64@plt+0x10d1c>
   22308:	ldr	r3, [r5]
   2230c:	ldr	r2, [r4, #8]
   22310:	ldr	r1, [r2, r8, lsl #2]
   22314:	add	r2, r3, r1, lsl #3
   22318:	ldrb	r2, [r2, #4]
   2231c:	sub	r2, r2, #8
   22320:	cmp	r2, #1
   22324:	bhi	222fc <ftello64@plt+0x10cbc>
   22328:	ldr	r3, [r3, r1, lsl #3]
   2232c:	cmp	r9, r3
   22330:	bne	222fc <ftello64@plt+0x10cbc>
   22334:	mov	r3, fp
   22338:	mov	r2, r4
   2233c:	mov	r0, r5
   22340:	bl	1b884 <ftello64@plt+0xa244>
   22344:	cmp	r0, #0
   22348:	bne	22484 <ftello64@plt+0x10e44>
   2234c:	ldr	r7, [r4, #4]
   22350:	add	r8, r8, #1
   22354:	cmp	r8, r7
   22358:	blt	22308 <ftello64@plt+0x10cc8>
   2235c:	ldr	r3, [sl, #20]
   22360:	add	r6, r6, #1
   22364:	cmp	r6, r3
   22368:	blt	2229c <ftello64@plt+0x10c5c>
   2236c:	ldr	fp, [sp, #28]
   22370:	mov	r3, #0
   22374:	str	r3, [sp, #72]	; 0x48
   22378:	b	21e7c <ftello64@plt+0x1083c>
   2237c:	cmp	r7, #0
   22380:	ble	2235c <ftello64@plt+0x10d1c>
   22384:	ldr	lr, [r4, #8]
   22388:	mvn	r8, #0
   2238c:	mov	fp, r8
   22390:	str	r6, [sp, #40]	; 0x28
   22394:	add	r2, lr, r7, lsl #2
   22398:	mov	r1, lr
   2239c:	mov	r6, r2
   223a0:	b	223c0 <ftello64@plt+0x10d80>
   223a4:	cmp	r0, #9
   223a8:	bne	223b8 <ftello64@plt+0x10d78>
   223ac:	ldr	r0, [ip]
   223b0:	cmp	r9, r0
   223b4:	moveq	r8, r2
   223b8:	cmp	r6, r1
   223bc:	beq	223e8 <ftello64@plt+0x10da8>
   223c0:	ldr	r2, [r1], #4
   223c4:	add	ip, r3, r2, lsl #3
   223c8:	ldrb	r0, [ip, #4]
   223cc:	cmp	r0, #8
   223d0:	bne	223a4 <ftello64@plt+0x10d64>
   223d4:	ldr	r0, [r3, r2, lsl #3]
   223d8:	cmp	r9, r0
   223dc:	moveq	fp, r2
   223e0:	cmp	r6, r1
   223e4:	bne	223c0 <ftello64@plt+0x10d80>
   223e8:	cmp	fp, #0
   223ec:	ldr	r6, [sp, #40]	; 0x28
   223f0:	bge	2248c <ftello64@plt+0x10e4c>
   223f4:	cmp	r8, #0
   223f8:	blt	2235c <ftello64@plt+0x10d1c>
   223fc:	mov	r9, #0
   22400:	str	r6, [sp, #40]	; 0x28
   22404:	b	22418 <ftello64@plt+0x10dd8>
   22408:	add	r9, r9, #1
   2240c:	cmp	r7, r9
   22410:	ble	224cc <ftello64@plt+0x10e8c>
   22414:	ldr	lr, [r4, #8]
   22418:	mov	r2, r8
   2241c:	ldr	r6, [lr, r9, lsl #2]
   22420:	ldr	r0, [r5, #28]
   22424:	add	fp, r6, r6, lsl #1
   22428:	lsl	fp, fp, #2
   2242c:	add	r0, r0, fp
   22430:	add	r1, r0, #8
   22434:	ldr	r0, [r0, #4]
   22438:	bl	1a268 <ftello64@plt+0x8c28>
   2243c:	cmp	r0, #0
   22440:	bne	22408 <ftello64@plt+0x10dc8>
   22444:	ldr	r1, [r5, #24]
   22448:	add	fp, r1, fp
   2244c:	add	r1, fp, #8
   22450:	ldr	r0, [fp, #4]
   22454:	bl	1a268 <ftello64@plt+0x8c28>
   22458:	cmp	r0, #0
   2245c:	bne	22408 <ftello64@plt+0x10dc8>
   22460:	mov	r1, r6
   22464:	mov	r2, r4
   22468:	ldr	r3, [sp, #36]	; 0x24
   2246c:	mov	r0, r5
   22470:	bl	1b884 <ftello64@plt+0xa244>
   22474:	cmp	r0, #0
   22478:	bne	22484 <ftello64@plt+0x10e44>
   2247c:	ldr	r7, [r4, #4]
   22480:	b	2240c <ftello64@plt+0x10dcc>
   22484:	mov	r3, r0
   22488:	b	21d84 <ftello64@plt+0x10744>
   2248c:	mov	r1, fp
   22490:	mov	r2, r4
   22494:	ldr	r3, [sp, #36]	; 0x24
   22498:	mov	r0, r5
   2249c:	bl	1b884 <ftello64@plt+0xa244>
   224a0:	cmp	r0, #0
   224a4:	bne	22484 <ftello64@plt+0x10e44>
   224a8:	cmp	r8, #0
   224ac:	blt	2235c <ftello64@plt+0x10d1c>
   224b0:	ldr	r7, [r4, #4]
   224b4:	cmp	r7, #0
   224b8:	ble	2235c <ftello64@plt+0x10d1c>
   224bc:	ldr	lr, [r4, #8]
   224c0:	b	223fc <ftello64@plt+0x10dbc>
   224c4:	mov	r3, #12
   224c8:	b	22254 <ftello64@plt+0x10c14>
   224cc:	ldr	r6, [sp, #40]	; 0x28
   224d0:	b	2235c <ftello64@plt+0x10d1c>
   224d4:	mov	r3, #0
   224d8:	b	22260 <ftello64@plt+0x10c20>
   224dc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   224e0:	ldr	r3, [r1, #56]	; 0x38
   224e4:	strd	r6, [sp, #8]
   224e8:	mov	r6, r0
   224ec:	ldr	r7, [r1, #40]	; 0x28
   224f0:	strd	r8, [sp, #16]
   224f4:	str	sl, [sp, #24]
   224f8:	str	lr, [sp, #28]
   224fc:	sub	sp, sp, #8
   22500:	cmp	r3, r7
   22504:	movle	r3, #2
   22508:	movle	r0, #0
   2250c:	strble	r3, [r6, #4]
   22510:	ble	227d8 <ftello64@plt+0x11198>
   22514:	ldr	sl, [r1, #4]
   22518:	mov	r8, r2
   2251c:	mov	r5, r1
   22520:	ldrb	r3, [r6, #6]
   22524:	ldr	r2, [r1, #80]	; 0x50
   22528:	ldrb	r4, [sl, r7]
   2252c:	bic	r3, r3, #96	; 0x60
   22530:	cmp	r2, #1
   22534:	strb	r4, [r6]
   22538:	strb	r3, [r6, #6]
   2253c:	ble	227f4 <ftello64@plt+0x111b4>
   22540:	ldr	r3, [r1, #28]
   22544:	cmp	r7, r3
   22548:	beq	2255c <ftello64@plt+0x10f1c>
   2254c:	ldr	r3, [r1, #8]
   22550:	ldr	r3, [r3, r7, lsl #2]
   22554:	cmn	r3, #1
   22558:	beq	22a3c <ftello64@plt+0x113fc>
   2255c:	cmp	r4, #92	; 0x5c
   22560:	beq	22830 <ftello64@plt+0x111f0>
   22564:	ldr	r3, [r5, #8]
   22568:	mov	r2, #1
   2256c:	strb	r2, [r6, #4]
   22570:	ldr	r9, [r3, r7, lsl #2]
   22574:	mov	r0, r9
   22578:	sub	r9, r9, #95	; 0x5f
   2257c:	bl	114f0 <iswalnum@plt>
   22580:	ldrb	r3, [r6, #6]
   22584:	clz	r9, r9
   22588:	cmp	r0, #0
   2258c:	lsr	r9, r9, #5
   22590:	movne	r9, #1
   22594:	bfi	r3, r9, #6, #1
   22598:	strb	r3, [r6, #6]
   2259c:	sub	r4, r4, #10
   225a0:	cmp	r4, #115	; 0x73
   225a4:	ldrls	pc, [pc, r4, lsl #2]
   225a8:	b	22a34 <ftello64@plt+0x113f4>
   225ac:	muleq	r2, r4, fp
   225b0:	andeq	r2, r2, r4, lsr sl
   225b4:	andeq	r2, r2, r4, lsr sl
   225b8:	andeq	r2, r2, r4, lsr sl
   225bc:	andeq	r2, r2, r4, lsr sl
   225c0:	andeq	r2, r2, r4, lsr sl
   225c4:	andeq	r2, r2, r4, lsr sl
   225c8:	andeq	r2, r2, r4, lsr sl
   225cc:	andeq	r2, r2, r4, lsr sl
   225d0:	andeq	r2, r2, r4, lsr sl
   225d4:	andeq	r2, r2, r4, lsr sl
   225d8:	andeq	r2, r2, r4, lsr sl
   225dc:	andeq	r2, r2, r4, lsr sl
   225e0:	andeq	r2, r2, r4, lsr sl
   225e4:	andeq	r2, r2, r4, lsr sl
   225e8:	andeq	r2, r2, r4, lsr sl
   225ec:	andeq	r2, r2, r4, lsr sl
   225f0:	andeq	r2, r2, r4, lsr sl
   225f4:	andeq	r2, r2, r4, lsr sl
   225f8:	andeq	r2, r2, r4, lsr sl
   225fc:	andeq	r2, r2, r4, lsr sl
   22600:	andeq	r2, r2, r4, lsr sl
   22604:	andeq	r2, r2, r4, lsr sl
   22608:	andeq	r2, r2, r4, lsr sl
   2260c:	andeq	r2, r2, r4, lsr sl
   22610:	andeq	r2, r2, r4, lsr sl
   22614:	andeq	r2, r2, ip, ror r7
   22618:	andeq	r2, r2, r4, lsr sl
   2261c:	andeq	r2, r2, r4, lsr sl
   22620:	andeq	r2, r2, r4, lsr sl
   22624:	andeq	r2, r2, r0, lsl fp
   22628:	andeq	r2, r2, r8, lsr #22
   2262c:	andeq	r2, r2, r0, lsl #22
   22630:	andeq	r2, r2, r0, asr #22
   22634:	andeq	r2, r2, r4, lsr sl
   22638:	andeq	r2, r2, r4, lsr sl
   2263c:	andeq	r2, r2, r8, lsl #21
   22640:	andeq	r2, r2, r4, lsr sl
   22644:	andeq	r2, r2, r4, lsr sl
   22648:	andeq	r2, r2, r4, lsr sl
   2264c:	andeq	r2, r2, r4, lsr sl
   22650:	andeq	r2, r2, r4, lsr sl
   22654:	andeq	r2, r2, r4, lsr sl
   22658:	andeq	r2, r2, r4, lsr sl
   2265c:	andeq	r2, r2, r4, lsr sl
   22660:	andeq	r2, r2, r4, lsr sl
   22664:	andeq	r2, r2, r4, lsr sl
   22668:	andeq	r2, r2, r4, lsr sl
   2266c:	andeq	r2, r2, r4, lsr sl
   22670:	andeq	r2, r2, r4, lsr sl
   22674:	andeq	r2, r2, r4, lsr sl
   22678:	andeq	r2, r2, r4, lsr sl
   2267c:	andeq	r2, r2, r4, lsr sl
   22680:	muleq	r2, r8, sl
   22684:	andeq	r2, r2, r4, lsr sl
   22688:	andeq	r2, r2, r4, lsr sl
   2268c:	andeq	r2, r2, r4, lsr sl
   22690:	andeq	r2, r2, r4, lsr sl
   22694:	andeq	r2, r2, r4, lsr sl
   22698:	andeq	r2, r2, r4, lsr sl
   2269c:	andeq	r2, r2, r4, lsr sl
   226a0:	andeq	r2, r2, r4, lsr sl
   226a4:	andeq	r2, r2, r4, lsr sl
   226a8:	andeq	r2, r2, r4, lsr sl
   226ac:	andeq	r2, r2, r4, lsr sl
   226b0:	andeq	r2, r2, r4, lsr sl
   226b4:	andeq	r2, r2, r4, lsr sl
   226b8:	andeq	r2, r2, r4, lsr sl
   226bc:	andeq	r2, r2, r4, lsr sl
   226c0:	andeq	r2, r2, r4, lsr sl
   226c4:	andeq	r2, r2, r4, lsr sl
   226c8:	andeq	r2, r2, r4, lsr sl
   226cc:	andeq	r2, r2, r4, lsr sl
   226d0:	andeq	r2, r2, r4, lsr sl
   226d4:	andeq	r2, r2, r4, lsr sl
   226d8:	andeq	r2, r2, r4, lsr sl
   226dc:	andeq	r2, r2, r4, lsr sl
   226e0:	andeq	r2, r2, r4, lsr sl
   226e4:	andeq	r2, r2, r4, lsr sl
   226e8:	andeq	r2, r2, r4, lsr sl
   226ec:	andeq	r2, r2, r4, lsr sl
   226f0:			; <UNDEFINED> instruction: 0x00022ab4
   226f4:	andeq	r2, r2, r4, lsr sl
   226f8:	andeq	r2, r2, r4, lsr sl
   226fc:	andeq	r2, r2, r4, asr #21
   22700:	andeq	r2, r2, r4, lsr sl
   22704:	andeq	r2, r2, r4, lsr sl
   22708:	andeq	r2, r2, r4, lsr sl
   2270c:	andeq	r2, r2, r4, lsr sl
   22710:	andeq	r2, r2, r4, lsr sl
   22714:	andeq	r2, r2, r4, lsr sl
   22718:	andeq	r2, r2, r4, lsr sl
   2271c:	andeq	r2, r2, r4, lsr sl
   22720:	andeq	r2, r2, r4, lsr sl
   22724:	andeq	r2, r2, r4, lsr sl
   22728:	andeq	r2, r2, r4, lsr sl
   2272c:	andeq	r2, r2, r4, lsr sl
   22730:	andeq	r2, r2, r4, lsr sl
   22734:	andeq	r2, r2, r4, lsr sl
   22738:	andeq	r2, r2, r4, lsr sl
   2273c:	andeq	r2, r2, r4, lsr sl
   22740:	andeq	r2, r2, r4, lsr sl
   22744:	andeq	r2, r2, r4, lsr sl
   22748:	andeq	r2, r2, r4, lsr sl
   2274c:	andeq	r2, r2, r4, lsr sl
   22750:	andeq	r2, r2, r4, lsr sl
   22754:	andeq	r2, r2, r4, lsr sl
   22758:	andeq	r2, r2, r4, lsr sl
   2275c:	andeq	r2, r2, r4, lsr sl
   22760:	andeq	r2, r2, r4, lsr sl
   22764:	andeq	r2, r2, r4, lsr sl
   22768:	andeq	r2, r2, r4, lsr sl
   2276c:	andeq	r2, r2, r4, lsr sl
   22770:	andeq	r2, r2, ip, asr fp
   22774:	andeq	r2, r2, r8, ror fp
   22778:	andeq	r2, r2, r0, lsr #23
   2277c:	tst	r8, #8
   22780:	bne	227c4 <ftello64@plt+0x11184>
   22784:	ldr	r3, [r5, #48]	; 0x30
   22788:	add	r7, r7, #1
   2278c:	cmp	r7, r3
   22790:	beq	227c4 <ftello64@plt+0x11184>
   22794:	mov	r2, r8
   22798:	mov	r1, r5
   2279c:	str	r7, [r5, #40]	; 0x28
   227a0:	mov	r0, sp
   227a4:	bl	224dc <ftello64@plt+0x10e9c>
   227a8:	ldrb	r2, [sp, #4]
   227ac:	ldr	r3, [r5, #40]	; 0x28
   227b0:	sub	r2, r2, #9
   227b4:	cmp	r2, #1
   227b8:	sub	r3, r3, #1
   227bc:	str	r3, [r5, #40]	; 0x28
   227c0:	bhi	22a34 <ftello64@plt+0x113f4>
   227c4:	mov	r3, #12
   227c8:	mov	r2, #32
   227cc:	mov	r0, #1
   227d0:	str	r2, [r6]
   227d4:	strb	r3, [r6, #4]
   227d8:	add	sp, sp, #8
   227dc:	ldrd	r4, [sp]
   227e0:	ldrd	r6, [sp, #8]
   227e4:	ldrd	r8, [sp, #16]
   227e8:	ldr	sl, [sp, #24]
   227ec:	add	sp, sp, #28
   227f0:	pop	{pc}		; (ldr pc, [sp], #4)
   227f4:	cmp	r4, #92	; 0x5c
   227f8:	beq	22830 <ftello64@plt+0x111f0>
   227fc:	mov	r3, #1
   22800:	strb	r3, [r6, #4]
   22804:	bl	114a8 <__ctype_b_loc@plt>
   22808:	ldr	r1, [r0]
   2280c:	lsl	r3, r4, #1
   22810:	ldrb	r2, [r6, #6]
   22814:	ldrh	r3, [r1, r3]
   22818:	ubfx	r3, r3, #3, #1
   2281c:	cmp	r4, #95	; 0x5f
   22820:	orreq	r3, r3, #1
   22824:	bfi	r2, r3, #6, #1
   22828:	strb	r2, [r6, #6]
   2282c:	b	2259c <ftello64@plt+0x10f5c>
   22830:	ldr	r1, [r5, #48]	; 0x30
   22834:	add	r3, r7, #1
   22838:	cmp	r3, r1
   2283c:	blt	22850 <ftello64@plt+0x11210>
   22840:	mov	r3, #36	; 0x24
   22844:	mov	r0, #1
   22848:	strb	r3, [r6, #4]
   2284c:	b	227d8 <ftello64@plt+0x11198>
   22850:	ldrb	r1, [r5, #75]	; 0x4b
   22854:	cmp	r1, #0
   22858:	bne	22dc0 <ftello64@plt+0x11780>
   2285c:	ldrb	r7, [sl, r3]
   22860:	mov	r1, #1
   22864:	strb	r7, [r6]
   22868:	cmp	r2, r1
   2286c:	strb	r1, [r6, #4]
   22870:	ble	22a5c <ftello64@plt+0x1141c>
   22874:	ldr	r1, [r5, #8]
   22878:	add	r1, r1, r3, lsl #2
   2287c:	ldr	r4, [r1]
   22880:	mov	r0, r4
   22884:	sub	r4, r4, #95	; 0x5f
   22888:	bl	114f0 <iswalnum@plt>
   2288c:	ldrb	r3, [r6, #6]
   22890:	clz	r4, r4
   22894:	cmp	r0, #0
   22898:	lsr	r4, r4, #5
   2289c:	movne	r4, #1
   228a0:	bfi	r3, r4, #6, #1
   228a4:	strb	r3, [r6, #6]
   228a8:	sub	r3, r7, #39	; 0x27
   228ac:	cmp	r3, #86	; 0x56
   228b0:	ldrls	pc, [pc, r3, lsl #2]
   228b4:	b	22bd4 <ftello64@plt+0x11594>
   228b8:	andeq	r2, r2, r8, lsl #27
   228bc:	andeq	r2, r2, r8, lsr #27
   228c0:	andeq	r2, r2, r0, ror sp
   228c4:	ldrdeq	r2, [r2], -r4
   228c8:	andeq	r2, r2, r0, asr sp
   228cc:	ldrdeq	r2, [r2], -r4
   228d0:	ldrdeq	r2, [r2], -r4
   228d4:	ldrdeq	r2, [r2], -r4
   228d8:	ldrdeq	r2, [r2], -r4
   228dc:	ldrdeq	r2, [r2], -r4
   228e0:	andeq	r2, r2, r0, lsr sp
   228e4:	andeq	r2, r2, r0, lsr sp
   228e8:	andeq	r2, r2, r0, lsr sp
   228ec:	andeq	r2, r2, r0, lsr sp
   228f0:	andeq	r2, r2, r0, lsr sp
   228f4:	andeq	r2, r2, r0, lsr sp
   228f8:	andeq	r2, r2, r0, lsr sp
   228fc:	andeq	r2, r2, r0, lsr sp
   22900:	andeq	r2, r2, r0, lsr sp
   22904:	ldrdeq	r2, [r2], -r4
   22908:	ldrdeq	r2, [r2], -r4
   2290c:	andeq	r2, r2, r0, lsl sp
   22910:	ldrdeq	r2, [r2], -r4
   22914:	strdeq	r2, [r2], -r0
   22918:	ldrdeq	r2, [r2], -r0
   2291c:	ldrdeq	r2, [r2], -r4
   22920:	ldrdeq	r2, [r2], -r4
   22924:			; <UNDEFINED> instruction: 0x00022cb0
   22928:	ldrdeq	r2, [r2], -r4
   2292c:	ldrdeq	r2, [r2], -r4
   22930:	ldrdeq	r2, [r2], -r4
   22934:	ldrdeq	r2, [r2], -r4
   22938:	ldrdeq	r2, [r2], -r4
   2293c:	ldrdeq	r2, [r2], -r4
   22940:	ldrdeq	r2, [r2], -r4
   22944:	ldrdeq	r2, [r2], -r4
   22948:	ldrdeq	r2, [r2], -r4
   2294c:	ldrdeq	r2, [r2], -r4
   22950:	ldrdeq	r2, [r2], -r4
   22954:	ldrdeq	r2, [r2], -r4
   22958:	ldrdeq	r2, [r2], -r4
   2295c:	ldrdeq	r2, [r2], -r4
   22960:	ldrdeq	r2, [r2], -r4
   22964:	ldrdeq	r2, [r2], -r4
   22968:	muleq	r2, r8, ip
   2296c:	ldrdeq	r2, [r2], -r4
   22970:	ldrdeq	r2, [r2], -r4
   22974:	ldrdeq	r2, [r2], -r4
   22978:	andeq	r2, r2, r0, lsl #25
   2297c:	ldrdeq	r2, [r2], -r4
   22980:	ldrdeq	r2, [r2], -r4
   22984:	ldrdeq	r2, [r2], -r4
   22988:	ldrdeq	r2, [r2], -r4
   2298c:	ldrdeq	r2, [r2], -r4
   22990:	ldrdeq	r2, [r2], -r4
   22994:	ldrdeq	r2, [r2], -r4
   22998:	ldrdeq	r2, [r2], -r4
   2299c:	andeq	r2, r2, r0, ror #24
   229a0:	ldrdeq	r2, [r2], -r4
   229a4:	andeq	r2, r2, r0, asr #24
   229a8:	ldrdeq	r2, [r2], -r4
   229ac:	ldrdeq	r2, [r2], -r4
   229b0:	ldrdeq	r2, [r2], -r4
   229b4:	ldrdeq	r2, [r2], -r4
   229b8:	ldrdeq	r2, [r2], -r4
   229bc:	ldrdeq	r2, [r2], -r4
   229c0:	ldrdeq	r2, [r2], -r4
   229c4:	ldrdeq	r2, [r2], -r4
   229c8:	ldrdeq	r2, [r2], -r4
   229cc:	ldrdeq	r2, [r2], -r4
   229d0:	ldrdeq	r2, [r2], -r4
   229d4:	ldrdeq	r2, [r2], -r4
   229d8:	ldrdeq	r2, [r2], -r4
   229dc:	ldrdeq	r2, [r2], -r4
   229e0:	ldrdeq	r2, [r2], -r4
   229e4:	ldrdeq	r2, [r2], -r4
   229e8:	andeq	r2, r2, r8, lsr #24
   229ec:	ldrdeq	r2, [r2], -r4
   229f0:	ldrdeq	r2, [r2], -r4
   229f4:	ldrdeq	r2, [r2], -r4
   229f8:	andeq	r2, r2, r0, lsl ip
   229fc:	ldrdeq	r2, [r2], -r4
   22a00:	ldrdeq	r2, [r2], -r4
   22a04:	ldrdeq	r2, [r2], -r4
   22a08:	strdeq	r2, [r2], -r4
   22a0c:	ldrdeq	r2, [r2], -ip
   22a10:			; <UNDEFINED> instruction: 0x00022bbc
   22a14:	add	r7, sl, r7
   22a18:	eor	r3, r8, #2048	; 0x800
   22a1c:	ldrb	r2, [r7, #-1]
   22a20:	ubfx	r3, r3, #11, #1
   22a24:	cmp	r2, #10
   22a28:	orrne	r3, r3, #1
   22a2c:	cmp	r3, #0
   22a30:	beq	22ae8 <ftello64@plt+0x114a8>
   22a34:	mov	r0, #1
   22a38:	b	227d8 <ftello64@plt+0x11198>
   22a3c:	ldr	r3, [r6, #4]
   22a40:	mov	r0, #1
   22a44:	bic	r3, r3, #2097152	; 0x200000
   22a48:	bic	r3, r3, #255	; 0xff
   22a4c:	orr	r3, r3, #2097152	; 0x200000
   22a50:	orr	r3, r3, r0
   22a54:	str	r3, [r6, #4]
   22a58:	b	227d8 <ftello64@plt+0x11198>
   22a5c:	bl	114a8 <__ctype_b_loc@plt>
   22a60:	ldr	r1, [r0]
   22a64:	lsl	r3, r7, #1
   22a68:	ldrb	r2, [r6, #6]
   22a6c:	ldrh	r3, [r1, r3]
   22a70:	ubfx	r3, r3, #3, #1
   22a74:	cmp	r7, #95	; 0x5f
   22a78:	orreq	r3, r3, #1
   22a7c:	bfi	r2, r3, #6, #1
   22a80:	strb	r2, [r6, #6]
   22a84:	b	228a8 <ftello64@plt+0x11268>
   22a88:	mov	r3, #5
   22a8c:	mov	r0, #1
   22a90:	strb	r3, [r6, #4]
   22a94:	b	227d8 <ftello64@plt+0x11198>
   22a98:	movw	r3, #1026	; 0x402
   22a9c:	tst	r8, r3
   22aa0:	bne	22a34 <ftello64@plt+0x113f4>
   22aa4:	mov	r3, #19
   22aa8:	mov	r0, #1
   22aac:	strb	r3, [r6, #4]
   22ab0:	b	227d8 <ftello64@plt+0x11198>
   22ab4:	mov	r3, #20
   22ab8:	mov	r0, #1
   22abc:	strb	r3, [r6, #4]
   22ac0:	b	227d8 <ftello64@plt+0x11198>
   22ac4:	mov	r3, #8
   22ac8:	movt	r3, #128	; 0x80
   22acc:	tst	r8, r3
   22ad0:	moveq	r3, #1
   22ad4:	movne	r3, #0
   22ad8:	cmp	r7, #0
   22adc:	moveq	r3, #0
   22ae0:	cmp	r3, #0
   22ae4:	bne	22a14 <ftello64@plt+0x113d4>
   22ae8:	mov	r3, #12
   22aec:	mov	r2, #16
   22af0:	mov	r0, #1
   22af4:	str	r2, [r6]
   22af8:	strb	r3, [r6, #4]
   22afc:	b	227d8 <ftello64@plt+0x11198>
   22b00:	mov	r3, #11
   22b04:	mov	r0, #1
   22b08:	strb	r3, [r6, #4]
   22b0c:	b	227d8 <ftello64@plt+0x11198>
   22b10:	tst	r8, #8192	; 0x2000
   22b14:	beq	22a34 <ftello64@plt+0x113f4>
   22b18:	mov	r3, #8
   22b1c:	mov	r0, #1
   22b20:	strb	r3, [r6, #4]
   22b24:	b	227d8 <ftello64@plt+0x11198>
   22b28:	tst	r8, #8192	; 0x2000
   22b2c:	beq	22a34 <ftello64@plt+0x113f4>
   22b30:	mov	r3, #9
   22b34:	mov	r0, #1
   22b38:	strb	r3, [r6, #4]
   22b3c:	b	227d8 <ftello64@plt+0x11198>
   22b40:	movw	r3, #1026	; 0x402
   22b44:	tst	r8, r3
   22b48:	bne	22a34 <ftello64@plt+0x113f4>
   22b4c:	mov	r3, #18
   22b50:	mov	r0, #1
   22b54:	strb	r3, [r6, #4]
   22b58:	b	227d8 <ftello64@plt+0x11198>
   22b5c:	and	r2, r8, #4608	; 0x1200
   22b60:	cmp	r2, #4608	; 0x1200
   22b64:	moveq	r3, #23
   22b68:	moveq	r0, #1
   22b6c:	strbeq	r3, [r6, #4]
   22b70:	bne	22a34 <ftello64@plt+0x113f4>
   22b74:	b	227d8 <ftello64@plt+0x11198>
   22b78:	and	r2, r8, #33792	; 0x8400
   22b7c:	cmp	r2, #32768	; 0x8000
   22b80:	bne	22a34 <ftello64@plt+0x113f4>
   22b84:	mov	r3, #10
   22b88:	mov	r0, #1
   22b8c:	strb	r3, [r6, #4]
   22b90:	b	227d8 <ftello64@plt+0x11198>
   22b94:	tst	r8, #2048	; 0x800
   22b98:	beq	22a34 <ftello64@plt+0x113f4>
   22b9c:	b	22b84 <ftello64@plt+0x11544>
   22ba0:	and	r2, r8, #4608	; 0x1200
   22ba4:	cmp	r2, #4608	; 0x1200
   22ba8:	moveq	r3, #24
   22bac:	moveq	r0, #1
   22bb0:	strbeq	r3, [r6, #4]
   22bb4:	bne	22a34 <ftello64@plt+0x113f4>
   22bb8:	b	227d8 <ftello64@plt+0x11198>
   22bbc:	and	r2, r8, #4608	; 0x1200
   22bc0:	cmp	r2, #512	; 0x200
   22bc4:	moveq	r3, #24
   22bc8:	moveq	r0, #2
   22bcc:	strbeq	r3, [r6, #4]
   22bd0:	beq	227d8 <ftello64@plt+0x11198>
   22bd4:	mov	r0, #2
   22bd8:	b	227d8 <ftello64@plt+0x11198>
   22bdc:	tst	r8, #33792	; 0x8400
   22be0:	bne	22bd4 <ftello64@plt+0x11594>
   22be4:	mov	r3, #10
   22be8:	mov	r0, #2
   22bec:	strb	r3, [r6, #4]
   22bf0:	b	227d8 <ftello64@plt+0x11198>
   22bf4:	and	r2, r8, #4608	; 0x1200
   22bf8:	cmp	r2, #512	; 0x200
   22bfc:	moveq	r3, #23
   22c00:	moveq	r0, #2
   22c04:	strbeq	r3, [r6, #4]
   22c08:	bne	22bd4 <ftello64@plt+0x11594>
   22c0c:	b	227d8 <ftello64@plt+0x11198>
   22c10:	tst	r8, #524288	; 0x80000
   22c14:	bne	22bd4 <ftello64@plt+0x11594>
   22c18:	mov	r3, #32
   22c1c:	mov	r0, #2
   22c20:	strb	r3, [r6, #4]
   22c24:	b	227d8 <ftello64@plt+0x11198>
   22c28:	tst	r8, #524288	; 0x80000
   22c2c:	bne	22bd4 <ftello64@plt+0x11594>
   22c30:	mov	r3, #34	; 0x22
   22c34:	mov	r0, #2
   22c38:	strb	r3, [r6, #4]
   22c3c:	b	227d8 <ftello64@plt+0x11198>
   22c40:	tst	r8, #524288	; 0x80000
   22c44:	bne	22bd4 <ftello64@plt+0x11594>
   22c48:	mov	r3, #12
   22c4c:	mov	r2, #256	; 0x100
   22c50:	mov	r0, #2
   22c54:	str	r2, [r6]
   22c58:	strb	r3, [r6, #4]
   22c5c:	b	227d8 <ftello64@plt+0x11198>
   22c60:	tst	r8, #524288	; 0x80000
   22c64:	bne	22bd4 <ftello64@plt+0x11594>
   22c68:	mov	r3, #12
   22c6c:	mov	r2, #64	; 0x40
   22c70:	mov	r0, #2
   22c74:	str	r2, [r6]
   22c78:	strb	r3, [r6, #4]
   22c7c:	b	227d8 <ftello64@plt+0x11198>
   22c80:	tst	r8, #524288	; 0x80000
   22c84:	bne	22bd4 <ftello64@plt+0x11594>
   22c88:	mov	r3, #33	; 0x21
   22c8c:	mov	r0, #2
   22c90:	strb	r3, [r6, #4]
   22c94:	b	227d8 <ftello64@plt+0x11198>
   22c98:	tst	r8, #524288	; 0x80000
   22c9c:	bne	22bd4 <ftello64@plt+0x11594>
   22ca0:	mov	r3, #35	; 0x23
   22ca4:	mov	r0, #2
   22ca8:	strb	r3, [r6, #4]
   22cac:	b	227d8 <ftello64@plt+0x11198>
   22cb0:	tst	r8, #524288	; 0x80000
   22cb4:	bne	22bd4 <ftello64@plt+0x11594>
   22cb8:	mov	r3, #12
   22cbc:	mov	r2, #512	; 0x200
   22cc0:	mov	r0, #2
   22cc4:	str	r2, [r6]
   22cc8:	strb	r3, [r6, #4]
   22ccc:	b	227d8 <ftello64@plt+0x11198>
   22cd0:	movw	r2, #1026	; 0x402
   22cd4:	and	r2, r2, r8
   22cd8:	cmp	r2, #2
   22cdc:	moveq	r3, #19
   22ce0:	moveq	r0, r2
   22ce4:	strbeq	r3, [r6, #4]
   22ce8:	bne	22bd4 <ftello64@plt+0x11594>
   22cec:	b	227d8 <ftello64@plt+0x11198>
   22cf0:	tst	r8, #524288	; 0x80000
   22cf4:	bne	22bd4 <ftello64@plt+0x11594>
   22cf8:	mov	r3, #12
   22cfc:	mov	r2, #9
   22d00:	mov	r0, #2
   22d04:	str	r2, [r6]
   22d08:	strb	r3, [r6, #4]
   22d0c:	b	227d8 <ftello64@plt+0x11198>
   22d10:	tst	r8, #524288	; 0x80000
   22d14:	bne	22bd4 <ftello64@plt+0x11594>
   22d18:	mov	r3, #12
   22d1c:	mov	r2, #6
   22d20:	mov	r0, #2
   22d24:	str	r2, [r6]
   22d28:	strb	r3, [r6, #4]
   22d2c:	b	227d8 <ftello64@plt+0x11198>
   22d30:	tst	r8, #16384	; 0x4000
   22d34:	bne	22bd4 <ftello64@plt+0x11594>
   22d38:	sub	r7, r7, #49	; 0x31
   22d3c:	mov	r3, #4
   22d40:	mov	r0, #2
   22d44:	str	r7, [r6]
   22d48:	strb	r3, [r6, #4]
   22d4c:	b	227d8 <ftello64@plt+0x11198>
   22d50:	movw	r2, #1026	; 0x402
   22d54:	and	r2, r2, r8
   22d58:	cmp	r2, #2
   22d5c:	moveq	r3, #18
   22d60:	moveq	r0, r2
   22d64:	strbeq	r3, [r6, #4]
   22d68:	bne	22bd4 <ftello64@plt+0x11594>
   22d6c:	b	227d8 <ftello64@plt+0x11198>
   22d70:	tst	r8, #8192	; 0x2000
   22d74:	bne	22bd4 <ftello64@plt+0x11594>
   22d78:	mov	r3, #9
   22d7c:	mov	r0, #2
   22d80:	strb	r3, [r6, #4]
   22d84:	b	227d8 <ftello64@plt+0x11198>
   22d88:	tst	r8, #524288	; 0x80000
   22d8c:	bne	22bd4 <ftello64@plt+0x11594>
   22d90:	mov	r3, #12
   22d94:	mov	r2, #128	; 0x80
   22d98:	mov	r0, #2
   22d9c:	str	r2, [r6]
   22da0:	strb	r3, [r6, #4]
   22da4:	b	227d8 <ftello64@plt+0x11198>
   22da8:	tst	r8, #8192	; 0x2000
   22dac:	bne	22bd4 <ftello64@plt+0x11594>
   22db0:	mov	r3, #8
   22db4:	mov	r0, #2
   22db8:	strb	r3, [r6, #4]
   22dbc:	b	227d8 <ftello64@plt+0x11198>
   22dc0:	cmp	r2, #1
   22dc4:	ble	22df8 <ftello64@plt+0x117b8>
   22dc8:	ldr	r1, [r5, #8]
   22dcc:	ldr	r0, [r1, r3, lsl #2]
   22dd0:	add	r1, r1, r3, lsl #2
   22dd4:	cmn	r0, #1
   22dd8:	beq	22e34 <ftello64@plt+0x117f4>
   22ddc:	ldr	r0, [r5, #28]
   22de0:	add	r7, r7, #2
   22de4:	cmp	r0, r7
   22de8:	beq	22df8 <ftello64@plt+0x117b8>
   22dec:	ldr	r0, [r1, #4]
   22df0:	cmn	r0, #1
   22df4:	beq	22e34 <ftello64@plt+0x117f4>
   22df8:	ldrb	r0, [r5, #76]	; 0x4c
   22dfc:	ldr	r1, [r5]
   22e00:	ldr	ip, [r5, #24]
   22e04:	cmp	r0, #0
   22e08:	beq	22e28 <ftello64@plt+0x117e8>
   22e0c:	ldr	r0, [r5, #12]
   22e10:	add	r1, r1, ip
   22e14:	ldr	r0, [r0, r3, lsl #2]
   22e18:	ldrb	r7, [r1, r0]
   22e1c:	tst	r7, #128	; 0x80
   22e20:	beq	22860 <ftello64@plt+0x11220>
   22e24:	b	2285c <ftello64@plt+0x1121c>
   22e28:	add	r1, r1, r3
   22e2c:	ldrb	r7, [r1, ip]
   22e30:	b	22860 <ftello64@plt+0x11220>
   22e34:	ldrb	r7, [sl, r3]
   22e38:	mov	r3, #1
   22e3c:	strb	r7, [r6]
   22e40:	strb	r3, [r6, #4]
   22e44:	b	2287c <ftello64@plt+0x1123c>
   22e48:	strd	r4, [sp, #-24]!	; 0xffffffe8
   22e4c:	mov	r5, r0
   22e50:	mov	r4, r1
   22e54:	strd	r6, [sp, #8]
   22e58:	mov	r7, r2
   22e5c:	mvn	r6, #0
   22e60:	str	r8, [sp, #16]
   22e64:	movw	r8, #32816	; 0x8030
   22e68:	str	lr, [sp, #20]
   22e6c:	mov	r2, r7
   22e70:	mov	r1, r5
   22e74:	mov	r0, r4
   22e78:	bl	224dc <ftello64@plt+0x10e9c>
   22e7c:	ldr	r3, [r5, #40]	; 0x28
   22e80:	ldrb	r2, [r4, #4]
   22e84:	ldrb	r1, [r4]
   22e88:	add	r0, r3, r0
   22e8c:	cmp	r2, #2
   22e90:	str	r0, [r5, #40]	; 0x28
   22e94:	beq	22efc <ftello64@plt+0x118bc>
   22e98:	cmp	r1, #44	; 0x2c
   22e9c:	cmpne	r2, #24
   22ea0:	beq	22f00 <ftello64@plt+0x118c0>
   22ea4:	cmp	r2, #1
   22ea8:	beq	22eb4 <ftello64@plt+0x11874>
   22eac:	mvn	r6, #1
   22eb0:	b	22e6c <ftello64@plt+0x1182c>
   22eb4:	sub	r2, r1, #48	; 0x30
   22eb8:	uxtb	r0, r2
   22ebc:	cmp	r0, #9
   22ec0:	movhi	r3, #0
   22ec4:	movls	r3, #1
   22ec8:	cmn	r6, #2
   22ecc:	moveq	r3, #0
   22ed0:	cmp	r3, #0
   22ed4:	beq	22eac <ftello64@plt+0x1186c>
   22ed8:	cmn	r6, #1
   22edc:	add	r3, r6, r6, lsl #2
   22ee0:	moveq	r6, r2
   22ee4:	beq	22e6c <ftello64@plt+0x1182c>
   22ee8:	add	r6, r1, r3, lsl #1
   22eec:	cmp	r6, r8
   22ef0:	movge	r6, r8
   22ef4:	sub	r6, r6, #48	; 0x30
   22ef8:	b	22e6c <ftello64@plt+0x1182c>
   22efc:	mvn	r6, #1
   22f00:	mov	r0, r6
   22f04:	ldrd	r4, [sp]
   22f08:	ldrd	r6, [sp, #8]
   22f0c:	ldr	r8, [sp, #16]
   22f10:	add	sp, sp, #20
   22f14:	pop	{pc}		; (ldr pc, [sp], #4)
   22f18:	strd	r4, [sp, #-36]!	; 0xffffffdc
   22f1c:	mov	r4, r1
   22f20:	ldr	r5, [r1, #40]	; 0x28
   22f24:	strd	r6, [sp, #8]
   22f28:	mov	r6, r0
   22f2c:	strd	r8, [sp, #16]
   22f30:	mov	r8, r2
   22f34:	mov	r9, r3
   22f38:	ldr	r2, [r1, #80]	; 0x50
   22f3c:	strd	sl, [sp, #24]
   22f40:	str	lr, [sp, #32]
   22f44:	sub	sp, sp, #12
   22f48:	ldrb	r7, [sp, #52]	; 0x34
   22f4c:	cmp	r2, #1
   22f50:	beq	22f68 <ftello64@plt+0x11928>
   22f54:	mov	r1, r5
   22f58:	mov	r0, r4
   22f5c:	bl	1a20c <ftello64@plt+0x8bcc>
   22f60:	cmp	r0, #1
   22f64:	bgt	22fc8 <ftello64@plt+0x11988>
   22f68:	ldrb	r2, [r8, #4]
   22f6c:	add	r5, r5, r9
   22f70:	str	r5, [r4, #40]	; 0x28
   22f74:	and	r3, r2, #251	; 0xfb
   22f78:	cmp	r2, #28
   22f7c:	cmpne	r3, #26
   22f80:	beq	22fe8 <ftello64@plt+0x119a8>
   22f84:	cmp	r2, #22
   22f88:	moveq	r2, r7
   22f8c:	orrne	r2, r7, #1
   22f90:	cmp	r2, #0
   22f94:	beq	23130 <ftello64@plt+0x11af0>
   22f98:	ldrb	r2, [r8]
   22f9c:	mov	r3, #0
   22fa0:	mov	r0, r3
   22fa4:	str	r3, [r6]
   22fa8:	strb	r2, [r6, #4]
   22fac:	add	sp, sp, #12
   22fb0:	ldrd	r4, [sp]
   22fb4:	ldrd	r6, [sp, #8]
   22fb8:	ldrd	r8, [sp, #16]
   22fbc:	ldrd	sl, [sp, #24]
   22fc0:	add	sp, sp, #32
   22fc4:	pop	{pc}		; (ldr pc, [sp], #4)
   22fc8:	ldr	r2, [r4, #8]
   22fcc:	add	r3, r5, r0
   22fd0:	mov	r1, #1
   22fd4:	mov	r0, #0
   22fd8:	ldr	r2, [r2, r5, lsl #2]
   22fdc:	stm	r6, {r1, r2}
   22fe0:	str	r3, [r4, #40]	; 0x28
   22fe4:	b	22fac <ftello64@plt+0x1196c>
   22fe8:	ldr	sl, [r4, #56]	; 0x38
   22fec:	cmp	r5, sl
   22ff0:	bge	23090 <ftello64@plt+0x11a50>
   22ff4:	ldrb	fp, [r8]
   22ff8:	mov	r9, #0
   22ffc:	b	23020 <ftello64@plt+0x119e0>
   23000:	ldr	r3, [r6, #4]
   23004:	strb	r7, [r3, r9]
   23008:	add	r9, r9, #1
   2300c:	cmp	r9, #32
   23010:	beq	23090 <ftello64@plt+0x11a50>
   23014:	ldrb	r2, [r8, #4]
   23018:	ldr	r5, [r4, #40]	; 0x28
   2301c:	ldr	sl, [r4, #56]	; 0x38
   23020:	cmp	r2, #30
   23024:	beq	23098 <ftello64@plt+0x11a58>
   23028:	ldr	r2, [r4, #4]
   2302c:	add	r3, r5, #1
   23030:	str	r3, [r4, #40]	; 0x28
   23034:	ldrb	r7, [r2, r5]
   23038:	cmp	sl, r3
   2303c:	ble	23090 <ftello64@plt+0x11a50>
   23040:	cmp	fp, r7
   23044:	bne	23000 <ftello64@plt+0x119c0>
   23048:	ldr	r2, [r4, #4]
   2304c:	ldrb	r2, [r2, r3]
   23050:	cmp	r2, #93	; 0x5d
   23054:	bne	23000 <ftello64@plt+0x119c0>
   23058:	ldr	r2, [r6, #4]
   2305c:	add	r3, r3, #1
   23060:	mov	r0, #0
   23064:	str	r3, [r4, #40]	; 0x28
   23068:	strb	r0, [r2, r9]
   2306c:	ldrb	r3, [r8, #4]
   23070:	cmp	r3, #28
   23074:	beq	23160 <ftello64@plt+0x11b20>
   23078:	cmp	r3, #30
   2307c:	beq	23154 <ftello64@plt+0x11b14>
   23080:	cmp	r3, #26
   23084:	moveq	r3, #3
   23088:	streq	r3, [r6]
   2308c:	b	22fac <ftello64@plt+0x1196c>
   23090:	mov	r0, #7
   23094:	b	22fac <ftello64@plt+0x1196c>
   23098:	ldrb	r3, [r4, #75]	; 0x4b
   2309c:	cmp	r3, #0
   230a0:	beq	23028 <ftello64@plt+0x119e8>
   230a4:	ldrb	r3, [r4, #76]	; 0x4c
   230a8:	cmp	r3, #0
   230ac:	beq	23114 <ftello64@plt+0x11ad4>
   230b0:	ldr	r3, [r4, #28]
   230b4:	lsl	r2, r5, #2
   230b8:	cmp	r5, r3
   230bc:	beq	230d0 <ftello64@plt+0x11a90>
   230c0:	ldr	r3, [r4, #8]
   230c4:	ldr	r3, [r3, r5, lsl #2]
   230c8:	cmn	r3, #1
   230cc:	beq	23028 <ftello64@plt+0x119e8>
   230d0:	ldr	r3, [r4]
   230d4:	ldr	r1, [r4, #12]
   230d8:	ldr	r1, [r1, r2]
   230dc:	ldr	r2, [r4, #24]
   230e0:	add	r3, r3, r1
   230e4:	ldrb	r7, [r3, r2]
   230e8:	tst	r7, #128	; 0x80
   230ec:	bne	23028 <ftello64@plt+0x119e8>
   230f0:	ldr	r0, [r4, #80]	; 0x50
   230f4:	cmp	r0, #1
   230f8:	beq	23108 <ftello64@plt+0x11ac8>
   230fc:	mov	r1, r5
   23100:	mov	r0, r4
   23104:	bl	1a20c <ftello64@plt+0x8bcc>
   23108:	add	r3, r5, r0
   2310c:	str	r3, [r4, #40]	; 0x28
   23110:	b	23038 <ftello64@plt+0x119f8>
   23114:	ldr	r2, [r4]
   23118:	add	r3, r5, #1
   2311c:	ldr	r1, [r4, #24]
   23120:	str	r3, [r4, #40]	; 0x28
   23124:	add	r5, r2, r5
   23128:	ldrb	r7, [r5, r1]
   2312c:	b	23038 <ftello64@plt+0x119f8>
   23130:	mov	r1, r4
   23134:	mov	r0, sp
   23138:	ldr	r2, [sp, #48]	; 0x30
   2313c:	bl	18660 <ftello64@plt+0x7020>
   23140:	ldrb	r3, [sp, #4]
   23144:	cmp	r3, #21
   23148:	movne	r0, #11
   2314c:	beq	22f98 <ftello64@plt+0x11958>
   23150:	b	22fac <ftello64@plt+0x1196c>
   23154:	mov	r3, #4
   23158:	str	r3, [r6]
   2315c:	b	22fac <ftello64@plt+0x1196c>
   23160:	mov	r3, #2
   23164:	str	r3, [r6]
   23168:	b	22fac <ftello64@plt+0x1196c>
   2316c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   23170:	mov	r5, r1
   23174:	strd	r6, [sp, #8]
   23178:	strd	r8, [sp, #16]
   2317c:	strd	sl, [sp, #24]
   23180:	mov	fp, r2
   23184:	mov	sl, r0
   23188:	str	lr, [sp, #32]
   2318c:	sub	sp, sp, #164	; 0xa4
   23190:	ldrb	r2, [r2, #4]
   23194:	str	r3, [sp, #20]
   23198:	ldr	r3, [r1]
   2319c:	str	r3, [sp, #32]
   231a0:	sub	r3, r2, #1
   231a4:	cmp	r3, #35	; 0x23
   231a8:	ldrls	pc, [pc, r3, lsl #2]
   231ac:	b	23cfc <ftello64@plt+0x126bc>
   231b0:	andeq	r3, r2, r4, ror fp
   231b4:	andeq	r3, r2, r0, lsr #11
   231b8:	strdeq	r3, [r2], -ip
   231bc:	andeq	r3, r2, r4, lsl sp
   231c0:	andeq	r3, r2, r0, lsl #27
   231c4:	strdeq	r3, [r2], -ip
   231c8:	strdeq	r3, [r2], -ip
   231cc:	strdeq	r3, [r2], -ip
   231d0:	andeq	r3, r2, r4, asr #27
   231d4:	andeq	r3, r2, r0, lsr #11
   231d8:	andeq	r3, r2, ip, asr #4
   231dc:	andeq	r3, r2, r0, lsl #18
   231e0:	strdeq	r3, [r2], -ip
   231e4:	strdeq	r3, [r2], -ip
   231e8:	strdeq	r3, [r2], -ip
   231ec:	strdeq	r3, [r2], -ip
   231f0:	strdeq	r3, [r2], -ip
   231f4:	andeq	r3, r2, ip, asr #4
   231f8:	andeq	r3, r2, ip, asr #4
   231fc:	andeq	r3, r2, ip, asr #20
   23200:	strdeq	r3, [r2], -ip
   23204:	strdeq	r3, [r2], -ip
   23208:	andeq	r3, r2, r0, asr #4
   2320c:	andeq	r3, r2, r8, ror #4
   23210:	strdeq	r3, [r2], -ip
   23214:	strdeq	r3, [r2], -ip
   23218:	strdeq	r3, [r2], -ip
   2321c:	strdeq	r3, [r2], -ip
   23220:	strdeq	r3, [r2], -ip
   23224:	strdeq	r3, [r2], -ip
   23228:	strdeq	r3, [r2], -ip
   2322c:	andeq	r3, r2, r0, lsl #25
   23230:	andeq	r3, r2, r0, lsl #25
   23234:	ldrdeq	r3, [r2], -ip
   23238:	ldrdeq	r3, [r2], -ip
   2323c:	strdeq	r3, [r2], -ip
   23240:	ldr	r3, [sp, #20]
   23244:	tst	r3, #16777216	; 0x1000000
   23248:	bne	234c8 <ftello64@plt+0x11e88>
   2324c:	ldr	r3, [sp, #20]
   23250:	tst	r3, #32
   23254:	bne	234c8 <ftello64@plt+0x11e88>
   23258:	tst	r3, #16
   2325c:	bne	23fdc <ftello64@plt+0x1299c>
   23260:	cmp	r2, #9
   23264:	beq	23dc4 <ftello64@plt+0x12784>
   23268:	ldr	ip, [sp, #32]
   2326c:	mov	r0, #1
   23270:	mov	r3, #0
   23274:	mov	r2, r3
   23278:	str	fp, [sp]
   2327c:	strb	r0, [fp, #4]
   23280:	add	r1, ip, #64	; 0x40
   23284:	add	r0, ip, #56	; 0x38
   23288:	bl	1a9d4 <ftello64@plt+0x9394>
   2328c:	subs	r3, r0, #0
   23290:	str	r3, [sp, #24]
   23294:	beq	23c68 <ftello64@plt+0x12628>
   23298:	mov	r1, sl
   2329c:	mov	r0, fp
   232a0:	ldr	r2, [sp, #20]
   232a4:	bl	224dc <ftello64@plt+0x10e9c>
   232a8:	ldr	r3, [sl, #40]	; 0x28
   232ac:	ldrb	r5, [fp, #4]
   232b0:	add	r0, r3, r0
   232b4:	str	r0, [sl, #40]	; 0x28
   232b8:	cmp	r5, #23
   232bc:	cmpne	r5, #11
   232c0:	sub	r2, r5, #18
   232c4:	moveq	r3, #1
   232c8:	movne	r3, #0
   232cc:	cmp	r2, #1
   232d0:	orrls	r3, r3, #1
   232d4:	sub	r4, r5, #18
   232d8:	clz	r4, r4
   232dc:	cmp	r3, #0
   232e0:	lsr	r4, r4, #5
   232e4:	beq	234dc <ftello64@plt+0x11e9c>
   232e8:	ldrd	r2, [fp]
   232ec:	cmp	r5, #23
   232f0:	add	r7, sp, #96	; 0x60
   232f4:	ldr	r6, [sl, #40]	; 0x28
   232f8:	strd	r2, [sp, #96]	; 0x60
   232fc:	beq	236f0 <ftello64@plt+0x120b0>
   23300:	cmp	r5, #19
   23304:	beq	23670 <ftello64@plt+0x12030>
   23308:	mov	r1, sl
   2330c:	mov	r0, fp
   23310:	ldr	r2, [sp, #20]
   23314:	bl	224dc <ftello64@plt+0x10e9c>
   23318:	ldr	r3, [sl, #40]	; 0x28
   2331c:	ldr	r2, [sp, #24]
   23320:	add	r0, r3, r0
   23324:	cmp	r2, #0
   23328:	str	r0, [sl, #40]	; 0x28
   2332c:	beq	23768 <ftello64@plt+0x12128>
   23330:	cmp	r5, #18
   23334:	beq	238c0 <ftello64@plt+0x12280>
   23338:	ldr	r6, [sp, #24]
   2333c:	ldrb	r3, [r6, #24]
   23340:	cmp	r3, #17
   23344:	beq	236bc <ftello64@plt+0x1207c>
   23348:	mov	r4, #0
   2334c:	mvn	r9, #0
   23350:	str	r4, [sp, #36]	; 0x24
   23354:	mov	r3, #11
   23358:	ldr	r2, [sp, #32]
   2335c:	mov	r0, #0
   23360:	mov	r1, #0
   23364:	add	r5, sp, #128	; 0x80
   23368:	str	r5, [sp]
   2336c:	strd	r0, [sp, #128]	; 0x80
   23370:	add	r7, r2, #56	; 0x38
   23374:	add	r8, r2, #64	; 0x40
   23378:	strb	r3, [sp, #132]	; 0x84
   2337c:	mov	r2, r6
   23380:	mov	r0, r7
   23384:	mov	r1, r8
   23388:	mov	r3, #0
   2338c:	bl	1a9d4 <ftello64@plt+0x9394>
   23390:	subs	r2, r0, #0
   23394:	beq	23644 <ftello64@plt+0x12004>
   23398:	add	r4, r4, #2
   2339c:	cmp	r4, r9
   233a0:	bgt	23440 <ftello64@plt+0x11e00>
   233a4:	strd	sl, [sp, #40]	; 0x28
   233a8:	mov	sl, r2
   233ac:	mov	r0, r6
   233b0:	ldr	r1, [sp, #32]
   233b4:	mov	fp, #0
   233b8:	bl	1aaa4 <ftello64@plt+0x9464>
   233bc:	mov	r2, sl
   233c0:	mov	sl, #0
   233c4:	str	r5, [sp]
   233c8:	mov	ip, #16
   233cc:	mov	r3, r0
   233d0:	mov	r6, r0
   233d4:	mov	r1, r8
   233d8:	strd	sl, [r5]
   233dc:	mov	r0, r7
   233e0:	strb	ip, [sp, #132]	; 0x84
   233e4:	add	r4, r4, #1
   233e8:	bl	1a9d4 <ftello64@plt+0x9394>
   233ec:	clz	r3, r0
   233f0:	cmp	r6, #0
   233f4:	lsr	r3, r3, #5
   233f8:	moveq	ip, #1
   233fc:	mov	r2, r0
   23400:	mov	r1, r8
   23404:	mov	r0, r7
   23408:	movne	ip, r3
   2340c:	subs	r3, ip, #0
   23410:	bne	23644 <ftello64@plt+0x12004>
   23414:	mov	ip, #10
   23418:	str	r5, [sp]
   2341c:	strd	sl, [r5]
   23420:	strb	ip, [sp, #132]	; 0x84
   23424:	bl	1a9d4 <ftello64@plt+0x9394>
   23428:	subs	sl, r0, #0
   2342c:	beq	23644 <ftello64@plt+0x12004>
   23430:	cmp	r4, r9
   23434:	ble	233ac <ftello64@plt+0x11d6c>
   23438:	mov	r2, sl
   2343c:	ldrd	sl, [sp, #40]	; 0x28
   23440:	ldr	r1, [sp, #36]	; 0x24
   23444:	cmp	r1, #0
   23448:	beq	238b8 <ftello64@plt+0x12278>
   2344c:	mov	r3, r2
   23450:	mov	r9, #0
   23454:	str	r5, [sp]
   23458:	mov	r2, r1
   2345c:	mov	r1, r8
   23460:	mov	r8, #0
   23464:	mov	ip, #16
   23468:	mov	r0, r7
   2346c:	strd	r8, [r5]
   23470:	strb	ip, [sp, #132]	; 0x84
   23474:	bl	1a9d4 <ftello64@plt+0x9394>
   23478:	ldr	r3, [sp, #204]	; 0xcc
   2347c:	ldr	r3, [r3]
   23480:	cmp	r3, #0
   23484:	bne	2375c <ftello64@plt+0x1211c>
   23488:	str	r0, [sp, #24]
   2348c:	ldr	r3, [sp, #20]
   23490:	ldrb	r5, [fp, #4]
   23494:	tst	r3, #16777216	; 0x1000000
   23498:	beq	232b8 <ftello64@plt+0x11c78>
   2349c:	cmp	r5, #11
   234a0:	cmpne	r5, #23
   234a4:	bne	232b8 <ftello64@plt+0x11c78>
   234a8:	ldr	r3, [sp, #24]
   234ac:	cmp	r3, #0
   234b0:	beq	234c8 <ftello64@plt+0x11e88>
   234b4:	movw	r1, #38576	; 0x96b0
   234b8:	movt	r1, #1
   234bc:	mov	r0, r3
   234c0:	mov	r2, #0
   234c4:	bl	185cc <ftello64@plt+0x6f8c>
   234c8:	mov	r2, #0
   234cc:	mov	r3, #13
   234d0:	str	r2, [sp, #24]
   234d4:	ldr	r2, [sp, #204]	; 0xcc
   234d8:	str	r3, [r2]
   234dc:	ldr	r0, [sp, #24]
   234e0:	add	sp, sp, #164	; 0xa4
   234e4:	ldrd	r4, [sp]
   234e8:	ldrd	r6, [sp, #8]
   234ec:	ldrd	r8, [sp, #16]
   234f0:	ldrd	sl, [sp, #24]
   234f4:	add	sp, sp, #32
   234f8:	pop	{pc}		; (ldr pc, [sp], #4)
   234fc:	ldr	r4, [r5, #24]
   23500:	mov	r1, r0
   23504:	mov	r0, fp
   23508:	ldr	r6, [sp, #20]
   2350c:	add	r3, r4, #1
   23510:	orr	r2, r6, #8388608	; 0x800000
   23514:	str	r3, [r5, #24]
   23518:	bl	224dc <ftello64@plt+0x10e9c>
   2351c:	ldr	r3, [sl, #40]	; 0x28
   23520:	ldrb	r2, [fp, #4]
   23524:	add	r3, r3, r0
   23528:	cmp	r2, #9
   2352c:	str	r3, [sl, #40]	; 0x28
   23530:	moveq	r2, #0
   23534:	beq	23de4 <ftello64@plt+0x127a4>
   23538:	ldr	r3, [sp, #200]	; 0xc8
   2353c:	mov	r2, fp
   23540:	mov	r1, r5
   23544:	add	r0, r3, #1
   23548:	ldr	r3, [sp, #204]	; 0xcc
   2354c:	stm	sp, {r0, r3}
   23550:	mov	r3, r6
   23554:	mov	r0, sl
   23558:	bl	248b0 <ftello64@plt+0x13270>
   2355c:	ldr	r3, [sp, #204]	; 0xcc
   23560:	mov	r2, r0
   23564:	ldr	r3, [r3]
   23568:	cmp	r3, #0
   2356c:	bne	235a0 <ftello64@plt+0x11f60>
   23570:	ldrb	r1, [fp, #4]
   23574:	cmp	r1, #9
   23578:	beq	23de4 <ftello64@plt+0x127a4>
   2357c:	cmp	r0, #0
   23580:	beq	23594 <ftello64@plt+0x11f54>
   23584:	movw	r1, #38576	; 0x96b0
   23588:	movt	r1, #1
   2358c:	mov	r2, r3
   23590:	bl	185cc <ftello64@plt+0x6f8c>
   23594:	ldr	r2, [sp, #204]	; 0xcc
   23598:	mov	r3, #8
   2359c:	str	r3, [r2]
   235a0:	mov	r3, #0
   235a4:	str	r3, [sp, #24]
   235a8:	b	234dc <ftello64@plt+0x11e9c>
   235ac:	cmp	r4, #0
   235b0:	ble	246bc <ftello64@plt+0x1307c>
   235b4:	cmp	r4, #1
   235b8:	beq	24658 <ftello64@plt+0x13018>
   235bc:	ldr	r6, [sp, #24]
   235c0:	mov	r7, #2
   235c4:	add	r5, sp, #128	; 0x80
   235c8:	str	r9, [sp, #36]	; 0x24
   235cc:	ldr	r3, [sp, #32]
   235d0:	strd	sl, [sp, #40]	; 0x28
   235d4:	mov	r9, r6
   235d8:	add	r1, r3, #56	; 0x38
   235dc:	add	r3, r3, #64	; 0x40
   235e0:	mov	sl, r3
   235e4:	mov	fp, r1
   235e8:	b	235f4 <ftello64@plt+0x11fb4>
   235ec:	cmp	r7, r4
   235f0:	bgt	238a4 <ftello64@plt+0x12264>
   235f4:	mov	r0, r6
   235f8:	ldr	r1, [sp, #32]
   235fc:	mov	r8, #0
   23600:	bl	1aaa4 <ftello64@plt+0x9464>
   23604:	mov	r2, r9
   23608:	mov	r9, #0
   2360c:	str	r5, [sp]
   23610:	mov	ip, #16
   23614:	mov	r6, r0
   23618:	mov	r3, r0
   2361c:	mov	r1, sl
   23620:	strd	r8, [r5]
   23624:	mov	r0, fp
   23628:	strb	ip, [sp, #132]	; 0x84
   2362c:	add	r7, r7, #1
   23630:	bl	1a9d4 <ftello64@plt+0x9394>
   23634:	cmp	r0, #0
   23638:	cmpne	r6, #0
   2363c:	mov	r9, r0
   23640:	bne	235ec <ftello64@plt+0x11fac>
   23644:	ldr	r2, [sp, #204]	; 0xcc
   23648:	mov	r3, #12
   2364c:	str	r3, [r2]
   23650:	movw	r1, #38576	; 0x96b0
   23654:	movt	r1, #1
   23658:	ldr	r0, [sp, #24]
   2365c:	mov	r2, #0
   23660:	bl	185cc <ftello64@plt+0x6f8c>
   23664:	mov	r3, #0
   23668:	str	r3, [sp, #24]
   2366c:	b	234dc <ftello64@plt+0x11e9c>
   23670:	mov	r1, sl
   23674:	mov	r0, fp
   23678:	ldr	r2, [sp, #20]
   2367c:	bl	224dc <ftello64@plt+0x10e9c>
   23680:	ldr	r3, [sl, #40]	; 0x28
   23684:	ldr	r2, [sp, #24]
   23688:	add	r0, r3, r0
   2368c:	cmp	r2, #0
   23690:	str	r0, [sl, #40]	; 0x28
   23694:	beq	23768 <ftello64@plt+0x12128>
   23698:	ldr	r6, [sp, #24]
   2369c:	ldrb	r3, [r6, #24]
   236a0:	cmp	r3, #17
   236a4:	beq	246ec <ftello64@plt+0x130ac>
   236a8:	mov	r3, #0
   236ac:	mov	r9, #1
   236b0:	str	r3, [sp, #36]	; 0x24
   236b4:	mov	r3, #10
   236b8:	b	23358 <ftello64@plt+0x11d18>
   236bc:	ldr	r6, [sp, #24]
   236c0:	mov	r3, #0
   236c4:	mvn	r9, #0
   236c8:	mov	r4, r3
   236cc:	str	r3, [sp, #36]	; 0x24
   236d0:	movw	r1, #34828	; 0x880c
   236d4:	movt	r1, #1
   236d8:	ldr	r2, [r6, #20]
   236dc:	mov	r0, r6
   236e0:	bl	185cc <ftello64@plt+0x6f8c>
   236e4:	cmn	r9, #1
   236e8:	bne	236b4 <ftello64@plt+0x12074>
   236ec:	b	23354 <ftello64@plt+0x11d14>
   236f0:	mov	r1, fp
   236f4:	mov	r0, sl
   236f8:	ldr	r2, [sp, #20]
   236fc:	bl	22e48 <ftello64@plt+0x11808>
   23700:	cmn	r0, #1
   23704:	mov	r4, r0
   23708:	beq	23784 <ftello64@plt+0x12144>
   2370c:	cmn	r0, #2
   23710:	beq	23728 <ftello64@plt+0x120e8>
   23714:	ldrb	r3, [fp, #4]
   23718:	cmp	r3, #24
   2371c:	beq	23848 <ftello64@plt+0x12208>
   23720:	cmp	r3, #1
   23724:	beq	23870 <ftello64@plt+0x12230>
   23728:	ldr	r3, [sp, #20]
   2372c:	tst	r3, #2097152	; 0x200000
   23730:	beq	24264 <ftello64@plt+0x12c24>
   23734:	ldrd	r2, [r7]
   23738:	mov	r1, #1
   2373c:	str	r6, [sl, #40]	; 0x28
   23740:	ldr	r0, [sp, #24]
   23744:	strd	r2, [fp]
   23748:	ldr	r3, [sp, #204]	; 0xcc
   2374c:	strb	r1, [fp, #4]
   23750:	ldr	r3, [r3]
   23754:	cmp	r3, #0
   23758:	beq	23488 <ftello64@plt+0x11e48>
   2375c:	cmp	r0, #0
   23760:	bne	23488 <ftello64@plt+0x11e48>
   23764:	b	23894 <ftello64@plt+0x12254>
   23768:	ldr	r3, [sp, #204]	; 0xcc
   2376c:	ldr	r3, [r3]
   23770:	cmp	r3, #0
   23774:	bne	235a0 <ftello64@plt+0x11f60>
   23778:	mov	r3, #0
   2377c:	str	r3, [sp, #24]
   23780:	b	2348c <ftello64@plt+0x11e4c>
   23784:	ldrb	r3, [fp, #4]
   23788:	cmp	r3, #1
   2378c:	bne	23888 <ftello64@plt+0x12248>
   23790:	ldrb	r3, [fp]
   23794:	cmp	r3, #44	; 0x2c
   23798:	bne	23888 <ftello64@plt+0x12248>
   2379c:	mov	r4, #0
   237a0:	mov	r1, fp
   237a4:	mov	r0, sl
   237a8:	ldr	r2, [sp, #20]
   237ac:	bl	22e48 <ftello64@plt+0x11808>
   237b0:	cmn	r0, #2
   237b4:	mov	r9, r0
   237b8:	beq	23728 <ftello64@plt+0x120e8>
   237bc:	cmn	r0, #1
   237c0:	cmpne	r0, r4
   237c4:	blt	23888 <ftello64@plt+0x12248>
   237c8:	ldrb	r3, [fp, #4]
   237cc:	cmp	r3, #24
   237d0:	bne	23888 <ftello64@plt+0x12248>
   237d4:	cmn	r0, #1
   237d8:	bne	2384c <ftello64@plt+0x1220c>
   237dc:	cmp	r4, #32768	; 0x8000
   237e0:	movlt	r5, #0
   237e4:	movge	r5, #1
   237e8:	cmp	r5, #0
   237ec:	bne	23860 <ftello64@plt+0x12220>
   237f0:	mov	r1, sl
   237f4:	mov	r0, fp
   237f8:	ldr	r2, [sp, #20]
   237fc:	bl	224dc <ftello64@plt+0x10e9c>
   23800:	ldr	r3, [sl, #40]	; 0x28
   23804:	ldr	ip, [sp, #24]
   23808:	add	r0, r3, r0
   2380c:	cmp	ip, #0
   23810:	str	r0, [sl, #40]	; 0x28
   23814:	beq	23768 <ftello64@plt+0x12128>
   23818:	orrs	r3, r9, r4
   2381c:	bne	235ac <ftello64@plt+0x11f6c>
   23820:	mov	r2, r5
   23824:	movw	r1, #38576	; 0x96b0
   23828:	movt	r1, #1
   2382c:	mov	r0, ip
   23830:	bl	185cc <ftello64@plt+0x6f8c>
   23834:	ldr	r3, [sp, #204]	; 0xcc
   23838:	ldr	r3, [r3]
   2383c:	cmp	r3, #0
   23840:	beq	23778 <ftello64@plt+0x12138>
   23844:	b	23650 <ftello64@plt+0x12010>
   23848:	mov	r9, r0
   2384c:	cmp	r9, #32768	; 0x8000
   23850:	movlt	r5, #0
   23854:	movge	r5, #1
   23858:	cmp	r5, #0
   2385c:	beq	237f0 <ftello64@plt+0x121b0>
   23860:	ldr	r2, [sp, #204]	; 0xcc
   23864:	mov	r3, #15
   23868:	str	r3, [r2]
   2386c:	b	23894 <ftello64@plt+0x12254>
   23870:	ldrb	r3, [fp]
   23874:	cmp	r3, #44	; 0x2c
   23878:	beq	237a0 <ftello64@plt+0x12160>
   2387c:	ldr	r3, [sp, #20]
   23880:	tst	r3, #2097152	; 0x200000
   23884:	bne	23734 <ftello64@plt+0x120f4>
   23888:	ldr	r2, [sp, #204]	; 0xcc
   2388c:	mov	r3, #10
   23890:	str	r3, [r2]
   23894:	ldr	r3, [sp, #24]
   23898:	cmp	r3, #0
   2389c:	beq	235a0 <ftello64@plt+0x11f60>
   238a0:	b	23650 <ftello64@plt+0x12010>
   238a4:	add	r9, sp, #36	; 0x24
   238a8:	mov	r2, r0
   238ac:	ldm	r9, {r9, sl, fp}
   238b0:	cmp	r4, r9
   238b4:	bne	238d0 <ftello64@plt+0x12290>
   238b8:	str	r2, [sp, #24]
   238bc:	b	2348c <ftello64@plt+0x11e4c>
   238c0:	ldr	r2, [sp, #24]
   238c4:	mvn	r9, #0
   238c8:	mov	r4, #1
   238cc:	mov	r6, r2
   238d0:	mov	r0, r6
   238d4:	ldr	r1, [sp, #32]
   238d8:	str	r2, [sp, #36]	; 0x24
   238dc:	bl	1aaa4 <ftello64@plt+0x9464>
   238e0:	subs	r6, r0, #0
   238e4:	ldr	r2, [sp, #36]	; 0x24
   238e8:	beq	23644 <ftello64@plt+0x12004>
   238ec:	ldrb	r3, [r6, #24]
   238f0:	str	r2, [sp, #36]	; 0x24
   238f4:	cmp	r3, #17
   238f8:	bne	236e4 <ftello64@plt+0x120a4>
   238fc:	b	236d0 <ftello64@plt+0x12090>
   23900:	ldr	r4, [fp]
   23904:	movw	r3, #783	; 0x30f
   23908:	tst	r4, r3
   2390c:	beq	23970 <ftello64@plt+0x12330>
   23910:	ldr	r3, [sp, #32]
   23914:	ldrb	r3, [r3, #88]	; 0x58
   23918:	ands	r5, r3, #16
   2391c:	bne	23970 <ftello64@plt+0x12330>
   23920:	ldr	r0, [sp, #32]
   23924:	orr	r3, r3, #16
   23928:	ands	r2, r3, #8
   2392c:	mov	r1, r3
   23930:	strb	r3, [r0, #88]	; 0x58
   23934:	bne	245ec <ftello64@plt+0x12fac>
   23938:	mov	r3, #0
   2393c:	movt	r3, #1023	; 0x3ff
   23940:	tst	r1, #4
   23944:	mvn	r1, #2013265921	; 0x78000001
   23948:	strd	r2, [r0, #96]	; 0x60
   2394c:	mvn	r3, #-134217727	; 0xf8000001
   23950:	str	r1, [r0, #104]	; 0x68
   23954:	str	r3, [r0, #108]	; 0x6c
   23958:	beq	24538 <ftello64@plt+0x12ef8>
   2395c:	str	r2, [r0, #112]	; 0x70
   23960:	str	r2, [r0, #116]	; 0x74
   23964:	str	r2, [r0, #120]	; 0x78
   23968:	str	r2, [r0, #124]	; 0x7c
   2396c:	ldr	r4, [fp]
   23970:	sub	r3, r4, #256	; 0x100
   23974:	ldr	r2, [sp, #32]
   23978:	bics	r3, r3, #256	; 0x100
   2397c:	add	r5, r2, #56	; 0x38
   23980:	add	r6, r2, #64	; 0x40
   23984:	bne	23f48 <ftello64@plt+0x12908>
   23988:	cmp	r4, #256	; 0x100
   2398c:	beq	2403c <ftello64@plt+0x129fc>
   23990:	mov	r0, #5
   23994:	mov	r2, r3
   23998:	str	fp, [sp]
   2399c:	mov	r1, r6
   239a0:	str	r0, [fp]
   239a4:	mov	r0, r5
   239a8:	bl	1a9d4 <ftello64@plt+0x9394>
   239ac:	mov	r7, r0
   239b0:	mov	r3, #10
   239b4:	str	r3, [fp]
   239b8:	mov	r3, #0
   239bc:	mov	r1, r6
   239c0:	str	fp, [sp]
   239c4:	mov	r2, r3
   239c8:	mov	r0, r5
   239cc:	bl	1a9d4 <ftello64@plt+0x9394>
   239d0:	add	r3, sp, #128	; 0x80
   239d4:	mov	r4, r0
   239d8:	mov	ip, #10
   239dc:	mov	r8, #0
   239e0:	mov	r9, #0
   239e4:	mov	r1, r6
   239e8:	str	r3, [sp]
   239ec:	mov	r0, r5
   239f0:	mov	r3, r4
   239f4:	mov	r2, r7
   239f8:	clz	r4, r4
   239fc:	strd	r8, [sp, #128]	; 0x80
   23a00:	lsr	r4, r4, #5
   23a04:	strb	ip, [sp, #132]	; 0x84
   23a08:	bl	1a9d4 <ftello64@plt+0x9394>
   23a0c:	cmp	r7, #0
   23a10:	str	r0, [sp, #24]
   23a14:	moveq	r4, #1
   23a18:	cmp	r0, #0
   23a1c:	movne	r3, r4
   23a20:	moveq	r3, #1
   23a24:	cmp	r3, #0
   23a28:	bne	23c68 <ftello64@plt+0x12628>
   23a2c:	mov	r0, fp
   23a30:	mov	r1, sl
   23a34:	ldr	r2, [sp, #20]
   23a38:	bl	224dc <ftello64@plt+0x10e9c>
   23a3c:	ldr	r3, [sl, #40]	; 0x28
   23a40:	add	r3, r3, r0
   23a44:	str	r3, [sl, #40]	; 0x28
   23a48:	b	234dc <ftello64@plt+0x11e9c>
   23a4c:	mov	r5, #0
   23a50:	mov	r1, #1
   23a54:	mov	r0, #32
   23a58:	str	r5, [sp, #68]	; 0x44
   23a5c:	bl	280a4 <ftello64@plt+0x16a64>
   23a60:	mov	r8, r0
   23a64:	mov	r1, #1
   23a68:	mov	r0, #40	; 0x28
   23a6c:	bl	280a4 <ftello64@plt+0x16a64>
   23a70:	clz	r4, r0
   23a74:	cmp	r8, r5
   23a78:	lsr	r4, r4, #5
   23a7c:	moveq	r4, #1
   23a80:	mov	r9, r0
   23a84:	cmp	r4, r5
   23a88:	bne	24280 <ftello64@plt+0x12c40>
   23a8c:	mov	r1, sl
   23a90:	mov	r0, fp
   23a94:	ldr	r2, [sp, #20]
   23a98:	bl	18660 <ftello64@plt+0x7020>
   23a9c:	ldrb	r3, [fp, #4]
   23aa0:	mov	r5, r0
   23aa4:	cmp	r3, #2
   23aa8:	beq	24254 <ftello64@plt+0x12c14>
   23aac:	cmp	r3, #25
   23ab0:	strne	r4, [sp, #44]	; 0x2c
   23ab4:	beq	23f70 <ftello64@plt+0x12930>
   23ab8:	ldr	r7, [sp, #20]
   23abc:	cmp	r3, #21
   23ac0:	mov	r0, #1
   23ac4:	moveq	r3, #1
   23ac8:	strbeq	r3, [fp, #4]
   23acc:	mov	r3, #0
   23ad0:	ubfx	r2, r7, #16, #1
   23ad4:	str	r3, [sp, #24]
   23ad8:	str	r3, [sp, #40]	; 0x28
   23adc:	add	r3, sp, #96	; 0x60
   23ae0:	str	r3, [sp, #36]	; 0x24
   23ae4:	str	r2, [sp, #48]	; 0x30
   23ae8:	mov	ip, #3
   23aec:	mov	r3, r5
   23af0:	str	r7, [sp]
   23af4:	mov	r2, fp
   23af8:	mov	r1, sl
   23afc:	str	r0, [sp, #4]
   23b00:	str	ip, [sp, #72]	; 0x48
   23b04:	add	r0, sp, #72	; 0x48
   23b08:	ldr	ip, [sp, #36]	; 0x24
   23b0c:	str	ip, [sp, #76]	; 0x4c
   23b10:	bl	22f18 <ftello64@plt+0x118d8>
   23b14:	cmp	r0, #0
   23b18:	bne	24028 <ftello64@plt+0x129e8>
   23b1c:	mov	r2, r7
   23b20:	mov	r1, sl
   23b24:	mov	r0, fp
   23b28:	bl	18660 <ftello64@plt+0x7020>
   23b2c:	ldr	r3, [sp, #72]	; 0x48
   23b30:	mov	r5, r0
   23b34:	sub	r2, r3, #2
   23b38:	bics	r2, r2, #2
   23b3c:	beq	23b54 <ftello64@plt+0x12514>
   23b40:	ldrb	r2, [fp, #4]
   23b44:	cmp	r2, #2
   23b48:	beq	23fcc <ftello64@plt+0x1298c>
   23b4c:	cmp	r2, #22
   23b50:	beq	24068 <ftello64@plt+0x12a28>
   23b54:	cmp	r3, #4
   23b58:	ldrls	pc, [pc, r3, lsl #2]
   23b5c:	b	23ea0 <ftello64@plt+0x12860>
   23b60:	andeq	r3, r2, r0, lsl #29
   23b64:	andeq	r3, r2, r0, lsr #30
   23b68:	andeq	r3, r2, r0, lsl #30
   23b6c:	andeq	r3, r2, r8, asr #28
   23b70:	andeq	r3, r2, r0, lsr #29
   23b74:	ldr	r3, [sp, #32]
   23b78:	str	fp, [sp]
   23b7c:	add	r6, r3, #56	; 0x38
   23b80:	add	r5, r3, #64	; 0x40
   23b84:	mov	r3, #0
   23b88:	mov	r0, r6
   23b8c:	mov	r2, r3
   23b90:	mov	r1, r5
   23b94:	bl	1a9d4 <ftello64@plt+0x9394>
   23b98:	subs	r3, r0, #0
   23b9c:	str	r3, [sp, #24]
   23ba0:	beq	23c68 <ftello64@plt+0x12628>
   23ba4:	ldr	r3, [sp, #32]
   23ba8:	ldr	r3, [r3, #92]	; 0x5c
   23bac:	cmp	r3, #1
   23bb0:	ble	23298 <ftello64@plt+0x11c58>
   23bb4:	mov	r9, #0
   23bb8:	mov	r8, #0
   23bbc:	ldr	r4, [sp, #24]
   23bc0:	add	r7, sp, #128	; 0x80
   23bc4:	strd	r8, [sp, #24]
   23bc8:	mov	r9, r5
   23bcc:	ldr	r3, [sl, #40]	; 0x28
   23bd0:	mov	r1, sl
   23bd4:	mov	r0, fp
   23bd8:	ldr	ip, [sl, #56]	; 0x38
   23bdc:	ldr	r2, [sp, #20]
   23be0:	cmp	ip, r3
   23be4:	ble	24034 <ftello64@plt+0x129f4>
   23be8:	ldr	ip, [sl, #28]
   23bec:	cmp	r3, ip
   23bf0:	beq	24034 <ftello64@plt+0x129f4>
   23bf4:	ldr	ip, [sl, #8]
   23bf8:	ldr	r3, [ip, r3, lsl #2]
   23bfc:	cmn	r3, #1
   23c00:	bne	24034 <ftello64@plt+0x129f4>
   23c04:	bl	224dc <ftello64@plt+0x10e9c>
   23c08:	ldr	ip, [sl, #40]	; 0x28
   23c0c:	mov	r3, #0
   23c10:	mov	r1, r9
   23c14:	mov	r2, r3
   23c18:	str	fp, [sp]
   23c1c:	add	ip, ip, r0
   23c20:	mov	r0, r6
   23c24:	str	ip, [sl, #40]	; 0x28
   23c28:	bl	1a9d4 <ftello64@plt+0x9394>
   23c2c:	mov	r5, r0
   23c30:	mov	r3, r0
   23c34:	ldrd	r0, [sp, #24]
   23c38:	mov	ip, #16
   23c3c:	mov	r2, r4
   23c40:	str	r7, [sp]
   23c44:	strd	r0, [r7]
   23c48:	mov	r1, r9
   23c4c:	mov	r0, r6
   23c50:	strb	ip, [sp, #132]	; 0x84
   23c54:	bl	1a9d4 <ftello64@plt+0x9394>
   23c58:	cmp	r0, #0
   23c5c:	cmpne	r5, #0
   23c60:	mov	r4, r0
   23c64:	bne	23bcc <ftello64@plt+0x1258c>
   23c68:	mov	r2, #0
   23c6c:	mov	r3, #12
   23c70:	str	r2, [sp, #24]
   23c74:	ldr	r2, [sp, #204]	; 0xcc
   23c78:	str	r3, [r2]
   23c7c:	b	234dc <ftello64@plt+0x11e9c>
   23c80:	sub	r1, r2, #33	; 0x21
   23c84:	movw	r3, #47168	; 0xb840
   23c88:	movt	r3, #2
   23c8c:	clz	r1, r1
   23c90:	lsr	r1, r1, #5
   23c94:	movw	r2, #47096	; 0xb7f8
   23c98:	movt	r2, #2
   23c9c:	str	r1, [sp]
   23ca0:	ldr	r0, [sp, #32]
   23ca4:	ldr	r1, [sp, #204]	; 0xcc
   23ca8:	str	r1, [sp, #4]
   23cac:	ldr	r1, [sl, #64]	; 0x40
   23cb0:	bl	1e41c <ftello64@plt+0xcddc>
   23cb4:	ldr	r3, [sp, #204]	; 0xcc
   23cb8:	str	r0, [sp, #24]
   23cbc:	ldr	r2, [r3]
   23cc0:	clz	r3, r0
   23cc4:	lsr	r3, r3, #5
   23cc8:	cmp	r2, #0
   23ccc:	moveq	r3, #0
   23cd0:	cmp	r3, #0
   23cd4:	beq	23298 <ftello64@plt+0x11c58>
   23cd8:	b	235a0 <ftello64@plt+0x11f60>
   23cdc:	sub	r1, r2, #35	; 0x23
   23ce0:	movw	r3, #43912	; 0xab88
   23ce4:	movt	r3, #2
   23ce8:	clz	r1, r1
   23cec:	movw	r2, #47112	; 0xb808
   23cf0:	movt	r2, #2
   23cf4:	lsr	r1, r1, #5
   23cf8:	b	23c9c <ftello64@plt+0x1265c>
   23cfc:	mov	r2, #0
   23d00:	mov	r3, #5
   23d04:	str	r2, [sp, #24]
   23d08:	ldr	r2, [sp, #204]	; 0xcc
   23d0c:	str	r3, [r2]
   23d10:	b	234dc <ftello64@plt+0x11e9c>
   23d14:	ldr	r3, [sp, #32]
   23d18:	mov	ip, #1
   23d1c:	ldr	r2, [fp]
   23d20:	ldr	r3, [r3, #84]	; 0x54
   23d24:	lsl	ip, ip, r2
   23d28:	ands	r3, ip, r3
   23d2c:	beq	242a4 <ftello64@plt+0x12c64>
   23d30:	ldr	r4, [sp, #32]
   23d34:	mov	r3, #0
   23d38:	mov	r2, r3
   23d3c:	ldr	lr, [r4, #80]	; 0x50
   23d40:	add	r1, r4, #64	; 0x40
   23d44:	add	r0, r4, #56	; 0x38
   23d48:	orr	ip, lr, ip
   23d4c:	str	ip, [r4, #80]	; 0x50
   23d50:	str	fp, [sp]
   23d54:	bl	1a9d4 <ftello64@plt+0x9394>
   23d58:	subs	r3, r0, #0
   23d5c:	str	r3, [sp, #24]
   23d60:	beq	23c68 <ftello64@plt+0x12628>
   23d64:	ldrb	r3, [r4, #88]	; 0x58
   23d68:	ldr	r2, [r4, #76]	; 0x4c
   23d6c:	orr	r3, r3, #2
   23d70:	add	r2, r2, #1
   23d74:	str	r2, [r4, #76]	; 0x4c
   23d78:	strb	r3, [r4, #88]	; 0x58
   23d7c:	b	23298 <ftello64@plt+0x11c58>
   23d80:	ldr	r4, [sp, #32]
   23d84:	mov	r3, #0
   23d88:	mov	r2, r3
   23d8c:	str	fp, [sp]
   23d90:	add	r1, r4, #64	; 0x40
   23d94:	add	r0, r4, #56	; 0x38
   23d98:	bl	1a9d4 <ftello64@plt+0x9394>
   23d9c:	subs	r3, r0, #0
   23da0:	str	r3, [sp, #24]
   23da4:	beq	23c68 <ftello64@plt+0x12628>
   23da8:	ldr	r3, [r4, #92]	; 0x5c
   23dac:	cmp	r3, #1
   23db0:	ble	23298 <ftello64@plt+0x11c58>
   23db4:	ldrb	r3, [r4, #88]	; 0x58
   23db8:	orr	r3, r3, #2
   23dbc:	strb	r3, [r4, #88]	; 0x58
   23dc0:	b	23298 <ftello64@plt+0x11c58>
   23dc4:	ldr	r3, [sp, #20]
   23dc8:	ands	r3, r3, #131072	; 0x20000
   23dcc:	bne	23268 <ftello64@plt+0x11c28>
   23dd0:	str	r3, [sp, #24]
   23dd4:	mov	r2, #16
   23dd8:	ldr	r3, [sp, #204]	; 0xcc
   23ddc:	str	r2, [r3]
   23de0:	b	234dc <ftello64@plt+0x11e9c>
   23de4:	cmp	r4, #8
   23de8:	bls	23e30 <ftello64@plt+0x127f0>
   23dec:	ldr	r0, [sp, #32]
   23df0:	add	ip, sp, #128	; 0x80
   23df4:	mov	lr, #17
   23df8:	mov	r6, #0
   23dfc:	mov	r7, #0
   23e00:	mov	r3, #0
   23e04:	str	ip, [sp]
   23e08:	strd	r6, [sp, #128]	; 0x80
   23e0c:	strb	lr, [sp, #132]	; 0x84
   23e10:	add	r1, r0, #64	; 0x40
   23e14:	add	r0, r0, #56	; 0x38
   23e18:	bl	1a9d4 <ftello64@plt+0x9394>
   23e1c:	subs	r3, r0, #0
   23e20:	str	r3, [sp, #24]
   23e24:	beq	23c68 <ftello64@plt+0x12628>
   23e28:	str	r4, [r3, #20]
   23e2c:	b	23298 <ftello64@plt+0x11c58>
   23e30:	ldr	r0, [sp, #32]
   23e34:	mov	r1, #1
   23e38:	ldr	r3, [r0, #84]	; 0x54
   23e3c:	orr	r3, r3, r1, lsl r4
   23e40:	str	r3, [r0, #84]	; 0x54
   23e44:	b	23dec <ftello64@plt+0x127ac>
   23e48:	mov	r0, r8
   23e4c:	ldr	r1, [sp, #76]	; 0x4c
   23e50:	bl	1db78 <ftello64@plt+0xc538>
   23e54:	ldr	r3, [sp, #204]	; 0xcc
   23e58:	cmp	r0, #0
   23e5c:	str	r0, [r3]
   23e60:	bne	23ed8 <ftello64@plt+0x12898>
   23e64:	ldrb	r3, [fp, #4]
   23e68:	cmp	r3, #2
   23e6c:	beq	23fcc <ftello64@plt+0x1298c>
   23e70:	cmp	r3, #21
   23e74:	beq	242fc <ftello64@plt+0x12cbc>
   23e78:	mov	r0, #0
   23e7c:	b	23ae8 <ftello64@plt+0x124a8>
   23e80:	ldrb	r3, [sp, #76]	; 0x4c
   23e84:	mov	r0, #1
   23e88:	asr	r1, r3, #5
   23e8c:	and	r3, r3, #31
   23e90:	ldr	r2, [r8, r1, lsl #2]
   23e94:	orr	r3, r2, r0, lsl r3
   23e98:	str	r3, [r8, r1, lsl #2]
   23e9c:	b	23e64 <ftello64@plt+0x12824>
   23ea0:	ldr	ip, [sp, #76]	; 0x4c
   23ea4:	add	r0, sp, #68	; 0x44
   23ea8:	add	r3, r9, #36	; 0x24
   23eac:	add	r2, r9, #12
   23eb0:	mov	r1, r8
   23eb4:	str	r0, [sp]
   23eb8:	str	r7, [sp, #8]
   23ebc:	ldr	r0, [sl, #64]	; 0x40
   23ec0:	str	ip, [sp, #4]
   23ec4:	bl	1dbd4 <ftello64@plt+0xc594>
   23ec8:	ldr	r3, [sp, #204]	; 0xcc
   23ecc:	cmp	r0, #0
   23ed0:	str	r0, [r3]
   23ed4:	beq	23e64 <ftello64@plt+0x12824>
   23ed8:	mov	r0, r8
   23edc:	bl	1500c <ftello64@plt+0x39cc>
   23ee0:	mov	r0, r9
   23ee4:	bl	1963c <ftello64@plt+0x7ffc>
   23ee8:	ldr	r3, [sp, #204]	; 0xcc
   23eec:	ldr	r3, [r3]
   23ef0:	cmp	r3, #0
   23ef4:	bne	235a0 <ftello64@plt+0x11f60>
   23ef8:	str	r3, [sp, #24]
   23efc:	b	23298 <ftello64@plt+0x11c58>
   23f00:	mov	r0, r8
   23f04:	ldr	r1, [sp, #76]	; 0x4c
   23f08:	bl	1db78 <ftello64@plt+0xc538>
   23f0c:	ldr	r3, [sp, #204]	; 0xcc
   23f10:	cmp	r0, #0
   23f14:	str	r0, [r3]
   23f18:	beq	23e64 <ftello64@plt+0x12824>
   23f1c:	b	23ed8 <ftello64@plt+0x12898>
   23f20:	ldr	r2, [sp, #24]
   23f24:	ldr	r3, [r9, #20]
   23f28:	ldr	r0, [r9]
   23f2c:	cmp	r3, r2
   23f30:	beq	242d4 <ftello64@plt+0x12c94>
   23f34:	ldr	r2, [sp, #76]	; 0x4c
   23f38:	add	r1, r3, #1
   23f3c:	str	r1, [r9, #20]
   23f40:	str	r2, [r0, r3, lsl #2]
   23f44:	b	23e64 <ftello64@plt+0x12824>
   23f48:	mov	r3, #0
   23f4c:	mov	r1, r6
   23f50:	str	fp, [sp]
   23f54:	mov	r2, r3
   23f58:	mov	r0, r5
   23f5c:	bl	1a9d4 <ftello64@plt+0x9394>
   23f60:	subs	r3, r0, #0
   23f64:	str	r3, [sp, #24]
   23f68:	bne	23a2c <ftello64@plt+0x123ec>
   23f6c:	b	23c68 <ftello64@plt+0x12628>
   23f70:	ldrb	r3, [r9, #16]
   23f74:	ldr	r2, [sp, #20]
   23f78:	orr	r3, r3, #1
   23f7c:	tst	r2, #256	; 0x100
   23f80:	strb	r3, [r9, #16]
   23f84:	beq	23f94 <ftello64@plt+0x12954>
   23f88:	ldr	r3, [r8]
   23f8c:	orr	r3, r3, #1024	; 0x400
   23f90:	str	r3, [r8]
   23f94:	ldr	r3, [sl, #40]	; 0x28
   23f98:	mov	r1, sl
   23f9c:	mov	r0, fp
   23fa0:	ldr	r2, [sp, #20]
   23fa4:	add	r3, r3, r5
   23fa8:	str	r3, [sl, #40]	; 0x28
   23fac:	bl	18660 <ftello64@plt+0x7020>
   23fb0:	ldrb	r3, [fp, #4]
   23fb4:	mov	r5, r0
   23fb8:	cmp	r3, #2
   23fbc:	beq	24254 <ftello64@plt+0x12c14>
   23fc0:	mov	r2, #1
   23fc4:	str	r2, [sp, #44]	; 0x2c
   23fc8:	b	23ab8 <ftello64@plt+0x12478>
   23fcc:	ldr	r2, [sp, #204]	; 0xcc
   23fd0:	mov	r3, #7
   23fd4:	str	r3, [r2]
   23fd8:	b	23ed8 <ftello64@plt+0x12898>
   23fdc:	mov	r2, r3
   23fe0:	mov	r1, sl
   23fe4:	mov	r0, fp
   23fe8:	mov	r4, r3
   23fec:	bl	224dc <ftello64@plt+0x10e9c>
   23ff0:	ldr	lr, [sp, #200]	; 0xc8
   23ff4:	mov	r3, r4
   23ff8:	mov	r2, fp
   23ffc:	mov	r1, r5
   24000:	ldr	ip, [sl, #40]	; 0x28
   24004:	str	lr, [sp]
   24008:	ldr	lr, [sp, #204]	; 0xcc
   2400c:	add	ip, ip, r0
   24010:	mov	r0, sl
   24014:	str	lr, [sp, #4]
   24018:	str	ip, [sl, #40]	; 0x28
   2401c:	bl	2316c <ftello64@plt+0x11b2c>
   24020:	str	r0, [sp, #24]
   24024:	b	234dc <ftello64@plt+0x11e9c>
   24028:	ldr	r3, [sp, #204]	; 0xcc
   2402c:	str	r0, [r3]
   24030:	b	23ed8 <ftello64@plt+0x12898>
   24034:	str	r4, [sp, #24]
   24038:	b	23298 <ftello64@plt+0x11c58>
   2403c:	mov	r0, #6
   24040:	mov	r2, r3
   24044:	str	fp, [sp]
   24048:	mov	r1, r6
   2404c:	str	r0, [fp]
   24050:	mov	r0, r5
   24054:	bl	1a9d4 <ftello64@plt+0x9394>
   24058:	mov	r3, #9
   2405c:	mov	r7, r0
   24060:	str	r3, [fp]
   24064:	b	239b8 <ftello64@plt+0x12378>
   24068:	ldr	r3, [sl, #40]	; 0x28
   2406c:	mov	r2, r7
   24070:	add	r0, sp, #88	; 0x58
   24074:	mov	r1, sl
   24078:	add	r3, r3, r5
   2407c:	str	r3, [sl, #40]	; 0x28
   24080:	bl	18660 <ftello64@plt+0x7020>
   24084:	ldrb	r2, [sp, #92]	; 0x5c
   24088:	mov	r3, r0
   2408c:	cmp	r2, #2
   24090:	beq	23fcc <ftello64@plt+0x1298c>
   24094:	cmp	r2, #21
   24098:	beq	242b8 <ftello64@plt+0x12c78>
   2409c:	mov	r1, #1
   240a0:	mov	r0, #3
   240a4:	str	r7, [sp]
   240a8:	add	ip, sp, #128	; 0x80
   240ac:	add	r2, sp, #88	; 0x58
   240b0:	str	r1, [sp, #4]
   240b4:	mov	r1, sl
   240b8:	str	r0, [sp, #80]	; 0x50
   240bc:	add	r0, sp, #80	; 0x50
   240c0:	str	ip, [sp, #84]	; 0x54
   240c4:	bl	22f18 <ftello64@plt+0x118d8>
   240c8:	cmp	r0, #0
   240cc:	bne	24028 <ftello64@plt+0x129e8>
   240d0:	mov	r2, r7
   240d4:	mov	r1, sl
   240d8:	mov	r0, fp
   240dc:	bl	18660 <ftello64@plt+0x7020>
   240e0:	ldr	r2, [sp, #72]	; 0x48
   240e4:	mov	r5, r0
   240e8:	sub	r3, r2, #2
   240ec:	bics	r3, r3, #2
   240f0:	beq	24528 <ftello64@plt+0x12ee8>
   240f4:	ldr	r3, [sp, #80]	; 0x50
   240f8:	sub	r1, r3, #2
   240fc:	bics	r1, r1, #2
   24100:	beq	24528 <ftello64@plt+0x12ee8>
   24104:	cmp	r2, #3
   24108:	moveq	r1, #1
   2410c:	movne	r1, #0
   24110:	str	r1, [sp, #52]	; 0x34
   24114:	beq	24624 <ftello64@plt+0x12fe4>
   24118:	cmp	r3, #3
   2411c:	beq	245f4 <ftello64@plt+0x12fb4>
   24120:	cmp	r2, #0
   24124:	bne	24510 <ftello64@plt+0x12ed0>
   24128:	ldrb	r4, [sp, #76]	; 0x4c
   2412c:	cmp	r3, #0
   24130:	beq	24520 <ftello64@plt+0x12ee0>
   24134:	cmp	r3, #3
   24138:	bne	24508 <ftello64@plt+0x12ec8>
   2413c:	ldr	r1, [sp, #84]	; 0x54
   24140:	ldrb	r6, [r1]
   24144:	cmp	r2, #0
   24148:	ldr	r1, [sp, #52]	; 0x34
   2414c:	moveq	r1, #1
   24150:	cmp	r1, #0
   24154:	beq	24500 <ftello64@plt+0x12ec0>
   24158:	ldr	r2, [sp, #32]
   2415c:	ldr	r2, [r2, #92]	; 0x5c
   24160:	cmp	r2, #1
   24164:	ble	244ec <ftello64@plt+0x12eac>
   24168:	mov	r0, r4
   2416c:	bl	1152c <btowc@plt>
   24170:	ldr	r3, [sp, #80]	; 0x50
   24174:	mov	r4, r0
   24178:	cmp	r3, #3
   2417c:	cmpne	r3, #0
   24180:	bne	244f8 <ftello64@plt+0x12eb8>
   24184:	ldr	r3, [sp, #32]
   24188:	ldr	r3, [r3, #92]	; 0x5c
   2418c:	cmp	r3, #1
   24190:	ble	241a0 <ftello64@plt+0x12b60>
   24194:	mov	r0, r6
   24198:	bl	1152c <btowc@plt>
   2419c:	mov	r6, r0
   241a0:	cmn	r4, #1
   241a4:	cmnne	r6, #1
   241a8:	beq	245dc <ftello64@plt+0x12f9c>
   241ac:	ldr	r3, [sp, #48]	; 0x30
   241b0:	cmp	r4, r6
   241b4:	movls	r3, #0
   241b8:	andhi	r3, r3, #1
   241bc:	cmp	r3, #0
   241c0:	bne	24528 <ftello64@plt+0x12ee8>
   241c4:	ldr	r3, [sp, #32]
   241c8:	ldr	r3, [r3, #92]	; 0x5c
   241cc:	cmp	r3, #1
   241d0:	ble	24200 <ftello64@plt+0x12bc0>
   241d4:	ldr	r1, [sp, #40]	; 0x28
   241d8:	ldr	r3, [r9, #32]
   241dc:	ldr	r2, [r9, #4]
   241e0:	cmp	r3, r1
   241e4:	beq	24664 <ftello64@plt+0x13024>
   241e8:	str	r4, [r2, r3, lsl #2]
   241ec:	ldr	r2, [r9, #8]
   241f0:	ldr	r3, [r9, #32]
   241f4:	add	r1, r3, #1
   241f8:	str	r1, [r9, #32]
   241fc:	str	r6, [r2, r3, lsl #2]
   24200:	mov	r3, #0
   24204:	mov	ip, #1
   24208:	cmp	r4, r3
   2420c:	asr	r2, r3, #5
   24210:	and	r0, r3, #31
   24214:	movhi	r1, #0
   24218:	movls	r1, #1
   2421c:	cmp	r6, r3
   24220:	add	r3, r3, #1
   24224:	movcc	r1, #0
   24228:	cmp	r1, #0
   2422c:	beq	2423c <ftello64@plt+0x12bfc>
   24230:	ldr	r1, [r8, r2, lsl #2]
   24234:	orr	r1, r1, ip, lsl r0
   24238:	str	r1, [r8, r2, lsl #2]
   2423c:	cmp	r3, #256	; 0x100
   24240:	bne	24208 <ftello64@plt+0x12bc8>
   24244:	ldr	r2, [sp, #204]	; 0xcc
   24248:	mov	r3, #0
   2424c:	str	r3, [r2]
   24250:	b	23e64 <ftello64@plt+0x12824>
   24254:	ldr	r2, [sp, #204]	; 0xcc
   24258:	mov	r3, #2
   2425c:	str	r3, [r2]
   24260:	b	23ed8 <ftello64@plt+0x12898>
   24264:	ldrb	r3, [fp, #4]
   24268:	cmp	r3, #2
   2426c:	bne	23888 <ftello64@plt+0x12248>
   24270:	ldr	r2, [sp, #204]	; 0xcc
   24274:	mov	r3, #9
   24278:	str	r3, [r2]
   2427c:	b	23894 <ftello64@plt+0x12254>
   24280:	mov	r0, r8
   24284:	str	r5, [sp, #24]
   24288:	bl	1500c <ftello64@plt+0x39cc>
   2428c:	mov	r0, r9
   24290:	bl	1500c <ftello64@plt+0x39cc>
   24294:	ldr	r2, [sp, #204]	; 0xcc
   24298:	mov	r3, #12
   2429c:	str	r3, [r2]
   242a0:	b	234dc <ftello64@plt+0x11e9c>
   242a4:	str	r3, [sp, #24]
   242a8:	mov	r2, #6
   242ac:	ldr	r3, [sp, #204]	; 0xcc
   242b0:	str	r2, [r3]
   242b4:	b	234dc <ftello64@plt+0x11e9c>
   242b8:	ldr	r2, [sl, #40]	; 0x28
   242bc:	mov	r1, #1
   242c0:	ldr	r3, [sp, #72]	; 0x48
   242c4:	sub	r2, r2, r5
   242c8:	str	r2, [sl, #40]	; 0x28
   242cc:	strb	r1, [fp, #4]
   242d0:	b	23b54 <ftello64@plt+0x12514>
   242d4:	lsl	r3, r2, #1
   242d8:	add	r3, r3, #1
   242dc:	lsl	r1, r3, #2
   242e0:	str	r3, [sp, #24]
   242e4:	bl	28154 <ftello64@plt+0x16b14>
   242e8:	cmp	r0, #0
   242ec:	beq	243fc <ftello64@plt+0x12dbc>
   242f0:	str	r0, [r9]
   242f4:	ldr	r3, [r9, #20]
   242f8:	b	23f34 <ftello64@plt+0x128f4>
   242fc:	ldr	r3, [sl, #40]	; 0x28
   24300:	ldr	r2, [sp, #44]	; 0x2c
   24304:	add	r3, r3, r5
   24308:	cmp	r2, #0
   2430c:	str	r3, [sl, #40]	; 0x28
   24310:	beq	24330 <ftello64@plt+0x12cf0>
   24314:	sub	r3, r8, #4
   24318:	add	r1, r8, #28
   2431c:	ldr	r2, [r3, #4]!
   24320:	mvn	r2, r2
   24324:	cmp	r1, r3
   24328:	str	r2, [r3]
   2432c:	bne	2431c <ftello64@plt+0x12cdc>
   24330:	ldr	r3, [sp, #32]
   24334:	ldr	r0, [r3, #92]	; 0x5c
   24338:	cmp	r0, #1
   2433c:	ble	2436c <ftello64@plt+0x12d2c>
   24340:	ldr	r3, [sp, #32]
   24344:	sub	r2, r8, #4
   24348:	add	ip, r8, #28
   2434c:	ldr	r3, [r3, #60]	; 0x3c
   24350:	sub	r3, r3, #4
   24354:	ldr	r1, [r2, #4]!
   24358:	ldr	lr, [r3, #4]!
   2435c:	cmp	ip, r2
   24360:	and	r1, r1, lr
   24364:	str	r1, [r2]
   24368:	bne	24354 <ftello64@plt+0x12d14>
   2436c:	ldr	r3, [r9, #20]
   24370:	cmp	r3, #0
   24374:	bne	2440c <ftello64@plt+0x12dcc>
   24378:	ldr	r3, [r9, #24]
   2437c:	cmp	r3, #0
   24380:	bne	2440c <ftello64@plt+0x12dcc>
   24384:	ldr	r3, [r9, #28]
   24388:	cmp	r3, #0
   2438c:	bne	2440c <ftello64@plt+0x12dcc>
   24390:	ldr	r3, [r9, #32]
   24394:	cmp	r3, #0
   24398:	bne	2440c <ftello64@plt+0x12dcc>
   2439c:	cmp	r0, #1
   243a0:	ble	243bc <ftello64@plt+0x12d7c>
   243a4:	ldr	r3, [r9, #36]	; 0x24
   243a8:	cmp	r3, #0
   243ac:	bne	2440c <ftello64@plt+0x12dcc>
   243b0:	ldrb	r3, [r9, #16]
   243b4:	tst	r3, #1
   243b8:	bne	2440c <ftello64@plt+0x12dcc>
   243bc:	mov	r0, r9
   243c0:	bl	1963c <ftello64@plt+0x7ffc>
   243c4:	ldr	r0, [sp, #32]
   243c8:	mov	r3, #0
   243cc:	mov	ip, #3
   243d0:	str	r8, [sp, #96]	; 0x60
   243d4:	ldr	r2, [sp, #36]	; 0x24
   243d8:	add	r1, r0, #64	; 0x40
   243dc:	add	r0, r0, #56	; 0x38
   243e0:	str	r2, [sp]
   243e4:	mov	r2, r3
   243e8:	strb	ip, [sp, #100]	; 0x64
   243ec:	bl	1a9d4 <ftello64@plt+0x9394>
   243f0:	subs	r3, r0, #0
   243f4:	str	r3, [sp, #24]
   243f8:	bne	23298 <ftello64@plt+0x11c58>
   243fc:	ldr	r2, [sp, #204]	; 0xcc
   24400:	mov	r3, #12
   24404:	str	r3, [r2]
   24408:	b	23ed8 <ftello64@plt+0x12898>
   2440c:	ldr	r4, [sp, #32]
   24410:	mov	r3, #0
   24414:	mov	lr, #6
   24418:	mov	r2, r3
   2441c:	ldrb	ip, [r4, #88]	; 0x58
   24420:	add	r7, r4, #56	; 0x38
   24424:	add	r6, r4, #64	; 0x40
   24428:	mov	r0, r7
   2442c:	mov	r1, r6
   24430:	orr	ip, ip, #2
   24434:	strb	ip, [r4, #88]	; 0x58
   24438:	ldr	ip, [sp, #36]	; 0x24
   2443c:	str	ip, [sp]
   24440:	str	r9, [sp, #96]	; 0x60
   24444:	strb	lr, [sp, #100]	; 0x64
   24448:	bl	1a9d4 <ftello64@plt+0x9394>
   2444c:	subs	r3, r0, #0
   24450:	str	r3, [sp, #24]
   24454:	beq	243fc <ftello64@plt+0x12dbc>
   24458:	sub	r3, r8, #4
   2445c:	add	r2, r8, #28
   24460:	ldr	r1, [r3, #4]!
   24464:	cmp	r1, #0
   24468:	bne	24480 <ftello64@plt+0x12e40>
   2446c:	cmp	r2, r3
   24470:	bne	24460 <ftello64@plt+0x12e20>
   24474:	mov	r0, r8
   24478:	bl	1500c <ftello64@plt+0x39cc>
   2447c:	b	23298 <ftello64@plt+0x11c58>
   24480:	ldr	r2, [sp, #36]	; 0x24
   24484:	mov	ip, #3
   24488:	mov	r3, #0
   2448c:	mov	r1, r6
   24490:	mov	r0, r7
   24494:	str	r2, [sp]
   24498:	mov	r2, r3
   2449c:	str	r8, [sp, #96]	; 0x60
   244a0:	strb	ip, [sp, #100]	; 0x64
   244a4:	bl	1a9d4 <ftello64@plt+0x9394>
   244a8:	subs	r2, r0, #0
   244ac:	beq	243fc <ftello64@plt+0x12dbc>
   244b0:	add	ip, sp, #128	; 0x80
   244b4:	mov	r4, #0
   244b8:	ldr	r3, [sp, #24]
   244bc:	mov	r5, #0
   244c0:	mov	r1, r6
   244c4:	str	ip, [sp]
   244c8:	mov	ip, #10
   244cc:	mov	r0, r7
   244d0:	strd	r4, [sp, #128]	; 0x80
   244d4:	strb	ip, [sp, #132]	; 0x84
   244d8:	bl	1a9d4 <ftello64@plt+0x9394>
   244dc:	subs	r3, r0, #0
   244e0:	str	r3, [sp, #24]
   244e4:	bne	23298 <ftello64@plt+0x11c58>
   244e8:	b	243fc <ftello64@plt+0x12dbc>
   244ec:	cmp	r3, #0
   244f0:	cmpne	r3, #3
   244f4:	beq	241ac <ftello64@plt+0x12b6c>
   244f8:	ldr	r6, [sp, #84]	; 0x54
   244fc:	b	241a0 <ftello64@plt+0x12b60>
   24500:	ldr	r4, [sp, #76]	; 0x4c
   24504:	b	24178 <ftello64@plt+0x12b38>
   24508:	mov	r6, #0
   2450c:	b	24144 <ftello64@plt+0x12b04>
   24510:	cmp	r3, #0
   24514:	movne	r4, #0
   24518:	bne	24508 <ftello64@plt+0x12ec8>
   2451c:	mov	r4, r3
   24520:	ldrb	r6, [sp, #84]	; 0x54
   24524:	b	24144 <ftello64@plt+0x12b04>
   24528:	ldr	r2, [sp, #204]	; 0xcc
   2452c:	mov	r3, #11
   24530:	str	r3, [r2]
   24534:	b	23ed8 <ftello64@plt+0x12898>
   24538:	mov	r5, #128	; 0x80
   2453c:	mov	r7, #4
   24540:	bl	114a8 <__ctype_b_loc@plt>
   24544:	ldr	r2, [r0]
   24548:	add	ip, r7, #24
   2454c:	sub	r3, r5, #-2147483647	; 0x80000001
   24550:	mov	lr, #1
   24554:	ldr	r1, [sp, #32]
   24558:	add	r6, r2, r3, lsl lr
   2455c:	add	ip, r1, ip, lsl #2
   24560:	add	r7, r1, #128	; 0x80
   24564:	mov	r0, r6
   24568:	mov	r1, #0
   2456c:	ldrh	r2, [r0, #2]!
   24570:	add	r3, r5, r1
   24574:	ubfx	r2, r2, #3, #1
   24578:	cmp	r3, #95	; 0x5f
   2457c:	movne	r3, r2
   24580:	orreq	r3, r2, #1
   24584:	cmp	r3, #0
   24588:	beq	24598 <ftello64@plt+0x12f58>
   2458c:	ldr	r3, [ip]
   24590:	orr	r3, r3, lr, lsl r1
   24594:	str	r3, [ip]
   24598:	add	r1, r1, #1
   2459c:	cmp	r1, #32
   245a0:	bne	2456c <ftello64@plt+0x12f2c>
   245a4:	add	ip, ip, #4
   245a8:	add	r5, r5, #32
   245ac:	cmp	r7, ip
   245b0:	add	r6, r6, #64	; 0x40
   245b4:	bne	24564 <ftello64@plt+0x12f24>
   245b8:	b	23970 <ftello64@plt+0x12330>
   245bc:	ldr	r0, [sp, #84]	; 0x54
   245c0:	str	r3, [sp, #56]	; 0x38
   245c4:	str	r2, [sp, #60]	; 0x3c
   245c8:	bl	114cc <strlen@plt>
   245cc:	cmp	r0, #1
   245d0:	ldr	r3, [sp, #56]	; 0x38
   245d4:	ldr	r2, [sp, #60]	; 0x3c
   245d8:	bls	2464c <ftello64@plt+0x1300c>
   245dc:	ldr	r2, [sp, #204]	; 0xcc
   245e0:	mov	r3, #3
   245e4:	str	r3, [r2]
   245e8:	b	23ed8 <ftello64@plt+0x12898>
   245ec:	mov	r7, r5
   245f0:	b	24540 <ftello64@plt+0x12f00>
   245f4:	ldr	r0, [sp, #84]	; 0x54
   245f8:	str	r3, [sp, #56]	; 0x38
   245fc:	str	r2, [sp, #60]	; 0x3c
   24600:	bl	114cc <strlen@plt>
   24604:	cmp	r0, #1
   24608:	bhi	245dc <ftello64@plt+0x12f9c>
   2460c:	ldr	r3, [sp, #56]	; 0x38
   24610:	ldr	r2, [sp, #60]	; 0x3c
   24614:	cmp	r2, #0
   24618:	movne	r4, #0
   2461c:	bne	2413c <ftello64@plt+0x12afc>
   24620:	b	24128 <ftello64@plt+0x12ae8>
   24624:	ldr	r0, [sp, #76]	; 0x4c
   24628:	str	r3, [sp, #56]	; 0x38
   2462c:	str	r2, [sp, #60]	; 0x3c
   24630:	bl	114cc <strlen@plt>
   24634:	cmp	r0, #1
   24638:	ldr	r3, [sp, #56]	; 0x38
   2463c:	ldr	r2, [sp, #60]	; 0x3c
   24640:	bhi	245dc <ftello64@plt+0x12f9c>
   24644:	cmp	r3, #3
   24648:	beq	245bc <ftello64@plt+0x12f7c>
   2464c:	ldr	r1, [sp, #76]	; 0x4c
   24650:	ldrb	r4, [r1]
   24654:	b	2412c <ftello64@plt+0x12aec>
   24658:	ldr	r6, [sp, #24]
   2465c:	mov	r2, r6
   24660:	b	238b0 <ftello64@plt+0x12270>
   24664:	lsl	r3, r1, #1
   24668:	mov	r0, r2
   2466c:	add	r3, r3, #1
   24670:	str	r3, [sp, #40]	; 0x28
   24674:	lsl	r3, r3, #2
   24678:	mov	r1, r3
   2467c:	str	r3, [sp, #56]	; 0x38
   24680:	bl	28154 <ftello64@plt+0x16b14>
   24684:	ldr	r3, [sp, #56]	; 0x38
   24688:	mov	r2, r0
   2468c:	ldr	r0, [r9, #8]
   24690:	str	r2, [sp, #52]	; 0x34
   24694:	mov	r1, r3
   24698:	bl	28154 <ftello64@plt+0x16b14>
   2469c:	ldr	r2, [sp, #52]	; 0x34
   246a0:	cmp	r0, #0
   246a4:	cmpne	r2, #0
   246a8:	beq	246c8 <ftello64@plt+0x13088>
   246ac:	str	r2, [r9, #4]
   246b0:	str	r0, [r9, #8]
   246b4:	ldr	r3, [r9, #32]
   246b8:	b	241e8 <ftello64@plt+0x12ba8>
   246bc:	mov	r2, r5
   246c0:	ldr	r6, [sp, #24]
   246c4:	b	238ec <ftello64@plt+0x122ac>
   246c8:	mov	r7, r0
   246cc:	mov	r0, r2
   246d0:	bl	1500c <ftello64@plt+0x39cc>
   246d4:	mov	r0, r7
   246d8:	bl	1500c <ftello64@plt+0x39cc>
   246dc:	ldr	r2, [sp, #204]	; 0xcc
   246e0:	mov	r3, #12
   246e4:	str	r3, [r2]
   246e8:	b	23ed8 <ftello64@plt+0x12898>
   246ec:	mov	r3, #0
   246f0:	mov	r9, #1
   246f4:	ldr	r6, [sp, #24]
   246f8:	str	r3, [sp, #36]	; 0x24
   246fc:	b	236d0 <ftello64@plt+0x12090>
   24700:	strd	r4, [sp, #-36]!	; 0xffffffdc
   24704:	ldr	ip, [r1]
   24708:	strd	r6, [sp, #8]
   2470c:	mov	r7, r2
   24710:	strd	r8, [sp, #16]
   24714:	mov	r8, r1
   24718:	mov	r9, r0
   2471c:	strd	sl, [sp, #24]
   24720:	mov	sl, r3
   24724:	str	lr, [sp, #32]
   24728:	sub	sp, sp, #36	; 0x24
   2472c:	ldr	r6, [sp, #72]	; 0x48
   24730:	ldr	r5, [sp, #76]	; 0x4c
   24734:	str	r6, [sp]
   24738:	str	ip, [sp, #20]
   2473c:	str	r5, [sp, #4]
   24740:	bl	2316c <ftello64@plt+0x11b2c>
   24744:	ldr	r2, [r5]
   24748:	clz	r3, r0
   2474c:	lsr	r3, r3, #5
   24750:	cmp	r2, #0
   24754:	moveq	r3, #0
   24758:	cmp	r3, #0
   2475c:	bne	248a8 <ftello64@plt+0x13268>
   24760:	mov	r4, r0
   24764:	str	r9, [sp, #12]
   24768:	str	r8, [sp, #16]
   2476c:	ldrb	lr, [r7, #4]
   24770:	clz	ip, r6
   24774:	mov	r3, sl
   24778:	mov	r2, r7
   2477c:	lsr	ip, ip, #5
   24780:	ldrd	r0, [sp, #12]
   24784:	and	fp, lr, #247	; 0xf7
   24788:	cmp	fp, #2
   2478c:	beq	2486c <ftello64@plt+0x1322c>
   24790:	cmp	lr, #9
   24794:	orrne	ip, ip, #1
   24798:	cmp	ip, #0
   2479c:	beq	2486c <ftello64@plt+0x1322c>
   247a0:	str	r6, [sp]
   247a4:	str	r5, [sp, #4]
   247a8:	bl	2316c <ftello64@plt+0x11b2c>
   247ac:	ldr	r2, [r5]
   247b0:	clz	r3, r0
   247b4:	mov	fp, r0
   247b8:	lsr	r3, r3, #5
   247bc:	cmp	r2, #0
   247c0:	moveq	r3, #0
   247c4:	cmp	r3, #0
   247c8:	bne	2488c <ftello64@plt+0x1324c>
   247cc:	cmp	r4, #0
   247d0:	cmpne	r0, #0
   247d4:	bne	247e4 <ftello64@plt+0x131a4>
   247d8:	cmp	r4, #0
   247dc:	moveq	r4, r0
   247e0:	b	2476c <ftello64@plt+0x1312c>
   247e4:	mov	r3, r0
   247e8:	ldr	r0, [sp, #20]
   247ec:	add	r1, sp, #24
   247f0:	mov	ip, #16
   247f4:	mov	r8, #0
   247f8:	mov	r9, #0
   247fc:	mov	r2, r4
   24800:	str	r1, [sp]
   24804:	strd	r8, [sp, #24]
   24808:	add	r1, r0, #64	; 0x40
   2480c:	add	r0, r0, #56	; 0x38
   24810:	strb	ip, [sp, #28]
   24814:	bl	1a9d4 <ftello64@plt+0x9394>
   24818:	cmp	r0, #0
   2481c:	beq	24828 <ftello64@plt+0x131e8>
   24820:	mov	r4, r0
   24824:	b	2476c <ftello64@plt+0x1312c>
   24828:	mov	r3, r0
   2482c:	movw	r1, #38576	; 0x96b0
   24830:	movt	r1, #1
   24834:	mov	r2, r3
   24838:	mov	r0, fp
   2483c:	str	r3, [sp, #12]
   24840:	bl	185cc <ftello64@plt+0x6f8c>
   24844:	ldr	r3, [sp, #12]
   24848:	mov	r0, r4
   2484c:	movw	r1, #38576	; 0x96b0
   24850:	movt	r1, #1
   24854:	mov	r2, r3
   24858:	bl	185cc <ftello64@plt+0x6f8c>
   2485c:	ldr	r3, [sp, #12]
   24860:	mov	r2, #12
   24864:	str	r2, [r5]
   24868:	mov	r4, r3
   2486c:	mov	r0, r4
   24870:	add	sp, sp, #36	; 0x24
   24874:	ldrd	r4, [sp]
   24878:	ldrd	r6, [sp, #8]
   2487c:	ldrd	r8, [sp, #16]
   24880:	ldrd	sl, [sp, #24]
   24884:	add	sp, sp, #32
   24888:	pop	{pc}		; (ldr pc, [sp], #4)
   2488c:	cmp	r4, #0
   24890:	beq	248a8 <ftello64@plt+0x13268>
   24894:	movw	r1, #38576	; 0x96b0
   24898:	movt	r1, #1
   2489c:	mov	r0, r4
   248a0:	mov	r2, #0
   248a4:	bl	185cc <ftello64@plt+0x6f8c>
   248a8:	mov	r4, #0
   248ac:	b	2486c <ftello64@plt+0x1322c>
   248b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   248b4:	mov	r5, r2
   248b8:	ldr	r4, [r1]
   248bc:	ldr	ip, [r4, #84]	; 0x54
   248c0:	strd	r6, [sp, #8]
   248c4:	mov	r6, r0
   248c8:	strd	r8, [sp, #16]
   248cc:	strd	sl, [sp, #24]
   248d0:	mov	fp, r3
   248d4:	mov	sl, r1
   248d8:	str	lr, [sp, #32]
   248dc:	sub	sp, sp, #36	; 0x24
   248e0:	ldrd	r8, [sp, #72]	; 0x48
   248e4:	strd	r8, [sp]
   248e8:	str	r3, [sp, #12]
   248ec:	str	ip, [sp, #20]
   248f0:	bl	24700 <ftello64@plt+0x130c0>
   248f4:	ldr	r2, [r9]
   248f8:	clz	r3, r0
   248fc:	lsr	r3, r3, #5
   24900:	cmp	r2, #0
   24904:	moveq	r3, #0
   24908:	cmp	r3, #0
   2490c:	bne	24a24 <ftello64@plt+0x133e4>
   24910:	orr	r3, fp, #8388608	; 0x800000
   24914:	mov	r7, r0
   24918:	str	r3, [sp, #8]
   2491c:	str	sl, [sp, #16]
   24920:	b	249a8 <ftello64@plt+0x13368>
   24924:	cmp	fp, #9
   24928:	orrne	ip, ip, #1
   2492c:	cmp	ip, #0
   24930:	beq	24a00 <ftello64@plt+0x133c0>
   24934:	ldr	ip, [sp, #20]
   24938:	ldr	fp, [r4, #84]	; 0x54
   2493c:	str	ip, [r4, #84]	; 0x54
   24940:	strd	r8, [sp]
   24944:	bl	24700 <ftello64@plt+0x130c0>
   24948:	ldr	r1, [r9]
   2494c:	clz	r2, r0
   24950:	mov	r3, r0
   24954:	lsr	r2, r2, #5
   24958:	cmp	r1, #0
   2495c:	moveq	r2, #0
   24960:	cmp	r2, #0
   24964:	bne	24a08 <ftello64@plt+0x133c8>
   24968:	ldr	r2, [r4, #84]	; 0x54
   2496c:	orr	fp, r2, fp
   24970:	str	fp, [r4, #84]	; 0x54
   24974:	add	r1, sp, #24
   24978:	mov	ip, #10
   2497c:	mov	sl, #0
   24980:	mov	fp, #0
   24984:	mov	r2, r7
   24988:	add	r0, r4, #56	; 0x38
   2498c:	str	r1, [sp]
   24990:	add	r1, r4, #64	; 0x40
   24994:	strd	sl, [sp, #24]
   24998:	strb	ip, [sp, #28]
   2499c:	bl	1a9d4 <ftello64@plt+0x9394>
   249a0:	subs	r7, r0, #0
   249a4:	beq	24a48 <ftello64@plt+0x13408>
   249a8:	ldrb	r3, [r5, #4]
   249ac:	mov	r1, r6
   249b0:	mov	r0, r5
   249b4:	ldr	r2, [sp, #8]
   249b8:	cmp	r3, #10
   249bc:	bne	24a28 <ftello64@plt+0x133e8>
   249c0:	bl	224dc <ftello64@plt+0x10e9c>
   249c4:	ldr	lr, [r6, #40]	; 0x28
   249c8:	clz	ip, r8
   249cc:	mov	r2, r5
   249d0:	lsr	ip, ip, #5
   249d4:	ldrb	fp, [r5, #4]
   249d8:	ldr	r3, [sp, #12]
   249dc:	add	lr, lr, r0
   249e0:	mov	r0, r6
   249e4:	ldr	r1, [sp, #16]
   249e8:	str	lr, [r6, #40]	; 0x28
   249ec:	and	lr, fp, #247	; 0xf7
   249f0:	cmp	lr, #2
   249f4:	bne	24924 <ftello64@plt+0x132e4>
   249f8:	mov	r3, #0
   249fc:	b	24974 <ftello64@plt+0x13334>
   24a00:	mov	r3, ip
   24a04:	b	24974 <ftello64@plt+0x13334>
   24a08:	cmp	r7, #0
   24a0c:	beq	24a24 <ftello64@plt+0x133e4>
   24a10:	movw	r1, #38576	; 0x96b0
   24a14:	movt	r1, #1
   24a18:	mov	r0, r7
   24a1c:	mov	r2, #0
   24a20:	bl	185cc <ftello64@plt+0x6f8c>
   24a24:	mov	r7, #0
   24a28:	mov	r0, r7
   24a2c:	add	sp, sp, #36	; 0x24
   24a30:	ldrd	r4, [sp]
   24a34:	ldrd	r6, [sp, #8]
   24a38:	ldrd	r8, [sp, #16]
   24a3c:	ldrd	sl, [sp, #24]
   24a40:	add	sp, sp, #32
   24a44:	pop	{pc}		; (ldr pc, [sp], #4)
   24a48:	mov	r3, #12
   24a4c:	str	r3, [r9]
   24a50:	b	24a28 <ftello64@plt+0x133e8>
   24a54:	strd	r4, [sp, #-36]!	; 0xffffffdc
   24a58:	mov	r5, r0
   24a5c:	ldr	r4, [r0]
   24a60:	strd	r6, [sp, #8]
   24a64:	mov	r7, r3
   24a68:	mov	r6, r2
   24a6c:	ldrb	r3, [r0, #28]
   24a70:	mov	r0, #0
   24a74:	strd	r8, [sp, #16]
   24a78:	mov	r8, r1
   24a7c:	ldr	r2, [r5, #4]
   24a80:	strd	sl, [sp, #24]
   24a84:	str	lr, [sp, #32]
   24a88:	sub	sp, sp, #140	; 0x8c
   24a8c:	bic	r3, r3, #111	; 0x6f
   24a90:	str	r0, [r5, #8]
   24a94:	str	r7, [r5, #12]
   24a98:	cmp	r2, #159	; 0x9f
   24a9c:	str	r0, [r5, #24]
   24aa0:	strb	r3, [r5, #28]
   24aa4:	str	r0, [sp, #28]
   24aa8:	bls	2562c <ftello64@plt+0x13fec>
   24aac:	mov	r3, #160	; 0xa0
   24ab0:	mov	r1, #0
   24ab4:	mov	r2, r3
   24ab8:	mov	r0, r4
   24abc:	str	r3, [r5, #8]
   24ac0:	bl	11520 <memset@plt>
   24ac4:	movw	r3, #43689	; 0xaaa9
   24ac8:	movt	r3, #2730	; 0xaaa
   24acc:	mov	r2, #31
   24ad0:	cmp	r6, r3
   24ad4:	str	r2, [r4, #64]	; 0x40
   24ad8:	bhi	250dc <ftello64@plt+0x13a9c>
   24adc:	add	r9, r6, #1
   24ae0:	lsl	r0, r9, #3
   24ae4:	str	r9, [r4, #4]
   24ae8:	bl	28118 <ftello64@plt+0x16ad8>
   24aec:	cmp	r6, #0
   24af0:	str	r0, [r4]
   24af4:	beq	25650 <ftello64@plt+0x14010>
   24af8:	mov	r1, #1
   24afc:	lsl	r1, r1, #1
   24b00:	cmp	r6, r1
   24b04:	bcs	24afc <ftello64@plt+0x134bc>
   24b08:	sub	sl, r1, #1
   24b0c:	mov	r0, #12
   24b10:	bl	280a4 <ftello64@plt+0x16a64>
   24b14:	str	r0, [r4, #32]
   24b18:	str	sl, [r4, #68]	; 0x44
   24b1c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   24b20:	str	r0, [r4, #92]	; 0x5c
   24b24:	mov	r0, #14
   24b28:	bl	115bc <nl_langinfo@plt>
   24b2c:	ldrb	r3, [r0]
   24b30:	and	r3, r3, #223	; 0xdf
   24b34:	cmp	r3, #85	; 0x55
   24b38:	bne	24b90 <ftello64@plt+0x13550>
   24b3c:	ldrb	r3, [r0, #1]
   24b40:	and	r3, r3, #223	; 0xdf
   24b44:	cmp	r3, #84	; 0x54
   24b48:	bne	24b90 <ftello64@plt+0x13550>
   24b4c:	ldrb	r3, [r0, #2]
   24b50:	and	r3, r3, #223	; 0xdf
   24b54:	cmp	r3, #70	; 0x46
   24b58:	bne	24b90 <ftello64@plt+0x13550>
   24b5c:	ldrb	r3, [r0, #3]
   24b60:	movw	r1, #46356	; 0xb514
   24b64:	movt	r1, #2
   24b68:	cmp	r3, #45	; 0x2d
   24b6c:	moveq	r3, #4
   24b70:	movne	r3, #3
   24b74:	add	r0, r0, r3
   24b78:	bl	112b0 <strcmp@plt>
   24b7c:	cmp	r0, #0
   24b80:	bne	24b90 <ftello64@plt+0x13550>
   24b84:	ldrb	r3, [r4, #88]	; 0x58
   24b88:	orr	r3, r3, #4
   24b8c:	strb	r3, [r4, #88]	; 0x58
   24b90:	ldrb	r3, [r4, #88]	; 0x58
   24b94:	ldr	r2, [r4, #92]	; 0x5c
   24b98:	bfc	r3, #3, #1
   24b9c:	cmp	r2, #1
   24ba0:	strb	r3, [r4, #88]	; 0x58
   24ba4:	ble	24bc0 <ftello64@plt+0x13580>
   24ba8:	uxtb	sl, r3
   24bac:	ands	sl, sl, #4
   24bb0:	beq	25140 <ftello64@plt+0x13b00>
   24bb4:	movw	r3, #46588	; 0xb5fc
   24bb8:	movt	r3, #2
   24bbc:	str	r3, [r4, #60]	; 0x3c
   24bc0:	ldr	r3, [r4]
   24bc4:	cmp	r3, #0
   24bc8:	beq	250dc <ftello64@plt+0x13a9c>
   24bcc:	ldr	r3, [r4, #32]
   24bd0:	cmp	r3, #0
   24bd4:	beq	250dc <ftello64@plt+0x13a9c>
   24bd8:	mov	r1, #0
   24bdc:	movw	r2, #0
   24be0:	movt	r2, #0
   24be4:	mov	r3, #1
   24be8:	cmp	r2, r1
   24bec:	str	r1, [sp, #28]
   24bf0:	mov	r1, #1
   24bf4:	moveq	r3, r2
   24bf8:	movw	r2, #0
   24bfc:	movt	r2, #0
   24c00:	cmp	r2, #0
   24c04:	moveq	r1, r2
   24c08:	orr	r3, r3, r1
   24c0c:	ands	r3, r3, #255	; 0xff
   24c10:	str	r3, [sp, #8]
   24c14:	beq	24c38 <ftello64@plt+0x135f8>
   24c18:	mov	r1, #0
   24c1c:	add	r0, r4, #136	; 0x88
   24c20:	bl	11328 <pthread_mutex_init@plt>
   24c24:	cmp	r0, #0
   24c28:	bne	250dc <ftello64@plt+0x13a9c>
   24c2c:	ldr	r3, [sp, #28]
   24c30:	cmp	r3, #0
   24c34:	bne	250e4 <ftello64@plt+0x13aa4>
   24c38:	mov	r2, #76	; 0x4c
   24c3c:	mov	r1, #0
   24c40:	ldr	sl, [r5, #20]
   24c44:	add	r0, sp, #56	; 0x38
   24c48:	and	fp, r7, #4194304	; 0x400000
   24c4c:	bl	11520 <memset@plt>
   24c50:	ldrb	r3, [r4, #88]	; 0x58
   24c54:	adds	lr, fp, #0
   24c58:	movne	lr, #1
   24c5c:	str	r8, [sp, #52]	; 0x34
   24c60:	ldr	r0, [r4, #92]	; 0x5c
   24c64:	orr	r2, sl, fp
   24c68:	adds	r1, r2, #0
   24c6c:	str	r6, [sp, #96]	; 0x60
   24c70:	movne	r1, #1
   24c74:	cmp	r6, #0
   24c78:	str	r6, [sp, #100]	; 0x64
   24c7c:	ubfx	ip, r3, #2, #1
   24c80:	str	r6, [sp, #104]	; 0x68
   24c84:	ubfx	r3, r3, #3, #1
   24c88:	str	r6, [sp, #108]	; 0x6c
   24c8c:	str	sl, [sp, #116]	; 0x74
   24c90:	strb	lr, [sp, #124]	; 0x7c
   24c94:	strb	ip, [sp, #125]	; 0x7d
   24c98:	strb	r3, [sp, #126]	; 0x7e
   24c9c:	strb	r1, [sp, #127]	; 0x7f
   24ca0:	str	r0, [sp, #132]	; 0x84
   24ca4:	bne	25118 <ftello64@plt+0x13ad8>
   24ca8:	cmp	r1, #0
   24cac:	ldrne	r8, [sp, #56]	; 0x38
   24cb0:	cmp	fp, #0
   24cb4:	str	r8, [sp, #56]	; 0x38
   24cb8:	beq	24d70 <ftello64@plt+0x13730>
   24cbc:	cmp	r0, #1
   24cc0:	ble	25618 <ftello64@plt+0x13fd8>
   24cc4:	add	r0, sp, #52	; 0x34
   24cc8:	bl	18eb4 <ftello64@plt+0x7874>
   24ccc:	cmp	r0, #0
   24cd0:	bne	24d0c <ftello64@plt+0x136cc>
   24cd4:	ldr	r3, [sp, #84]	; 0x54
   24cd8:	cmp	r6, r3
   24cdc:	ble	256a4 <ftello64@plt+0x14064>
   24ce0:	ldr	r3, [sp, #80]	; 0x50
   24ce4:	ldr	r2, [r4, #92]	; 0x5c
   24ce8:	ldr	r1, [sp, #88]	; 0x58
   24cec:	add	r3, r3, r2
   24cf0:	cmp	r1, r3
   24cf4:	bgt	256a4 <ftello64@plt+0x14064>
   24cf8:	lsl	r1, r1, #1
   24cfc:	add	r0, sp, #52	; 0x34
   24d00:	bl	18ac4 <ftello64@plt+0x7484>
   24d04:	cmp	r0, #0
   24d08:	beq	24cc4 <ftello64@plt+0x13684>
   24d0c:	ldr	r6, [r5]
   24d10:	str	r0, [sp, #28]
   24d14:	ldr	r0, [r6, #56]	; 0x38
   24d18:	cmp	r0, #0
   24d1c:	beq	24d30 <ftello64@plt+0x136f0>
   24d20:	ldr	r7, [r0]
   24d24:	bl	1500c <ftello64@plt+0x39cc>
   24d28:	subs	r0, r7, #0
   24d2c:	bne	24d20 <ftello64@plt+0x136e0>
   24d30:	mov	r7, #0
   24d34:	mov	r3, #31
   24d38:	ldr	r0, [r6, #16]
   24d3c:	str	r7, [r6, #52]	; 0x34
   24d40:	str	r7, [r6, #56]	; 0x38
   24d44:	str	r3, [r6, #64]	; 0x40
   24d48:	bl	1500c <ftello64@plt+0x39cc>
   24d4c:	add	r0, sp, #52	; 0x34
   24d50:	str	r7, [r6, #16]
   24d54:	bl	199a4 <ftello64@plt+0x8364>
   24d58:	ldr	r3, [sp, #8]
   24d5c:	cmp	r3, r7
   24d60:	beq	250e4 <ftello64@plt+0x13aa4>
   24d64:	add	r0, r4, #136	; 0x88
   24d68:	bl	112bc <pthread_mutex_destroy@plt>
   24d6c:	b	250e4 <ftello64@plt+0x13aa4>
   24d70:	cmp	r0, #1
   24d74:	bgt	25530 <ftello64@plt+0x13ef0>
   24d78:	cmp	r2, #0
   24d7c:	ldr	r1, [sp, #88]	; 0x58
   24d80:	beq	251f0 <ftello64@plt+0x13bb0>
   24d84:	ldr	r3, [sp, #80]	; 0x50
   24d88:	ldr	r2, [sp, #100]	; 0x64
   24d8c:	cmp	r1, r2
   24d90:	movge	r1, r2
   24d94:	cmp	r1, r3
   24d98:	bgt	24da4 <ftello64@plt+0x13764>
   24d9c:	b	25790 <ftello64@plt+0x14150>
   24da0:	ldr	r8, [sp, #56]	; 0x38
   24da4:	ldr	r2, [sp, #52]	; 0x34
   24da8:	ldr	ip, [sp, #76]	; 0x4c
   24dac:	ldr	r0, [sp, #116]	; 0x74
   24db0:	add	r2, r2, r3
   24db4:	ldrb	r2, [r2, ip]
   24db8:	ldrb	r2, [r0, r2]
   24dbc:	strb	r2, [r8, r3]
   24dc0:	add	r3, r3, #1
   24dc4:	cmp	r1, r3
   24dc8:	bne	24da0 <ftello64@plt+0x13760>
   24dcc:	mov	r3, #0
   24dd0:	str	r3, [sp, #28]
   24dd4:	str	r1, [sp, #80]	; 0x50
   24dd8:	str	r1, [sp, #84]	; 0x54
   24ddc:	ldr	r6, [r5]
   24de0:	mov	r8, #0
   24de4:	orr	r2, r7, #8388608	; 0x800000
   24de8:	add	r1, sp, #52	; 0x34
   24dec:	add	r0, sp, #32
   24df0:	str	r8, [r5, #24]
   24df4:	str	r7, [r6, #128]	; 0x80
   24df8:	bl	224dc <ftello64@plt+0x10e9c>
   24dfc:	ldr	ip, [sp, #92]	; 0x5c
   24e00:	add	r1, sp, #28
   24e04:	mov	r3, r7
   24e08:	add	r2, sp, #32
   24e0c:	str	r8, [sp]
   24e10:	str	r1, [sp, #4]
   24e14:	mov	r1, r5
   24e18:	add	ip, ip, r0
   24e1c:	add	r0, sp, #52	; 0x34
   24e20:	str	ip, [sp, #92]	; 0x5c
   24e24:	bl	248b0 <ftello64@plt+0x13270>
   24e28:	ldr	lr, [sp, #28]
   24e2c:	mov	r9, r0
   24e30:	cmp	lr, r8
   24e34:	bne	2565c <ftello64@plt+0x1401c>
   24e38:	mov	r2, #0
   24e3c:	mov	r3, #0
   24e40:	add	r7, sp, #40	; 0x28
   24e44:	mov	ip, #2
   24e48:	add	sl, r6, #56	; 0x38
   24e4c:	add	r6, r6, #64	; 0x40
   24e50:	mov	r0, sl
   24e54:	mov	r1, r6
   24e58:	str	r7, [sp]
   24e5c:	strd	r2, [sp, #40]	; 0x28
   24e60:	mov	r3, lr
   24e64:	mov	r2, lr
   24e68:	strb	ip, [sp, #44]	; 0x2c
   24e6c:	bl	1a9d4 <ftello64@plt+0x9394>
   24e70:	cmp	r9, #0
   24e74:	mov	lr, r0
   24e78:	moveq	r9, r0
   24e7c:	beq	24eb4 <ftello64@plt+0x13874>
   24e80:	mov	ip, #16
   24e84:	mov	r2, r9
   24e88:	str	r7, [sp]
   24e8c:	mov	r9, #0
   24e90:	mov	r8, #0
   24e94:	mov	r3, lr
   24e98:	mov	r1, r6
   24e9c:	mov	r0, sl
   24ea0:	strd	r8, [sp, #40]	; 0x28
   24ea4:	mov	r9, lr
   24ea8:	strb	ip, [sp, #44]	; 0x2c
   24eac:	bl	1a9d4 <ftello64@plt+0x9394>
   24eb0:	mov	lr, r0
   24eb4:	clz	r3, lr
   24eb8:	cmp	r9, #0
   24ebc:	ldr	r6, [r5]
   24ec0:	lsr	r3, r3, #5
   24ec4:	moveq	r9, #1
   24ec8:	movne	r9, r3
   24ecc:	cmp	r9, #0
   24ed0:	movne	r2, #12
   24ed4:	movne	r3, #0
   24ed8:	strne	r2, [sp, #28]
   24edc:	strne	r3, [r4, #52]	; 0x34
   24ee0:	bne	24d14 <ftello64@plt+0x136d4>
   24ee4:	ldr	r0, [r6, #4]
   24ee8:	str	lr, [r4, #52]	; 0x34
   24eec:	lsl	r0, r0, #2
   24ef0:	bl	28118 <ftello64@plt+0x16ad8>
   24ef4:	ldr	r3, [r6, #4]
   24ef8:	str	r0, [r6, #12]
   24efc:	lsl	r0, r3, #2
   24f00:	bl	28118 <ftello64@plt+0x16ad8>
   24f04:	ldr	r3, [r6, #4]
   24f08:	str	r0, [r6, #16]
   24f0c:	add	r3, r3, r3, lsl #1
   24f10:	lsl	r0, r3, #2
   24f14:	bl	28118 <ftello64@plt+0x16ad8>
   24f18:	ldr	r3, [r6, #4]
   24f1c:	str	r0, [r6, #20]
   24f20:	add	r3, r3, r3, lsl #1
   24f24:	lsl	r0, r3, #2
   24f28:	bl	28118 <ftello64@plt+0x16ad8>
   24f2c:	ldr	r3, [r6, #12]
   24f30:	str	r0, [r6, #24]
   24f34:	cmp	r3, #0
   24f38:	beq	25520 <ftello64@plt+0x13ee0>
   24f3c:	ldr	r3, [r6, #16]
   24f40:	cmp	r3, #0
   24f44:	beq	25520 <ftello64@plt+0x13ee0>
   24f48:	ldr	r3, [r6, #20]
   24f4c:	cmp	r3, #0
   24f50:	beq	25520 <ftello64@plt+0x13ee0>
   24f54:	cmp	r0, #0
   24f58:	beq	25520 <ftello64@plt+0x13ee0>
   24f5c:	ldr	r0, [r5, #24]
   24f60:	lsl	r0, r0, #2
   24f64:	bl	28118 <ftello64@plt+0x16ad8>
   24f68:	cmp	r0, #0
   24f6c:	str	r0, [r6, #132]	; 0x84
   24f70:	beq	24ff4 <ftello64@plt+0x139b4>
   24f74:	ldr	r2, [r5, #24]
   24f78:	cmp	r2, #0
   24f7c:	subne	r0, r0, #4
   24f80:	movne	r3, r9
   24f84:	beq	24f98 <ftello64@plt+0x13958>
   24f88:	str	r3, [r0, #4]!
   24f8c:	add	r3, r3, #1
   24f90:	cmp	r3, r2
   24f94:	bne	24f88 <ftello64@plt+0x13948>
   24f98:	movw	r1, #42040	; 0xa438
   24f9c:	movt	r1, #1
   24fa0:	ldr	r0, [r6, #52]	; 0x34
   24fa4:	mov	r2, r6
   24fa8:	bl	1a774 <ftello64@plt+0x9134>
   24fac:	ldr	ip, [r5, #24]
   24fb0:	cmp	ip, #0
   24fb4:	beq	25798 <ftello64@plt+0x14158>
   24fb8:	ldr	r0, [r6, #132]	; 0x84
   24fbc:	ldr	r3, [r0]
   24fc0:	cmp	r3, #0
   24fc4:	bne	24ff4 <ftello64@plt+0x139b4>
   24fc8:	mov	r2, r0
   24fcc:	b	24fdc <ftello64@plt+0x1399c>
   24fd0:	ldr	r1, [r2, #4]!
   24fd4:	cmp	r1, r3
   24fd8:	bne	24ff4 <ftello64@plt+0x139b4>
   24fdc:	add	r3, r3, #1
   24fe0:	cmp	r3, ip
   24fe4:	bne	24fd0 <ftello64@plt+0x13990>
   24fe8:	bl	1500c <ftello64@plt+0x39cc>
   24fec:	mov	r3, #0
   24ff0:	str	r3, [r6, #132]	; 0x84
   24ff4:	movw	r1, #44536	; 0xadf8
   24ff8:	movt	r1, #1
   24ffc:	ldr	r0, [r6, #52]	; 0x34
   25000:	mov	r2, r5
   25004:	bl	185cc <ftello64@plt+0x6f8c>
   25008:	cmp	r0, #0
   2500c:	bne	24d0c <ftello64@plt+0x136cc>
   25010:	movw	r1, #46676	; 0xb654
   25014:	movt	r1, #1
   25018:	ldr	r0, [r6, #52]	; 0x34
   2501c:	mov	r2, r6
   25020:	bl	185cc <ftello64@plt+0x6f8c>
   25024:	cmp	r0, #0
   25028:	bne	24d0c <ftello64@plt+0x136cc>
   2502c:	mov	r2, r6
   25030:	movw	r1, #42208	; 0xa4e0
   25034:	movt	r1, #1
   25038:	ldr	r0, [r6, #52]	; 0x34
   2503c:	bl	1a774 <ftello64@plt+0x9134>
   25040:	mov	r2, r6
   25044:	movw	r1, #39596	; 0x9aac
   25048:	movt	r1, #1
   2504c:	ldr	r0, [r6, #52]	; 0x34
   25050:	bl	1a774 <ftello64@plt+0x9134>
   25054:	subs	r3, r0, #0
   25058:	str	r3, [sp, #12]
   2505c:	bne	25774 <ftello64@plt+0x14134>
   25060:	ldr	r1, [r6, #24]
   25064:	mov	sl, r3
   25068:	mov	r8, r3
   2506c:	add	r9, r8, r8, lsl #1
   25070:	lsl	r9, r9, #2
   25074:	add	r3, r1, r9
   25078:	ldr	r3, [r3, #4]
   2507c:	cmp	r3, #0
   25080:	addne	r8, r8, #1
   25084:	bne	250bc <ftello64@plt+0x13a7c>
   25088:	mov	r3, #1
   2508c:	mov	r2, r8
   25090:	mov	r1, r6
   25094:	mov	r0, r7
   25098:	bl	1bcd4 <ftello64@plt+0xa694>
   2509c:	cmp	r0, #0
   250a0:	bne	24d0c <ftello64@plt+0x136cc>
   250a4:	ldr	r1, [r6, #24]
   250a8:	add	r8, r8, #1
   250ac:	add	r9, r1, r9
   250b0:	ldr	r9, [r9, #4]
   250b4:	cmp	r9, #0
   250b8:	beq	25200 <ftello64@plt+0x13bc0>
   250bc:	ldr	r3, [r6, #8]
   250c0:	cmp	r8, r3
   250c4:	bne	2506c <ftello64@plt+0x13a2c>
   250c8:	cmp	sl, #0
   250cc:	beq	25224 <ftello64@plt+0x13be4>
   250d0:	mov	sl, #0
   250d4:	mov	r8, sl
   250d8:	b	2506c <ftello64@plt+0x13a2c>
   250dc:	mov	r3, #12
   250e0:	str	r3, [sp, #28]
   250e4:	mov	r0, r4
   250e8:	bl	1b6f4 <ftello64@plt+0xa0b4>
   250ec:	ldr	r0, [sp, #28]
   250f0:	mov	r3, #0
   250f4:	str	r3, [r5]
   250f8:	str	r3, [r5, #4]
   250fc:	add	sp, sp, #140	; 0x8c
   25100:	ldrd	r4, [sp]
   25104:	ldrd	r6, [sp, #8]
   25108:	ldrd	r8, [sp, #16]
   2510c:	ldrd	sl, [sp, #24]
   25110:	add	sp, sp, #32
   25114:	pop	{pc}		; (ldr pc, [sp], #4)
   25118:	mov	r1, r9
   2511c:	add	r0, sp, #52	; 0x34
   25120:	str	r2, [sp, #12]
   25124:	bl	18ac4 <ftello64@plt+0x7484>
   25128:	cmp	r0, #0
   2512c:	bne	24d0c <ftello64@plt+0x136cc>
   25130:	ldrb	r1, [sp, #127]	; 0x7f
   25134:	ldr	r2, [sp, #12]
   25138:	ldr	r0, [r4, #92]	; 0x5c
   2513c:	b	24ca8 <ftello64@plt+0x13668>
   25140:	mov	r1, #1
   25144:	mov	r0, #32
   25148:	bl	280a4 <ftello64@plt+0x16a64>
   2514c:	cmp	r0, #0
   25150:	str	r0, [r4, #60]	; 0x3c
   25154:	beq	250dc <ftello64@plt+0x13a9c>
   25158:	str	r5, [sp, #8]
   2515c:	mov	r5, r4
   25160:	lsl	fp, sl, #3
   25164:	mov	r4, #0
   25168:	b	25190 <ftello64@plt+0x13b50>
   2516c:	cmp	r3, #0
   25170:	bne	25180 <ftello64@plt+0x13b40>
   25174:	ldrb	r3, [r5, #88]	; 0x58
   25178:	orr	r3, r3, #8
   2517c:	strb	r3, [r5, #88]	; 0x58
   25180:	add	r4, r4, #1
   25184:	add	fp, fp, #1
   25188:	cmp	r4, #32
   2518c:	beq	251d8 <ftello64@plt+0x13b98>
   25190:	mov	r0, fp
   25194:	bl	1152c <btowc@plt>
   25198:	cmn	r0, #1
   2519c:	bic	r3, fp, #127	; 0x7f
   251a0:	beq	2516c <ftello64@plt+0x13b2c>
   251a4:	ldr	r1, [r5, #60]	; 0x3c
   251a8:	cmp	r3, #0
   251ac:	mov	r2, #1
   251b0:	ldr	r3, [r1, sl]
   251b4:	orr	r3, r3, r2, lsl r4
   251b8:	str	r3, [r1, sl]
   251bc:	bne	25180 <ftello64@plt+0x13b40>
   251c0:	cmp	r0, fp
   251c4:	bne	25174 <ftello64@plt+0x13b34>
   251c8:	add	r4, r4, #1
   251cc:	add	fp, fp, #1
   251d0:	cmp	r4, #32
   251d4:	bne	25190 <ftello64@plt+0x13b50>
   251d8:	add	sl, sl, #4
   251dc:	cmp	sl, #32
   251e0:	bne	25160 <ftello64@plt+0x13b20>
   251e4:	mov	r4, r5
   251e8:	ldr	r5, [sp, #8]
   251ec:	b	24bc0 <ftello64@plt+0x13580>
   251f0:	str	fp, [sp, #28]
   251f4:	str	r1, [sp, #80]	; 0x50
   251f8:	str	r1, [sp, #84]	; 0x54
   251fc:	b	24ddc <ftello64@plt+0x1379c>
   25200:	ldr	r0, [sp, #48]	; 0x30
   25204:	bl	1500c <ftello64@plt+0x39cc>
   25208:	ldr	r3, [r6, #8]
   2520c:	cmp	r3, r8
   25210:	moveq	sl, r9
   25214:	moveq	r8, sl
   25218:	movne	sl, #1
   2521c:	ldr	r1, [r6, #24]
   25220:	b	2506c <ftello64@plt+0x13a2c>
   25224:	ldrb	r3, [r5, #28]
   25228:	tst	r3, #16
   2522c:	bne	25248 <ftello64@plt+0x13c08>
   25230:	ldr	r3, [r5, #24]
   25234:	cmp	r3, #0
   25238:	beq	25248 <ftello64@plt+0x13c08>
   2523c:	ldrb	r3, [r6, #88]	; 0x58
   25240:	tst	r3, #1
   25244:	bne	25254 <ftello64@plt+0x13c14>
   25248:	ldr	r3, [r6, #76]	; 0x4c
   2524c:	cmp	r3, #0
   25250:	beq	2534c <ftello64@plt+0x13d0c>
   25254:	add	r8, r8, r8, lsl #1
   25258:	lsl	r0, r8, #2
   2525c:	bl	28118 <ftello64@plt+0x16ad8>
   25260:	cmp	r0, #0
   25264:	str	r0, [r6, #28]
   25268:	beq	25520 <ftello64@plt+0x13ee0>
   2526c:	ldr	r3, [r6, #8]
   25270:	cmp	r3, #0
   25274:	movne	r3, #0
   25278:	movne	r2, r3
   2527c:	bne	25288 <ftello64@plt+0x13c48>
   25280:	b	2534c <ftello64@plt+0x13d0c>
   25284:	ldr	r0, [r6, #28]
   25288:	add	ip, r3, r3, lsl #1
   2528c:	add	r3, r3, #1
   25290:	add	r1, r0, ip, lsl #2
   25294:	str	r2, [r0, ip, lsl #2]
   25298:	str	r2, [r1, #4]
   2529c:	str	r2, [r1, #8]
   252a0:	ldr	r0, [r6, #8]
   252a4:	cmp	r0, r3
   252a8:	bhi	25284 <ftello64@plt+0x13c44>
   252ac:	cmp	r0, #0
   252b0:	beq	2534c <ftello64@plt+0x13d0c>
   252b4:	mov	r3, #0
   252b8:	ldr	r1, [r6, #24]
   252bc:	mov	r9, r3
   252c0:	str	r7, [sp, #20]
   252c4:	mov	r7, r6
   252c8:	mov	r6, r3
   252cc:	str	sl, [sp, #16]
   252d0:	add	r3, r1, r9
   252d4:	ldr	ip, [r3, #4]
   252d8:	ldr	r3, [r3, #8]
   252dc:	cmp	ip, #0
   252e0:	movgt	r8, #0
   252e4:	subgt	sl, r3, #4
   252e8:	bgt	25308 <ftello64@plt+0x13cc8>
   252ec:	b	25334 <ftello64@plt+0x13cf4>
   252f0:	ldr	r1, [r7, #24]
   252f4:	add	r8, r8, #1
   252f8:	add	r3, r1, r9
   252fc:	ldr	r3, [r3, #4]
   25300:	cmp	r8, r3
   25304:	bge	25330 <ftello64@plt+0x13cf0>
   25308:	ldr	r3, [sl, #4]!
   2530c:	mov	r1, r6
   25310:	ldr	r0, [r7, #28]
   25314:	add	r3, r3, r3, lsl #1
   25318:	add	r0, r0, r3, lsl #2
   2531c:	bl	18b7c <ftello64@plt+0x753c>
   25320:	cmp	r0, #0
   25324:	bne	252f0 <ftello64@plt+0x13cb0>
   25328:	mov	r0, #12
   2532c:	b	24d0c <ftello64@plt+0x136cc>
   25330:	ldr	r0, [r7, #8]
   25334:	add	r6, r6, #1
   25338:	add	r9, r9, #12
   2533c:	cmp	r0, r6
   25340:	bhi	252d0 <ftello64@plt+0x13c90>
   25344:	ldr	sl, [sp, #16]
   25348:	ldr	r7, [sp, #20]
   2534c:	clz	fp, fp
   25350:	mov	r2, #0
   25354:	ldrb	r3, [r4, #88]	; 0x58
   25358:	lsr	fp, fp, #5
   2535c:	str	r2, [sp, #28]
   25360:	ands	fp, fp, r3, lsr #2
   25364:	bne	25540 <ftello64@plt+0x13f00>
   25368:	ldr	r2, [r4, #24]
   2536c:	mov	r0, r7
   25370:	ldr	r3, [r4, #52]	; 0x34
   25374:	ldr	r3, [r3, #12]
   25378:	ldr	r3, [r3, #28]
   2537c:	add	r1, r3, r3, lsl #1
   25380:	str	r3, [r4, #72]	; 0x48
   25384:	add	r1, r2, r1, lsl #2
   25388:	bl	1ae90 <ftello64@plt+0x9850>
   2538c:	cmp	r0, #0
   25390:	mov	r8, r0
   25394:	str	r0, [sp, #32]
   25398:	bne	254b8 <ftello64@plt+0x13e78>
   2539c:	ldr	r3, [r4, #76]	; 0x4c
   253a0:	cmp	r3, #0
   253a4:	ble	25478 <ftello64@plt+0x13e38>
   253a8:	ldr	r9, [sp, #44]	; 0x2c
   253ac:	cmp	r9, #0
   253b0:	ble	25478 <ftello64@plt+0x13e38>
   253b4:	mov	r6, r0
   253b8:	b	253c8 <ftello64@plt+0x13d88>
   253bc:	add	r6, r6, #1
   253c0:	cmp	r9, r6
   253c4:	ble	25478 <ftello64@plt+0x13e38>
   253c8:	ldr	r2, [sp, #48]	; 0x30
   253cc:	ldr	r0, [r4]
   253d0:	ldr	r3, [r2, r6, lsl #2]
   253d4:	add	ip, r0, r3, lsl #3
   253d8:	ldrb	r1, [ip, #4]
   253dc:	cmp	r1, #4
   253e0:	bne	253bc <ftello64@plt+0x13d7c>
   253e4:	sub	r2, r2, #4
   253e8:	mov	r1, #0
   253ec:	b	253fc <ftello64@plt+0x13dbc>
   253f0:	add	r1, r1, #1
   253f4:	cmp	r9, r1
   253f8:	beq	253bc <ftello64@plt+0x13d7c>
   253fc:	ldr	lr, [r2, #4]!
   25400:	add	sl, r0, lr, lsl #3
   25404:	ldrb	sl, [sl, #4]
   25408:	cmp	sl, #9
   2540c:	bne	253f0 <ftello64@plt+0x13db0>
   25410:	ldr	sl, [r0, lr, lsl #3]
   25414:	ldr	lr, [ip]
   25418:	cmp	sl, lr
   2541c:	bne	253f0 <ftello64@plt+0x13db0>
   25420:	ldr	r2, [r4, #20]
   25424:	add	r3, r3, r3, lsl #1
   25428:	add	r1, sp, #48	; 0x30
   2542c:	mov	r0, r9
   25430:	add	r3, r2, r3, lsl #2
   25434:	ldr	r3, [r3, #8]
   25438:	ldr	sl, [r3]
   2543c:	mov	r2, sl
   25440:	bl	1a268 <ftello64@plt+0x8c28>
   25444:	cmp	r0, #0
   25448:	bne	253bc <ftello64@plt+0x13d7c>
   2544c:	ldr	r1, [r4, #24]
   25450:	add	sl, sl, sl, lsl #1
   25454:	mov	r0, r7
   25458:	add	r1, r1, sl, lsl #2
   2545c:	bl	1bb2c <ftello64@plt+0xa4ec>
   25460:	cmp	r0, #0
   25464:	bne	2577c <ftello64@plt+0x1413c>
   25468:	ldr	r9, [sp, #44]	; 0x2c
   2546c:	mov	r6, #1
   25470:	cmp	r9, r6
   25474:	bgt	253c8 <ftello64@plt+0x13d88>
   25478:	mov	r3, #0
   2547c:	mov	r2, r7
   25480:	mov	r1, r4
   25484:	add	r0, sp, #32
   25488:	bl	1b084 <ftello64@plt+0x9a44>
   2548c:	cmp	r0, #0
   25490:	str	r0, [r4, #36]	; 0x24
   25494:	beq	25610 <ftello64@plt+0x13fd0>
   25498:	ldrsb	r3, [r0, #52]	; 0x34
   2549c:	cmp	r3, #0
   254a0:	strge	r0, [r4, #40]	; 0x28
   254a4:	strge	r0, [r4, #44]	; 0x2c
   254a8:	strge	r0, [r4, #48]	; 0x30
   254ac:	blt	255ac <ftello64@plt+0x13f6c>
   254b0:	ldr	r0, [sp, #48]	; 0x30
   254b4:	bl	1500c <ftello64@plt+0x39cc>
   254b8:	ldr	r6, [r5]
   254bc:	str	r8, [sp, #28]
   254c0:	ldr	r0, [r6, #56]	; 0x38
   254c4:	cmp	r0, #0
   254c8:	beq	254dc <ftello64@plt+0x13e9c>
   254cc:	ldr	r7, [r0]
   254d0:	bl	1500c <ftello64@plt+0x39cc>
   254d4:	subs	r0, r7, #0
   254d8:	bne	254cc <ftello64@plt+0x13e8c>
   254dc:	mov	r7, #0
   254e0:	mov	r3, #31
   254e4:	ldr	r0, [r6, #16]
   254e8:	str	r7, [r6, #52]	; 0x34
   254ec:	str	r7, [r6, #56]	; 0x38
   254f0:	str	r3, [r6, #64]	; 0x40
   254f4:	bl	1500c <ftello64@plt+0x39cc>
   254f8:	add	r0, sp, #52	; 0x34
   254fc:	str	r7, [r6, #16]
   25500:	bl	199a4 <ftello64@plt+0x8364>
   25504:	ldr	r0, [sp, #28]
   25508:	cmp	r0, r7
   2550c:	beq	250fc <ftello64@plt+0x13abc>
   25510:	ldr	r3, [sp, #8]
   25514:	cmp	r3, #0
   25518:	bne	24d64 <ftello64@plt+0x13724>
   2551c:	b	250e4 <ftello64@plt+0x13aa4>
   25520:	mov	r3, #12
   25524:	ldr	r6, [r5]
   25528:	str	r3, [sp, #28]
   2552c:	b	24d14 <ftello64@plt+0x136d4>
   25530:	add	r0, sp, #52	; 0x34
   25534:	bl	18d14 <ftello64@plt+0x76d4>
   25538:	str	fp, [sp, #28]
   2553c:	b	24ddc <ftello64@plt+0x1379c>
   25540:	ldr	r3, [r5, #20]
   25544:	cmp	r3, #0
   25548:	bne	25368 <ftello64@plt+0x13d28>
   2554c:	ldr	r0, [r4, #8]
   25550:	cmp	r0, #0
   25554:	beq	257b4 <ftello64@plt+0x14174>
   25558:	ldr	ip, [r4]
   2555c:	mov	r1, r3
   25560:	ldr	lr, [sp, #12]
   25564:	mov	r2, ip
   25568:	ldrb	r3, [r2, #4]
   2556c:	sub	r3, r3, #1
   25570:	cmp	r3, #11
   25574:	ldrls	pc, [pc, r3, lsl #2]
   25578:	b	257e4 <ftello64@plt+0x141a4>
   2557c:	andeq	r5, r2, ip, lsl r7
   25580:			; <UNDEFINED> instruction: 0x000256b4
   25584:	andeq	r5, r2, r0, asr r7
   25588:			; <UNDEFINED> instruction: 0x000256b4
   2558c:			; <UNDEFINED> instruction: 0x000256b0
   25590:	andeq	r5, r2, r8, ror #6
   25594:	andeq	r5, r2, r4, ror #15
   25598:			; <UNDEFINED> instruction: 0x000256b4
   2559c:			; <UNDEFINED> instruction: 0x000256b4
   255a0:			; <UNDEFINED> instruction: 0x000256b4
   255a4:			; <UNDEFINED> instruction: 0x000256b4
   255a8:	andeq	r5, r2, ip, lsr #14
   255ac:	mov	r3, #1
   255b0:	mov	r2, r7
   255b4:	mov	r1, r4
   255b8:	add	r0, sp, #32
   255bc:	bl	1b084 <ftello64@plt+0x9a44>
   255c0:	mov	r3, #2
   255c4:	mov	r2, r7
   255c8:	str	r0, [r4, #40]	; 0x28
   255cc:	mov	r1, r4
   255d0:	add	r0, sp, #32
   255d4:	bl	1b084 <ftello64@plt+0x9a44>
   255d8:	mov	r3, #6
   255dc:	mov	r2, r7
   255e0:	str	r0, [r4, #44]	; 0x2c
   255e4:	mov	r1, r4
   255e8:	add	r0, sp, #32
   255ec:	bl	1b084 <ftello64@plt+0x9a44>
   255f0:	ldr	r3, [r4, #40]	; 0x28
   255f4:	str	r0, [r4, #48]	; 0x30
   255f8:	cmp	r3, #0
   255fc:	beq	25610 <ftello64@plt+0x13fd0>
   25600:	ldr	r3, [r4, #44]	; 0x2c
   25604:	cmp	r0, #0
   25608:	cmpne	r3, #0
   2560c:	bne	254b0 <ftello64@plt+0x13e70>
   25610:	ldr	r8, [sp, #32]
   25614:	b	254b8 <ftello64@plt+0x13e78>
   25618:	add	r0, sp, #52	; 0x34
   2561c:	bl	19474 <ftello64@plt+0x7e34>
   25620:	mov	r3, #0
   25624:	str	r3, [sp, #28]
   25628:	b	24ddc <ftello64@plt+0x1379c>
   2562c:	mov	r0, r4
   25630:	mov	r1, #160	; 0xa0
   25634:	bl	28154 <ftello64@plt+0x16b14>
   25638:	subs	r4, r0, #0
   2563c:	beq	257a0 <ftello64@plt+0x14160>
   25640:	mov	r3, #160	; 0xa0
   25644:	str	r4, [r5]
   25648:	str	r3, [r5, #4]
   2564c:	b	24aac <ftello64@plt+0x1346c>
   25650:	mov	sl, r6
   25654:	mov	r1, #1
   25658:	b	24b0c <ftello64@plt+0x134cc>
   2565c:	cmp	r0, r8
   25660:	beq	257a8 <ftello64@plt+0x14168>
   25664:	mov	r2, #0
   25668:	mov	r3, #0
   2566c:	add	r7, sp, #40	; 0x28
   25670:	mov	ip, #2
   25674:	add	sl, r6, #56	; 0x38
   25678:	add	r6, r6, #64	; 0x40
   2567c:	mov	r0, sl
   25680:	mov	r1, r6
   25684:	str	r7, [sp]
   25688:	strd	r2, [sp, #40]	; 0x28
   2568c:	mov	r3, r8
   25690:	mov	r2, r8
   25694:	strb	ip, [sp, #44]	; 0x2c
   25698:	bl	1a9d4 <ftello64@plt+0x9394>
   2569c:	mov	lr, r0
   256a0:	b	24e80 <ftello64@plt+0x13840>
   256a4:	mov	r3, #0
   256a8:	str	r3, [sp, #28]
   256ac:	b	24ddc <ftello64@plt+0x1379c>
   256b0:	mov	r1, fp
   256b4:	add	lr, lr, #1
   256b8:	add	r2, r2, #8
   256bc:	cmp	lr, r0
   256c0:	bne	25568 <ftello64@plt+0x13f28>
   256c4:	orr	sl, sl, r1
   256c8:	ands	sl, sl, #255	; 0xff
   256cc:	moveq	r1, sl
   256d0:	beq	257b8 <ftello64@plt+0x14178>
   256d4:	add	r2, ip, lr, lsl #3
   256d8:	mov	r0, #7
   256dc:	b	256f4 <ftello64@plt+0x140b4>
   256e0:	cmp	r3, #5
   256e4:	strbeq	r0, [ip, #4]
   256e8:	add	ip, ip, #8
   256ec:	cmp	r2, ip
   256f0:	beq	257b8 <ftello64@plt+0x14178>
   256f4:	ldrb	r3, [ip, #4]
   256f8:	cmp	r3, #1
   256fc:	bne	256e0 <ftello64@plt+0x140a0>
   25700:	ldrsb	r3, [ip]
   25704:	cmp	r3, #0
   25708:	bge	256e8 <ftello64@plt+0x140a8>
   2570c:	ldrb	r3, [ip, #6]
   25710:	bfc	r3, #5, #1
   25714:	strb	r3, [ip, #6]
   25718:	b	256e8 <ftello64@plt+0x140a8>
   2571c:	ldrsb	r3, [r2]
   25720:	cmp	r3, #0
   25724:	movlt	sl, fp
   25728:	b	256b4 <ftello64@plt+0x14074>
   2572c:	ldr	r3, [r2]
   25730:	cmp	r3, #32
   25734:	beq	256b4 <ftello64@plt+0x14074>
   25738:	bls	25784 <ftello64@plt+0x14144>
   2573c:	cmp	r3, #64	; 0x40
   25740:	beq	256b4 <ftello64@plt+0x14074>
   25744:	cmp	r3, #128	; 0x80
   25748:	beq	256b4 <ftello64@plt+0x14074>
   2574c:	b	25368 <ftello64@plt+0x13d28>
   25750:	ldr	r6, [r2]
   25754:	add	r3, r6, #12
   25758:	add	r6, r6, #28
   2575c:	ldr	r8, [r3, #4]!
   25760:	cmp	r8, #0
   25764:	bne	25368 <ftello64@plt+0x13d28>
   25768:	cmp	r6, r3
   2576c:	bne	2575c <ftello64@plt+0x1411c>
   25770:	b	256b4 <ftello64@plt+0x14074>
   25774:	ldr	r0, [sp, #12]
   25778:	b	24d0c <ftello64@plt+0x136cc>
   2577c:	mov	r8, r0
   25780:	b	254b8 <ftello64@plt+0x13e78>
   25784:	cmp	r3, #16
   25788:	beq	256b4 <ftello64@plt+0x14074>
   2578c:	b	25368 <ftello64@plt+0x13d28>
   25790:	mov	r1, r3
   25794:	b	24dcc <ftello64@plt+0x1378c>
   25798:	ldr	r0, [r6, #132]	; 0x84
   2579c:	b	24fe8 <ftello64@plt+0x139a8>
   257a0:	mov	r0, #12
   257a4:	b	250fc <ftello64@plt+0x13abc>
   257a8:	ldr	r6, [r5]
   257ac:	str	r0, [r4, #52]	; 0x34
   257b0:	b	24d14 <ftello64@plt+0x136d4>
   257b4:	mov	r1, r0
   257b8:	ldrb	r2, [r4, #88]	; 0x58
   257bc:	mov	r0, #1
   257c0:	ldr	r3, [r4, #76]	; 0x4c
   257c4:	str	r0, [r4, #92]	; 0x5c
   257c8:	and	r2, r2, #251	; 0xfb
   257cc:	cmp	r3, #0
   257d0:	movle	r3, r1
   257d4:	orrgt	r3, r1, #1
   257d8:	bfi	r2, r3, #1, #1
   257dc:	strb	r2, [r4, #88]	; 0x58
   257e0:	b	25368 <ftello64@plt+0x13d28>
   257e4:	bl	1161c <abort@plt>
   257e8:	movw	r3, #51516	; 0xc93c
   257ec:	movt	r3, #3
   257f0:	str	r4, [sp, #-8]!
   257f4:	ldr	r3, [r3]
   257f8:	str	lr, [sp, #4]
   257fc:	mov	lr, r2
   25800:	mov	r2, r1
   25804:	ldrb	ip, [lr, #28]
   25808:	mov	r1, r0
   2580c:	mov	r0, lr
   25810:	ubfx	r4, r3, #25, #1
   25814:	bfi	ip, r4, #4, #1
   25818:	mvn	ip, ip, lsl #25
   2581c:	mvn	ip, ip, lsr #25
   25820:	strb	ip, [lr, #28]
   25824:	bl	24a54 <ftello64@plt+0x13414>
   25828:	subs	r3, r0, #0
   2582c:	beq	25860 <ftello64@plt+0x14220>
   25830:	movw	r1, #46588	; 0xb5fc
   25834:	movt	r1, #2
   25838:	ldr	r4, [sp]
   2583c:	add	r3, r1, r3, lsl #2
   25840:	add	r1, r1, #32
   25844:	mov	r2, #5
   25848:	mov	r0, #0
   2584c:	ldr	lr, [sp, #4]
   25850:	add	sp, sp, #8
   25854:	ldr	r3, [r3, #416]	; 0x1a0
   25858:	add	r1, r1, r3
   2585c:	b	1137c <dcgettext@plt>
   25860:	ldr	r4, [sp]
   25864:	add	sp, sp, #4
   25868:	pop	{pc}		; (ldr pc, [sp], #4)
   2586c:	movw	r3, #51516	; 0xc93c
   25870:	movt	r3, #3
   25874:	ldr	r2, [r3]
   25878:	str	r0, [r3]
   2587c:	mov	r0, r2
   25880:	bx	lr
   25884:	strd	r4, [sp, #-16]!
   25888:	mov	r2, #256	; 0x100
   2588c:	mov	r4, r0
   25890:	ldr	r5, [r0]
   25894:	mov	r1, #0
   25898:	str	r6, [sp, #8]
   2589c:	ldr	r6, [r0, #16]
   258a0:	str	lr, [sp, #12]
   258a4:	mov	r0, r6
   258a8:	bl	11520 <memset@plt>
   258ac:	ldr	r1, [r5, #36]	; 0x24
   258b0:	mov	r3, r6
   258b4:	mov	r0, r4
   258b8:	add	r2, r1, #12
   258bc:	add	r1, r1, #8
   258c0:	bl	1e688 <ftello64@plt+0xd048>
   258c4:	ldr	r3, [r5, #36]	; 0x24
   258c8:	ldr	r0, [r5, #40]	; 0x28
   258cc:	cmp	r3, r0
   258d0:	beq	258ec <ftello64@plt+0x142ac>
   258d4:	add	r2, r0, #12
   258d8:	add	r1, r0, #8
   258dc:	mov	r3, r6
   258e0:	mov	r0, r4
   258e4:	bl	1e688 <ftello64@plt+0xd048>
   258e8:	ldr	r0, [r5, #36]	; 0x24
   258ec:	ldr	r1, [r5, #44]	; 0x2c
   258f0:	cmp	r1, r0
   258f4:	beq	25910 <ftello64@plt+0x142d0>
   258f8:	add	r2, r1, #12
   258fc:	mov	r0, r4
   25900:	mov	r3, r6
   25904:	add	r1, r1, #8
   25908:	bl	1e688 <ftello64@plt+0xd048>
   2590c:	ldr	r0, [r5, #36]	; 0x24
   25910:	ldr	r1, [r5, #48]	; 0x30
   25914:	cmp	r1, r0
   25918:	beq	25930 <ftello64@plt+0x142f0>
   2591c:	add	r2, r1, #12
   25920:	mov	r3, r6
   25924:	add	r1, r1, #8
   25928:	mov	r0, r4
   2592c:	bl	1e688 <ftello64@plt+0xd048>
   25930:	ldrb	r3, [r4, #28]
   25934:	mov	r0, #0
   25938:	ldr	r6, [sp, #8]
   2593c:	orr	r3, r3, #8
   25940:	strb	r3, [r4, #28]
   25944:	ldrd	r4, [sp]
   25948:	add	sp, sp, #12
   2594c:	pop	{pc}		; (ldr pc, [sp], #4)
   25950:	cmp	r3, r2
   25954:	strd	r4, [sp, #-36]!	; 0xffffffdc
   25958:	strd	r6, [sp, #8]
   2595c:	strd	r8, [sp, #16]
   25960:	strd	sl, [sp, #24]
   25964:	str	lr, [sp, #32]
   25968:	sub	sp, sp, #52	; 0x34
   2596c:	movle	lr, #0
   25970:	movgt	lr, #1
   25974:	ldr	ip, [sp, #88]	; 0x58
   25978:	orrs	lr, lr, r3, lsr #31
   2597c:	ldrb	lr, [sp, #100]	; 0x64
   25980:	ldr	r8, [sp, #96]	; 0x60
   25984:	add	r7, r3, ip
   25988:	str	lr, [sp, #36]	; 0x24
   2598c:	ldr	lr, [r0]
   25990:	str	lr, [sp, #28]
   25994:	bne	25c88 <ftello64@plt+0x14648>
   25998:	cmp	r7, r2
   2599c:	mov	r4, r0
   259a0:	str	r2, [sp, #32]
   259a4:	mov	fp, r3
   259a8:	str	r1, [sp, #40]	; 0x28
   259ac:	bgt	25c34 <ftello64@plt+0x145f4>
   259b0:	cmp	ip, #0
   259b4:	cmpge	fp, r7
   259b8:	bgt	25c34 <ftello64@plt+0x145f4>
   259bc:	cmp	r7, #0
   259c0:	blt	25c3c <ftello64@plt+0x145fc>
   259c4:	cmp	fp, r7
   259c8:	movgt	r2, #0
   259cc:	movle	r2, #1
   259d0:	ands	r3, r2, ip, lsr #31
   259d4:	bne	25c3c <ftello64@plt+0x145fc>
   259d8:	movw	r2, #0
   259dc:	movt	r2, #0
   259e0:	cmp	r2, #0
   259e4:	mov	r5, #1
   259e8:	moveq	r5, r2
   259ec:	movw	r2, #0
   259f0:	movt	r2, #0
   259f4:	mov	r0, #1
   259f8:	cmp	r2, #0
   259fc:	moveq	r0, r2
   25a00:	orr	r5, r5, r0
   25a04:	ands	r5, r5, #255	; 0xff
   25a08:	beq	25a1c <ftello64@plt+0x143dc>
   25a0c:	ldr	r3, [sp, #28]
   25a10:	mov	r5, #1
   25a14:	add	r0, r3, #136	; 0x88
   25a18:	bl	112f8 <pthread_mutex_lock@plt>
   25a1c:	ldrb	r0, [r4, #28]
   25a20:	cmp	fp, r7
   25a24:	ubfx	r3, r0, #5, #2
   25a28:	str	r3, [sp, #44]	; 0x2c
   25a2c:	bge	25a44 <ftello64@plt+0x14404>
   25a30:	ldr	r2, [r4, #16]
   25a34:	cmp	r2, #0
   25a38:	beq	25a44 <ftello64@plt+0x14404>
   25a3c:	tst	r0, #8
   25a40:	beq	25be0 <ftello64@plt+0x145a0>
   25a44:	ubfx	r2, r0, #4, #1
   25a48:	cmp	r8, #0
   25a4c:	orreq	r2, r2, #1
   25a50:	ands	r2, r2, #255	; 0xff
   25a54:	bne	25bcc <ftello64@plt+0x1458c>
   25a58:	and	r0, r0, #6
   25a5c:	ldr	ip, [r4, #24]
   25a60:	cmp	r0, #4
   25a64:	beq	25c98 <ftello64@plt+0x14658>
   25a68:	add	sl, ip, #1
   25a6c:	mov	r6, sl
   25a70:	lsl	r0, sl, #3
   25a74:	bl	28118 <ftello64@plt+0x16ad8>
   25a78:	subs	r9, r0, #0
   25a7c:	beq	25c90 <ftello64@plt+0x14650>
   25a80:	mov	r3, fp
   25a84:	mov	r0, r4
   25a88:	str	sl, [sp, #8]
   25a8c:	ldr	ip, [sp, #92]	; 0x5c
   25a90:	ldr	r2, [sp, #32]
   25a94:	ldr	r1, [sp, #40]	; 0x28
   25a98:	stm	sp, {r7, ip}
   25a9c:	ldr	ip, [sp, #44]	; 0x2c
   25aa0:	str	r9, [sp, #12]
   25aa4:	str	ip, [sp, #16]
   25aa8:	bl	201dc <ftello64@plt+0xeb9c>
   25aac:	cmp	r0, #0
   25ab0:	beq	25b00 <ftello64@plt+0x144c0>
   25ab4:	cmp	r0, #1
   25ab8:	mvneq	r4, #0
   25abc:	beq	25ac4 <ftello64@plt+0x14484>
   25ac0:	mvn	r4, #1
   25ac4:	mov	r0, r9
   25ac8:	bl	1500c <ftello64@plt+0x39cc>
   25acc:	cmp	r5, #0
   25ad0:	beq	25ae0 <ftello64@plt+0x144a0>
   25ad4:	ldr	r3, [sp, #28]
   25ad8:	add	r0, r3, #136	; 0x88
   25adc:	bl	11250 <pthread_mutex_unlock@plt>
   25ae0:	mov	r0, r4
   25ae4:	add	sp, sp, #52	; 0x34
   25ae8:	ldrd	r4, [sp]
   25aec:	ldrd	r6, [sp, #8]
   25af0:	ldrd	r8, [sp, #16]
   25af4:	ldrd	sl, [sp, #24]
   25af8:	add	sp, sp, #32
   25afc:	pop	{pc}		; (ldr pc, [sp], #4)
   25b00:	cmp	r8, #0
   25b04:	beq	25bb0 <ftello64@plt+0x14570>
   25b08:	ldrb	r7, [r4, #28]
   25b0c:	add	sl, r6, #1
   25b10:	ubfx	r7, r7, #1, #2
   25b14:	cmp	r7, #0
   25b18:	beq	25bf0 <ftello64@plt+0x145b0>
   25b1c:	cmp	r7, #1
   25b20:	movne	r7, #2
   25b24:	beq	25cc4 <ftello64@plt+0x14684>
   25b28:	cmp	r6, #0
   25b2c:	ble	25d10 <ftello64@plt+0x146d0>
   25b30:	ldrd	r0, [r8, #4]
   25b34:	add	lr, r9, r6, lsl #3
   25b38:	mov	r3, r9
   25b3c:	mov	r2, r6
   25b40:	sub	r0, r0, #4
   25b44:	sub	r1, r1, #4
   25b48:	ldr	ip, [r3]
   25b4c:	add	r3, r3, #8
   25b50:	str	ip, [r0, #4]!
   25b54:	ldr	ip, [r3, #-4]
   25b58:	cmp	lr, r3
   25b5c:	str	ip, [r1, #4]!
   25b60:	bne	25b48 <ftello64@plt+0x14508>
   25b64:	ldr	r3, [r8]
   25b68:	cmp	r3, r2
   25b6c:	bls	25b98 <ftello64@plt+0x14558>
   25b70:	ldr	ip, [r8, #4]
   25b74:	mvn	r3, #0
   25b78:	ldr	r0, [r8, #8]
   25b7c:	str	r3, [r0, r2, lsl #2]
   25b80:	add	r6, r6, #1
   25b84:	str	r3, [ip, r2, lsl #2]
   25b88:	mov	r2, r6
   25b8c:	ldr	r1, [r8]
   25b90:	cmp	r1, r6
   25b94:	bhi	25b7c <ftello64@plt+0x1453c>
   25b98:	ldrb	r3, [r4, #28]
   25b9c:	bfi	r3, r7, #1, #2
   25ba0:	and	r2, r3, #6
   25ba4:	cmp	r2, #0
   25ba8:	strb	r3, [r4, #28]
   25bac:	beq	25ac0 <ftello64@plt+0x14480>
   25bb0:	ldr	r3, [sp, #36]	; 0x24
   25bb4:	ldr	r4, [r9]
   25bb8:	cmp	r3, #0
   25bbc:	beq	25ac4 <ftello64@plt+0x14484>
   25bc0:	ldr	r3, [r9, #4]
   25bc4:	sub	r4, r3, r4
   25bc8:	b	25ac4 <ftello64@plt+0x14484>
   25bcc:	mov	sl, #1
   25bd0:	mov	r0, #8
   25bd4:	mov	r6, sl
   25bd8:	mov	r8, #0
   25bdc:	b	25a74 <ftello64@plt+0x14434>
   25be0:	mov	r0, r4
   25be4:	bl	25884 <ftello64@plt+0x14244>
   25be8:	ldrb	r0, [r4, #28]
   25bec:	b	25a44 <ftello64@plt+0x14404>
   25bf0:	lsl	r7, sl, #2
   25bf4:	mov	r0, r7
   25bf8:	bl	28118 <ftello64@plt+0x16ad8>
   25bfc:	cmp	r0, #0
   25c00:	str	r0, [r8, #4]
   25c04:	beq	25d1c <ftello64@plt+0x146dc>
   25c08:	mov	r0, r7
   25c0c:	bl	28118 <ftello64@plt+0x16ad8>
   25c10:	cmp	r0, #0
   25c14:	mov	r7, r0
   25c18:	str	r0, [r8, #8]
   25c1c:	movne	r7, #1
   25c20:	strne	sl, [r8]
   25c24:	bne	25b28 <ftello64@plt+0x144e8>
   25c28:	ldr	r0, [r8, #4]
   25c2c:	bl	1500c <ftello64@plt+0x39cc>
   25c30:	b	25b98 <ftello64@plt+0x14558>
   25c34:	ldr	r7, [sp, #32]
   25c38:	b	259d8 <ftello64@plt+0x14398>
   25c3c:	movw	r2, #0
   25c40:	movt	r2, #0
   25c44:	cmp	r2, #0
   25c48:	mov	r5, #1
   25c4c:	moveq	r5, r2
   25c50:	movw	r2, #0
   25c54:	movt	r2, #0
   25c58:	mov	r1, #1
   25c5c:	cmp	r2, #0
   25c60:	moveq	r1, r2
   25c64:	orr	r5, r5, r1
   25c68:	ands	r5, r5, #255	; 0xff
   25c6c:	movne	r7, #0
   25c70:	bne	25a0c <ftello64@plt+0x143cc>
   25c74:	ldrb	r0, [r4, #28]
   25c78:	mov	r7, r5
   25c7c:	ubfx	r3, r0, #5, #2
   25c80:	str	r3, [sp, #44]	; 0x2c
   25c84:	b	25a44 <ftello64@plt+0x14404>
   25c88:	mvn	r4, #0
   25c8c:	b	25ae0 <ftello64@plt+0x144a0>
   25c90:	mvn	r4, #1
   25c94:	b	25acc <ftello64@plt+0x1448c>
   25c98:	ldr	sl, [r8]
   25c9c:	cmp	sl, ip
   25ca0:	bhi	25a68 <ftello64@plt+0x14428>
   25ca4:	cmp	sl, #0
   25ca8:	mov	r6, sl
   25cac:	bgt	25a70 <ftello64@plt+0x14430>
   25cb0:	mov	sl, #1
   25cb4:	mov	r8, r2
   25cb8:	mov	r6, sl
   25cbc:	mov	r0, #8
   25cc0:	b	25a74 <ftello64@plt+0x14434>
   25cc4:	ldr	r3, [r8]
   25cc8:	cmp	r3, sl
   25ccc:	bcs	25b28 <ftello64@plt+0x144e8>
   25cd0:	lsl	fp, sl, #2
   25cd4:	ldr	r0, [r8, #4]
   25cd8:	mov	r1, fp
   25cdc:	bl	28154 <ftello64@plt+0x16b14>
   25ce0:	subs	r2, r0, #0
   25ce4:	str	r2, [sp, #32]
   25ce8:	beq	25d1c <ftello64@plt+0x146dc>
   25cec:	mov	r1, fp
   25cf0:	ldr	r0, [r8, #8]
   25cf4:	bl	28154 <ftello64@plt+0x16b14>
   25cf8:	subs	fp, r0, #0
   25cfc:	ldr	r2, [sp, #32]
   25d00:	beq	25d24 <ftello64@plt+0x146e4>
   25d04:	str	sl, [r8]
   25d08:	stmib	r8, {r2, fp}
   25d0c:	b	25b28 <ftello64@plt+0x144e8>
   25d10:	mov	r6, #0
   25d14:	mov	r2, r6
   25d18:	b	25b64 <ftello64@plt+0x14524>
   25d1c:	mov	r7, #0
   25d20:	b	25b98 <ftello64@plt+0x14558>
   25d24:	mov	r0, r2
   25d28:	mov	r7, fp
   25d2c:	bl	1500c <ftello64@plt+0x39cc>
   25d30:	b	25b98 <ftello64@plt+0x14558>
   25d34:	strd	r4, [sp, #-36]!	; 0xffffffdc
   25d38:	strd	r6, [sp, #8]
   25d3c:	mov	r7, r3
   25d40:	strd	r8, [sp, #16]
   25d44:	strd	sl, [sp, #24]
   25d48:	str	lr, [sp, #32]
   25d4c:	sub	sp, sp, #28
   25d50:	ldr	r5, [sp, #64]	; 0x40
   25d54:	ldr	r6, [sp, #80]	; 0x50
   25d58:	ldrb	fp, [sp, #84]	; 0x54
   25d5c:	orr	r3, r5, r2
   25d60:	orrs	r3, r3, r6
   25d64:	bmi	25e14 <ftello64@plt+0x147d4>
   25d68:	adds	r9, r2, r5
   25d6c:	mov	r4, r2
   25d70:	bvs	25e14 <ftello64@plt+0x147d4>
   25d74:	cmp	r5, #0
   25d78:	mov	sl, r0
   25d7c:	beq	25e1c <ftello64@plt+0x147dc>
   25d80:	cmp	r2, #0
   25d84:	str	r1, [sp, #20]
   25d88:	moveq	r8, r2
   25d8c:	bne	25de0 <ftello64@plt+0x147a0>
   25d90:	ldr	r3, [sp, #72]	; 0x48
   25d94:	mov	r2, r9
   25d98:	mov	r1, r7
   25d9c:	mov	r0, sl
   25da0:	str	fp, [sp, #12]
   25da4:	ldr	ip, [sp, #76]	; 0x4c
   25da8:	stm	sp, {r3, r6, ip}
   25dac:	ldr	r3, [sp, #68]	; 0x44
   25db0:	bl	25950 <ftello64@plt+0x14310>
   25db4:	mov	r4, r0
   25db8:	mov	r0, r8
   25dbc:	bl	1500c <ftello64@plt+0x39cc>
   25dc0:	mov	r0, r4
   25dc4:	add	sp, sp, #28
   25dc8:	ldrd	r4, [sp]
   25dcc:	ldrd	r6, [sp, #8]
   25dd0:	ldrd	r8, [sp, #16]
   25dd4:	ldrd	sl, [sp, #24]
   25dd8:	add	sp, sp, #32
   25ddc:	pop	{pc}		; (ldr pc, [sp], #4)
   25de0:	mov	r0, r9
   25de4:	bl	28118 <ftello64@plt+0x16ad8>
   25de8:	subs	r8, r0, #0
   25dec:	beq	25e14 <ftello64@plt+0x147d4>
   25df0:	mov	r2, r4
   25df4:	ldr	r1, [sp, #20]
   25df8:	bl	1131c <memcpy@plt>
   25dfc:	mov	r1, r7
   25e00:	mov	r2, r5
   25e04:	add	r0, r8, r4
   25e08:	mov	r7, r8
   25e0c:	bl	1131c <memcpy@plt>
   25e10:	b	25d90 <ftello64@plt+0x14750>
   25e14:	mvn	r4, #1
   25e18:	b	25dc0 <ftello64@plt+0x14780>
   25e1c:	mov	r7, r1
   25e20:	mov	r8, r5
   25e24:	b	25d90 <ftello64@plt+0x14750>
   25e28:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25e2c:	mov	r4, r0
   25e30:	mov	r0, #0
   25e34:	tst	r2, #1
   25e38:	movw	r5, #45820	; 0xb2fc
   25e3c:	movt	r5, #3
   25e40:	movw	r3, #710	; 0x2c6
   25e44:	movt	r3, #257	; 0x101
   25e48:	strd	r6, [sp, #8]
   25e4c:	mov	r6, r2
   25e50:	str	r8, [sp, #16]
   25e54:	mov	r7, r1
   25e58:	movne	r8, r5
   25e5c:	str	lr, [sp, #20]
   25e60:	moveq	r8, r3
   25e64:	str	r0, [r4]
   25e68:	str	r0, [r4, #4]
   25e6c:	str	r0, [r4, #8]
   25e70:	mov	r0, #256	; 0x100
   25e74:	bl	28118 <ftello64@plt+0x16ad8>
   25e78:	cmp	r0, #0
   25e7c:	str	r0, [r4, #16]
   25e80:	beq	25f2c <ftello64@plt+0x148ec>
   25e84:	lsl	r5, r6, #21
   25e88:	ands	r2, r6, #4
   25e8c:	and	r5, r5, #4194304	; 0x400000
   25e90:	orr	r5, r5, r8
   25e94:	bne	25f04 <ftello64@plt+0x148c4>
   25e98:	ldrb	r3, [r4, #28]
   25e9c:	ubfx	r6, r6, #3, #1
   25ea0:	mov	r1, #0
   25ea4:	mov	r0, r7
   25ea8:	str	r1, [r4, #20]
   25eac:	bfi	r3, r2, #7, #1
   25eb0:	bfi	r3, r6, #4, #1
   25eb4:	strb	r3, [r4, #28]
   25eb8:	bl	114cc <strlen@plt>
   25ebc:	mov	r2, r0
   25ec0:	mov	r3, r5
   25ec4:	mov	r1, r7
   25ec8:	mov	r0, r4
   25ecc:	bl	24a54 <ftello64@plt+0x13414>
   25ed0:	cmp	r0, #16
   25ed4:	mov	r5, r0
   25ed8:	beq	25f14 <ftello64@plt+0x148d4>
   25edc:	cmp	r0, #0
   25ee0:	bne	25f18 <ftello64@plt+0x148d8>
   25ee4:	mov	r0, r4
   25ee8:	bl	25884 <ftello64@plt+0x14244>
   25eec:	mov	r0, r5
   25ef0:	ldrd	r4, [sp]
   25ef4:	ldrd	r6, [sp, #8]
   25ef8:	ldr	r8, [sp, #16]
   25efc:	add	sp, sp, #20
   25f00:	pop	{pc}		; (ldr pc, [sp], #4)
   25f04:	bic	r5, r5, #64	; 0x40
   25f08:	mov	r2, #1
   25f0c:	orr	r5, r5, #256	; 0x100
   25f10:	b	25e98 <ftello64@plt+0x14858>
   25f14:	mov	r5, #8
   25f18:	ldr	r0, [r4, #16]
   25f1c:	bl	1500c <ftello64@plt+0x39cc>
   25f20:	mov	r3, #0
   25f24:	str	r3, [r4, #16]
   25f28:	b	25eec <ftello64@plt+0x148ac>
   25f2c:	mov	r5, #12
   25f30:	b	25eec <ftello64@plt+0x148ac>
   25f34:	cmp	r0, #16
   25f38:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25f3c:	strd	r6, [sp, #8]
   25f40:	str	r8, [sp, #16]
   25f44:	str	lr, [sp, #20]
   25f48:	bhi	25fc4 <ftello64@plt+0x14984>
   25f4c:	movw	r1, #46588	; 0xb5fc
   25f50:	movt	r1, #2
   25f54:	add	ip, r1, r0, lsl #2
   25f58:	mov	r4, r3
   25f5c:	add	r1, r1, #32
   25f60:	mov	r6, r2
   25f64:	mov	r0, #0
   25f68:	ldr	r3, [ip, #416]	; 0x1a0
   25f6c:	mov	r2, #5
   25f70:	add	r1, r1, r3
   25f74:	bl	1137c <dcgettext@plt>
   25f78:	mov	r7, r0
   25f7c:	bl	114cc <strlen@plt>
   25f80:	cmp	r4, #0
   25f84:	add	r5, r0, #1
   25f88:	beq	25fac <ftello64@plt+0x1496c>
   25f8c:	cmp	r5, r4
   25f90:	mov	r1, r7
   25f94:	subhi	r2, r4, #1
   25f98:	movhi	r3, #0
   25f9c:	movls	r2, r5
   25fa0:	mov	r0, r6
   25fa4:	strbhi	r3, [r6, r2]
   25fa8:	bl	1131c <memcpy@plt>
   25fac:	mov	r0, r5
   25fb0:	ldrd	r4, [sp]
   25fb4:	ldrd	r6, [sp, #8]
   25fb8:	ldr	r8, [sp, #16]
   25fbc:	add	sp, sp, #20
   25fc0:	pop	{pc}		; (ldr pc, [sp], #4)
   25fc4:	bl	1161c <abort@plt>
   25fc8:	strd	r4, [sp, #-16]!
   25fcc:	mov	r4, r0
   25fd0:	ldr	r5, [r0]
   25fd4:	str	r6, [sp, #8]
   25fd8:	str	lr, [sp, #12]
   25fdc:	cmp	r5, #0
   25fe0:	beq	26028 <ftello64@plt+0x149e8>
   25fe4:	movw	r2, #0
   25fe8:	movt	r2, #0
   25fec:	cmp	r2, #0
   25ff0:	mov	r3, #1
   25ff4:	moveq	r3, r2
   25ff8:	movw	r2, #0
   25ffc:	movt	r2, #0
   26000:	mov	r1, #1
   26004:	cmp	r2, #0
   26008:	moveq	r1, r2
   2600c:	orr	r3, r3, r1
   26010:	tst	r3, #1
   26014:	beq	26020 <ftello64@plt+0x149e0>
   26018:	add	r0, r5, #136	; 0x88
   2601c:	bl	112bc <pthread_mutex_destroy@plt>
   26020:	mov	r0, r5
   26024:	bl	1b6f4 <ftello64@plt+0xa0b4>
   26028:	mov	r5, #0
   2602c:	ldr	r0, [r4, #16]
   26030:	str	r5, [r4]
   26034:	str	r5, [r4, #4]
   26038:	bl	1500c <ftello64@plt+0x39cc>
   2603c:	str	r5, [r4, #16]
   26040:	ldr	r0, [r4, #20]
   26044:	bl	1500c <ftello64@plt+0x39cc>
   26048:	ldr	r6, [sp, #8]
   2604c:	str	r5, [r4, #20]
   26050:	ldrd	r4, [sp]
   26054:	add	sp, sp, #12
   26058:	pop	{pc}		; (ldr pc, [sp], #4)
   2605c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   26060:	strd	r6, [sp, #8]
   26064:	strd	r8, [sp, #16]
   26068:	strd	sl, [sp, #24]
   2606c:	str	lr, [sp, #32]
   26070:	sub	sp, sp, #36	; 0x24
   26074:	ldr	r6, [sp, #72]	; 0x48
   26078:	bics	ip, r6, #7
   2607c:	movne	r0, #2
   26080:	bne	26138 <ftello64@plt+0x14af8>
   26084:	ands	sl, r6, #4
   26088:	mov	r7, r3
   2608c:	str	r2, [sp, #28]
   26090:	mov	r8, r1
   26094:	mov	r5, r0
   26098:	bne	26154 <ftello64@plt+0x14b14>
   2609c:	mov	r0, r1
   260a0:	bl	114cc <strlen@plt>
   260a4:	mov	r9, r0
   260a8:	movw	r2, #0
   260ac:	movt	r2, #0
   260b0:	ldr	fp, [r5]
   260b4:	cmp	r2, #0
   260b8:	mov	r4, #1
   260bc:	moveq	r4, r2
   260c0:	movw	r2, #0
   260c4:	movt	r2, #0
   260c8:	mov	r1, #1
   260cc:	cmp	r2, #0
   260d0:	moveq	r1, r2
   260d4:	orr	r4, r4, r1
   260d8:	ands	r4, r4, #255	; 0xff
   260dc:	beq	260e8 <ftello64@plt+0x14aa8>
   260e0:	add	r0, fp, #136	; 0x88
   260e4:	bl	112f8 <pthread_mutex_lock@plt>
   260e8:	ldrb	r2, [r5, #28]
   260ec:	tst	r2, #16
   260f0:	beq	26160 <ftello64@plt+0x14b20>
   260f4:	mov	ip, #0
   260f8:	mov	r0, r5
   260fc:	str	r9, [sp]
   26100:	mov	r3, sl
   26104:	mov	r1, r8
   26108:	mov	r2, r9
   2610c:	stmib	sp, {r9, ip}
   26110:	str	ip, [sp, #12]
   26114:	str	r6, [sp, #16]
   26118:	bl	201dc <ftello64@plt+0xeb9c>
   2611c:	mov	r5, r0
   26120:	cmp	r4, #0
   26124:	beq	26130 <ftello64@plt+0x14af0>
   26128:	add	r0, fp, #136	; 0x88
   2612c:	bl	11250 <pthread_mutex_unlock@plt>
   26130:	adds	r0, r5, #0
   26134:	movne	r0, #1
   26138:	add	sp, sp, #36	; 0x24
   2613c:	ldrd	r4, [sp]
   26140:	ldrd	r6, [sp, #8]
   26144:	ldrd	r8, [sp, #16]
   26148:	ldrd	sl, [sp, #24]
   2614c:	add	sp, sp, #32
   26150:	pop	{pc}		; (ldr pc, [sp], #4)
   26154:	ldr	sl, [r3]
   26158:	ldr	r9, [r3, #4]
   2615c:	b	260a8 <ftello64@plt+0x14a68>
   26160:	ldr	ip, [sp, #28]
   26164:	mov	r0, r5
   26168:	mov	r3, sl
   2616c:	mov	r1, r8
   26170:	mov	r2, r9
   26174:	str	r9, [sp]
   26178:	stmib	sp, {r9, ip}
   2617c:	str	r7, [sp, #12]
   26180:	str	r6, [sp, #16]
   26184:	bl	201dc <ftello64@plt+0xeb9c>
   26188:	mov	r5, r0
   2618c:	b	26120 <ftello64@plt+0x14ae0>
   26190:	str	r4, [sp, #-8]!
   26194:	mov	r4, #0
   26198:	str	lr, [sp, #4]
   2619c:	sub	sp, sp, #16
   261a0:	mov	lr, #1
   261a4:	ldr	ip, [sp, #24]
   261a8:	str	r4, [sp]
   261ac:	stmib	sp, {r2, ip, lr}
   261b0:	bl	25950 <ftello64@plt+0x14310>
   261b4:	add	sp, sp, #16
   261b8:	ldr	r4, [sp]
   261bc:	add	sp, sp, #4
   261c0:	pop	{pc}		; (ldr pc, [sp], #4)
   261c4:	str	r4, [sp, #-8]!
   261c8:	mov	r4, #0
   261cc:	str	lr, [sp, #4]
   261d0:	sub	sp, sp, #16
   261d4:	ldr	lr, [sp, #24]
   261d8:	ldr	ip, [sp, #28]
   261dc:	str	lr, [sp]
   261e0:	str	r4, [sp, #12]
   261e4:	stmib	sp, {r2, ip}
   261e8:	bl	25950 <ftello64@plt+0x14310>
   261ec:	add	sp, sp, #16
   261f0:	ldr	r4, [sp]
   261f4:	add	sp, sp, #4
   261f8:	pop	{pc}		; (ldr pc, [sp], #4)
   261fc:	strd	r4, [sp, #-12]!
   26200:	mov	r4, #1
   26204:	str	lr, [sp, #8]
   26208:	sub	sp, sp, #28
   2620c:	mov	lr, #0
   26210:	ldr	ip, [sp, #40]	; 0x28
   26214:	ldr	r5, [sp, #44]	; 0x2c
   26218:	str	ip, [sp]
   2621c:	ldr	ip, [sp, #52]	; 0x34
   26220:	stmib	sp, {r5, lr}
   26224:	ldr	lr, [sp, #48]	; 0x30
   26228:	str	r4, [sp, #20]
   2622c:	str	lr, [sp, #12]
   26230:	str	ip, [sp, #16]
   26234:	bl	25d34 <ftello64@plt+0x146f4>
   26238:	add	sp, sp, #28
   2623c:	ldrd	r4, [sp]
   26240:	add	sp, sp, #8
   26244:	pop	{pc}		; (ldr pc, [sp], #4)
   26248:	str	r4, [sp, #-8]!
   2624c:	mov	r4, #0
   26250:	str	lr, [sp, #4]
   26254:	sub	sp, sp, #24
   26258:	ldr	lr, [sp, #32]
   2625c:	ldr	ip, [sp, #36]	; 0x24
   26260:	str	lr, [sp]
   26264:	str	r4, [sp, #20]
   26268:	str	ip, [sp, #4]
   2626c:	ldr	r4, [sp, #40]	; 0x28
   26270:	ldr	lr, [sp, #44]	; 0x2c
   26274:	ldr	ip, [sp, #48]	; 0x30
   26278:	str	r4, [sp, #8]
   2627c:	str	lr, [sp, #12]
   26280:	str	ip, [sp, #16]
   26284:	bl	25d34 <ftello64@plt+0x146f4>
   26288:	add	sp, sp, #24
   2628c:	ldr	r4, [sp]
   26290:	add	sp, sp, #4
   26294:	pop	{pc}		; (ldr pc, [sp], #4)
   26298:	cmp	r2, #0
   2629c:	beq	262c4 <ftello64@plt+0x14c84>
   262a0:	ldrb	ip, [r0, #28]
   262a4:	push	{lr}		; (str lr, [sp, #-4]!)
   262a8:	mov	lr, #1
   262ac:	bfi	ip, lr, #1, #2
   262b0:	strb	ip, [r0, #28]
   262b4:	strd	r2, [r1]
   262b8:	ldr	r3, [sp, #4]
   262bc:	str	r3, [r1, #8]
   262c0:	pop	{pc}		; (ldr pc, [sp], #4)
   262c4:	ldrb	r3, [r0, #28]
   262c8:	bfi	r3, r2, #1, #2
   262cc:	strb	r3, [r0, #28]
   262d0:	str	r2, [r1]
   262d4:	str	r2, [r1, #4]
   262d8:	str	r2, [r1, #8]
   262dc:	bx	lr
   262e0:	strd	r4, [sp, #-16]!
   262e4:	mov	r4, r1
   262e8:	mov	r1, #0
   262ec:	mov	r2, r4
   262f0:	mov	r5, r0
   262f4:	str	r6, [sp, #8]
   262f8:	str	lr, [sp, #12]
   262fc:	bl	1155c <memchr@plt>
   26300:	cmp	r0, #0
   26304:	ldr	r6, [sp, #8]
   26308:	subne	r0, r0, r5
   2630c:	moveq	r0, r4
   26310:	ldrd	r4, [sp]
   26314:	add	sp, sp, #12
   26318:	addne	r0, r0, #1
   2631c:	pop	{pc}		; (ldr pc, [sp], #4)
   26320:	movw	r3, #47172	; 0xb844
   26324:	movt	r3, #2
   26328:	str	r4, [sp, #-8]!
   2632c:	movw	r1, #47192	; 0xb858
   26330:	movt	r1, #2
   26334:	str	lr, [sp, #4]
   26338:	movw	r0, #46276	; 0xb4c4
   2633c:	movt	r0, #2
   26340:	mov	r2, #163	; 0xa3
   26344:	bl	11634 <__assert_fail@plt>
   26348:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2634c:	strd	r6, [sp, #8]
   26350:	mov	r7, r1
   26354:	strd	r8, [sp, #16]
   26358:	strd	sl, [sp, #24]
   2635c:	str	lr, [sp, #32]
   26360:	sub	sp, sp, #76	; 0x4c
   26364:	bl	11388 <strdup@plt>
   26368:	subs	r5, r0, #0
   2636c:	beq	2681c <ftello64@plt+0x151dc>
   26370:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   26374:	cmp	r0, #1
   26378:	bls	265a8 <ftello64@plt+0x14f68>
   2637c:	cmp	r7, #0
   26380:	bne	266a0 <ftello64@plt+0x15060>
   26384:	mov	r0, r5
   26388:	str	r5, [sp, #32]
   2638c:	mov	sl, #0
   26390:	bl	114cc <strlen@plt>
   26394:	add	r7, r5, r0
   26398:	mov	r2, #0
   2639c:	mov	r3, #0
   263a0:	cmp	r7, r5
   263a4:	str	r7, [sp, #12]
   263a8:	strb	sl, [sp, #16]
   263ac:	strd	r2, [sp, #20]
   263b0:	strb	sl, [sp, #28]
   263b4:	bls	2655c <ftello64@plt+0x14f1c>
   263b8:	movw	fp, #48100	; 0xbbe4
   263bc:	movt	fp, #2
   263c0:	str	sl, [sp, #4]
   263c4:	mov	r6, sl
   263c8:	mov	r4, r5
   263cc:	mov	r9, #1
   263d0:	b	26404 <ftello64@plt+0x14dc4>
   263d4:	ldrb	r3, [sp, #40]	; 0x28
   263d8:	cmp	r3, #0
   263dc:	beq	26488 <ftello64@plt+0x14e48>
   263e0:	ldr	r0, [sp, #44]	; 0x2c
   263e4:	bl	114c0 <iswspace@plt>
   263e8:	clz	r6, r0
   263ec:	lsr	r6, r6, #5
   263f0:	mov	r3, #0
   263f4:	cmp	r4, r7
   263f8:	strb	r3, [sp, #28]
   263fc:	str	r4, [sp, #32]
   26400:	bcs	26670 <ftello64@plt+0x15030>
   26404:	ldrb	r3, [sp, #16]
   26408:	cmp	r3, #0
   2640c:	addne	r8, sp, #20
   26410:	bne	264a8 <ftello64@plt+0x14e68>
   26414:	ldrb	r3, [r4]
   26418:	lsr	r2, r3, #5
   2641c:	and	r3, r3, #31
   26420:	ldr	r2, [fp, r2, lsl #2]
   26424:	lsr	r3, r2, r3
   26428:	tst	r3, #1
   2642c:	beq	26490 <ftello64@plt+0x14e50>
   26430:	str	r9, [sp, #36]	; 0x24
   26434:	ldr	sl, [sp, #32]
   26438:	ldrb	r2, [r4]
   2643c:	strb	r9, [sp, #40]	; 0x28
   26440:	ldr	r7, [sp, #12]
   26444:	add	r4, sl, #1
   26448:	str	r2, [sp, #44]	; 0x2c
   2644c:	cmp	r6, #0
   26450:	strb	r9, [sp, #28]
   26454:	beq	263d4 <ftello64@plt+0x14d94>
   26458:	cmp	r6, #1
   2645c:	beq	2657c <ftello64@plt+0x14f3c>
   26460:	cmp	r6, #2
   26464:	bne	26488 <ftello64@plt+0x14e48>
   26468:	ldrb	r3, [sp, #40]	; 0x28
   2646c:	cmp	r3, #0
   26470:	beq	26488 <ftello64@plt+0x14e48>
   26474:	ldr	r0, [sp, #44]	; 0x2c
   26478:	bl	114c0 <iswspace@plt>
   2647c:	cmp	r0, #0
   26480:	moveq	r6, #1
   26484:	b	263f0 <ftello64@plt+0x14db0>
   26488:	mov	r6, #1
   2648c:	b	263f0 <ftello64@plt+0x14db0>
   26490:	add	r8, sp, #20
   26494:	mov	r0, r8
   26498:	bl	11340 <mbsinit@plt>
   2649c:	cmp	r0, #0
   264a0:	beq	26840 <ftello64@plt+0x15200>
   264a4:	strb	r9, [sp, #16]
   264a8:	sub	r2, r7, r4
   264ac:	mov	r1, r4
   264b0:	mov	r3, r8
   264b4:	add	r0, sp, #44	; 0x2c
   264b8:	bl	2866c <ftello64@plt+0x1702c>
   264bc:	cmn	r0, #1
   264c0:	mov	r4, r0
   264c4:	str	r0, [sp, #36]	; 0x24
   264c8:	beq	26654 <ftello64@plt+0x15014>
   264cc:	cmn	r0, #2
   264d0:	ldr	sl, [sp, #32]
   264d4:	beq	26684 <ftello64@plt+0x15044>
   264d8:	cmp	r0, #0
   264dc:	bne	26500 <ftello64@plt+0x14ec0>
   264e0:	str	r9, [sp, #36]	; 0x24
   264e4:	ldrb	r2, [sl]
   264e8:	cmp	r2, #0
   264ec:	bne	26820 <ftello64@plt+0x151e0>
   264f0:	ldr	r2, [sp, #44]	; 0x2c
   264f4:	cmp	r2, #0
   264f8:	bne	26810 <ftello64@plt+0x151d0>
   264fc:	mov	r4, #1
   26500:	mov	r0, r8
   26504:	strb	r9, [sp, #40]	; 0x28
   26508:	add	r4, sl, r4
   2650c:	bl	11340 <mbsinit@plt>
   26510:	cmp	r0, #0
   26514:	ldr	r7, [sp, #12]
   26518:	movne	r2, #0
   2651c:	strbne	r2, [sp, #16]
   26520:	b	2644c <ftello64@plt+0x14e0c>
   26524:	ldr	r4, [sp, #32]
   26528:	mov	r3, #1
   2652c:	mov	r2, #0
   26530:	strb	r3, [sp, #28]
   26534:	str	r3, [sp, #36]	; 0x24
   26538:	strb	r2, [sp, #40]	; 0x28
   2653c:	mov	r0, r4
   26540:	bl	114cc <strlen@plt>
   26544:	add	r2, r0, #1
   26548:	mov	r1, r4
   2654c:	mov	r0, r5
   26550:	bl	112e0 <memmove@plt>
   26554:	cmp	r7, #1
   26558:	bne	26384 <ftello64@plt+0x14d44>
   2655c:	mov	r0, r5
   26560:	add	sp, sp, #76	; 0x4c
   26564:	ldrd	r4, [sp]
   26568:	ldrd	r6, [sp, #8]
   2656c:	ldrd	r8, [sp, #16]
   26570:	ldrd	sl, [sp, #24]
   26574:	add	sp, sp, #32
   26578:	pop	{pc}		; (ldr pc, [sp], #4)
   2657c:	ldrb	r2, [sp, #40]	; 0x28
   26580:	cmp	r2, #0
   26584:	beq	263f0 <ftello64@plt+0x14db0>
   26588:	ldr	r0, [sp, #44]	; 0x2c
   2658c:	bl	114c0 <iswspace@plt>
   26590:	ldr	r3, [sp, #4]
   26594:	cmp	r0, #0
   26598:	movne	r3, sl
   2659c:	movne	r6, #2
   265a0:	str	r3, [sp, #4]
   265a4:	b	263f0 <ftello64@plt+0x14db0>
   265a8:	cmp	r7, #0
   265ac:	beq	26608 <ftello64@plt+0x14fc8>
   265b0:	ldrb	r4, [r5]
   265b4:	cmp	r4, #0
   265b8:	beq	26814 <ftello64@plt+0x151d4>
   265bc:	bl	114a8 <__ctype_b_loc@plt>
   265c0:	mov	r6, r5
   265c4:	ldr	r2, [r0]
   265c8:	b	265d8 <ftello64@plt+0x14f98>
   265cc:	ldrb	r4, [r6, #1]!
   265d0:	cmp	r4, #0
   265d4:	beq	265e8 <ftello64@plt+0x14fa8>
   265d8:	lsl	r4, r4, #1
   265dc:	ldrh	r3, [r2, r4]
   265e0:	tst	r3, #8192	; 0x2000
   265e4:	bne	265cc <ftello64@plt+0x14f8c>
   265e8:	mov	r0, r6
   265ec:	bl	114cc <strlen@plt>
   265f0:	add	r2, r0, #1
   265f4:	mov	r1, r6
   265f8:	mov	r0, r5
   265fc:	bl	112e0 <memmove@plt>
   26600:	cmp	r7, #1
   26604:	beq	2655c <ftello64@plt+0x14f1c>
   26608:	mov	r0, r5
   2660c:	bl	114cc <strlen@plt>
   26610:	sub	r0, r0, #1
   26614:	adds	r4, r5, r0
   26618:	bcs	2655c <ftello64@plt+0x14f1c>
   2661c:	bl	114a8 <__ctype_b_loc@plt>
   26620:	mov	r3, r4
   26624:	mov	ip, #0
   26628:	ldr	r1, [r0]
   2662c:	b	2663c <ftello64@plt+0x14ffc>
   26630:	cmp	r5, r3
   26634:	strb	ip, [r3, #1]
   26638:	bhi	2655c <ftello64@plt+0x14f1c>
   2663c:	ldrb	r2, [r3], #-1
   26640:	lsl	r2, r2, #1
   26644:	ldrh	r2, [r1, r2]
   26648:	tst	r2, #8192	; 0x2000
   2664c:	bne	26630 <ftello64@plt+0x14ff0>
   26650:	b	2655c <ftello64@plt+0x14f1c>
   26654:	mov	r2, #0
   26658:	str	r9, [sp, #36]	; 0x24
   2665c:	ldr	sl, [sp, #32]
   26660:	strb	r2, [sp, #40]	; 0x28
   26664:	ldr	r7, [sp, #12]
   26668:	add	r4, sl, #1
   2666c:	b	2644c <ftello64@plt+0x14e0c>
   26670:	cmp	r6, #2
   26674:	bne	2655c <ftello64@plt+0x14f1c>
   26678:	ldr	r2, [sp, #4]
   2667c:	strb	r3, [r2]
   26680:	b	2655c <ftello64@plt+0x14f1c>
   26684:	ldr	r4, [sp, #12]
   26688:	mov	r2, #0
   2668c:	strb	r2, [sp, #40]	; 0x28
   26690:	sub	r2, r4, sl
   26694:	mov	r7, r4
   26698:	str	r2, [sp, #36]	; 0x24
   2669c:	b	2644c <ftello64@plt+0x14e0c>
   266a0:	mov	r0, r5
   266a4:	str	r5, [sp, #32]
   266a8:	bl	114cc <strlen@plt>
   266ac:	add	r6, r5, r0
   266b0:	mov	r3, #0
   266b4:	mov	r0, #0
   266b8:	mov	r1, #0
   266bc:	cmp	r6, r5
   266c0:	str	r6, [sp, #12]
   266c4:	movls	r4, r5
   266c8:	strb	r3, [sp, #16]
   266cc:	strd	r0, [sp, #20]
   266d0:	strb	r3, [sp, #28]
   266d4:	bls	2653c <ftello64@plt+0x14efc>
   266d8:	movw	sl, #48100	; 0xbbe4
   266dc:	movt	sl, #2
   266e0:	mov	r4, r5
   266e4:	mov	r9, #1
   266e8:	b	26750 <ftello64@plt+0x15110>
   266ec:	ldrb	r3, [r4]
   266f0:	lsr	r2, r3, #5
   266f4:	and	r3, r3, #31
   266f8:	ldr	r2, [sl, r2, lsl #2]
   266fc:	lsr	r3, r2, r3
   26700:	tst	r3, #1
   26704:	beq	267b8 <ftello64@plt+0x15178>
   26708:	str	r9, [sp, #36]	; 0x24
   2670c:	ldrb	r6, [r4]
   26710:	strb	r9, [sp, #28]
   26714:	ldr	r4, [sp, #32]
   26718:	strb	r9, [sp, #40]	; 0x28
   2671c:	str	r6, [sp, #44]	; 0x2c
   26720:	mov	r0, r6
   26724:	bl	114c0 <iswspace@plt>
   26728:	cmp	r0, #0
   2672c:	beq	2653c <ftello64@plt+0x14efc>
   26730:	ldr	r6, [sp, #12]
   26734:	mov	r2, #0
   26738:	ldr	r3, [sp, #36]	; 0x24
   2673c:	strb	r2, [sp, #28]
   26740:	add	r4, r4, r3
   26744:	cmp	r4, r6
   26748:	str	r4, [sp, #32]
   2674c:	bcs	2653c <ftello64@plt+0x14efc>
   26750:	ldrb	r3, [sp, #16]
   26754:	cmp	r3, #0
   26758:	addne	r8, sp, #20
   2675c:	beq	266ec <ftello64@plt+0x150ac>
   26760:	sub	r2, r6, r4
   26764:	mov	r1, r4
   26768:	mov	r3, r8
   2676c:	add	r0, sp, #44	; 0x2c
   26770:	bl	2866c <ftello64@plt+0x1702c>
   26774:	cmn	r0, #1
   26778:	str	r0, [sp, #36]	; 0x24
   2677c:	beq	26524 <ftello64@plt+0x14ee4>
   26780:	cmn	r0, #2
   26784:	ldr	r4, [sp, #32]
   26788:	beq	267d4 <ftello64@plt+0x15194>
   2678c:	cmp	r0, #0
   26790:	beq	267f4 <ftello64@plt+0x151b4>
   26794:	ldr	r6, [sp, #44]	; 0x2c
   26798:	mov	r0, r8
   2679c:	strb	r9, [sp, #40]	; 0x28
   267a0:	bl	11340 <mbsinit@plt>
   267a4:	cmp	r0, #0
   267a8:	strb	r9, [sp, #28]
   267ac:	movne	r3, #0
   267b0:	strbne	r3, [sp, #16]
   267b4:	b	26720 <ftello64@plt+0x150e0>
   267b8:	add	r8, sp, #20
   267bc:	mov	r0, r8
   267c0:	bl	11340 <mbsinit@plt>
   267c4:	cmp	r0, #0
   267c8:	beq	26840 <ftello64@plt+0x15200>
   267cc:	strb	r9, [sp, #16]
   267d0:	b	26760 <ftello64@plt+0x15120>
   267d4:	ldr	r3, [sp, #12]
   267d8:	mov	r2, #0
   267dc:	mov	r1, #1
   267e0:	strb	r1, [sp, #28]
   267e4:	strb	r2, [sp, #40]	; 0x28
   267e8:	sub	r3, r3, r4
   267ec:	str	r3, [sp, #36]	; 0x24
   267f0:	b	2653c <ftello64@plt+0x14efc>
   267f4:	str	r9, [sp, #36]	; 0x24
   267f8:	ldrb	r3, [r4]
   267fc:	cmp	r3, #0
   26800:	bne	26820 <ftello64@plt+0x151e0>
   26804:	ldr	r6, [sp, #44]	; 0x2c
   26808:	cmp	r6, #0
   2680c:	beq	26798 <ftello64@plt+0x15158>
   26810:	bl	26320 <ftello64@plt+0x14ce0>
   26814:	mov	r6, r5
   26818:	b	265e8 <ftello64@plt+0x14fa8>
   2681c:	bl	2726c <ftello64@plt+0x15c2c>
   26820:	movw	r3, #47172	; 0xb844
   26824:	movt	r3, #2
   26828:	movw	r1, #47192	; 0xb858
   2682c:	movt	r1, #2
   26830:	movw	r0, #46320	; 0xb4f0
   26834:	movt	r0, #2
   26838:	mov	r2, #162	; 0xa2
   2683c:	bl	11634 <__assert_fail@plt>
   26840:	movw	r3, #47172	; 0xb844
   26844:	movt	r3, #2
   26848:	movw	r1, #47192	; 0xb858
   2684c:	movt	r1, #2
   26850:	movw	r0, #46296	; 0xb4d8
   26854:	movt	r0, #2
   26858:	mov	r2, #135	; 0x87
   2685c:	bl	11634 <__assert_fail@plt>
   26860:	cmp	r1, #0
   26864:	strd	r4, [sp, #-16]!
   26868:	mov	ip, r3
   2686c:	str	r6, [sp, #8]
   26870:	mov	r4, r0
   26874:	str	lr, [sp, #12]
   26878:	sub	sp, sp, #32
   2687c:	ldr	r5, [sp, #48]	; 0x30
   26880:	ldr	r6, [sp, #52]	; 0x34
   26884:	beq	269c8 <ftello64@plt+0x15388>
   26888:	mov	r3, r1
   2688c:	mov	r1, #1
   26890:	stm	sp, {r2, ip}
   26894:	movw	r2, #47208	; 0xb868
   26898:	movt	r2, #2
   2689c:	bl	11550 <__fprintf_chk@plt>
   268a0:	mov	r2, #5
   268a4:	movw	r1, #47228	; 0xb87c
   268a8:	movt	r1, #2
   268ac:	mov	r0, #0
   268b0:	bl	1137c <dcgettext@plt>
   268b4:	movw	ip, #2022	; 0x7e6
   268b8:	mov	r3, r0
   268bc:	mov	r1, #1
   268c0:	movw	r2, #47956	; 0xbb54
   268c4:	movt	r2, #2
   268c8:	mov	r0, r4
   268cc:	str	ip, [sp]
   268d0:	bl	11550 <__fprintf_chk@plt>
   268d4:	mov	r1, r4
   268d8:	mov	r0, #10
   268dc:	bl	11370 <fputc_unlocked@plt>
   268e0:	mov	r2, #5
   268e4:	movw	r1, #47232	; 0xb880
   268e8:	movt	r1, #2
   268ec:	mov	r0, #0
   268f0:	bl	1137c <dcgettext@plt>
   268f4:	mov	r2, r0
   268f8:	mov	r1, #1
   268fc:	movw	r3, #47404	; 0xb92c
   26900:	movt	r3, #2
   26904:	mov	r0, r4
   26908:	bl	11550 <__fprintf_chk@plt>
   2690c:	mov	r1, r4
   26910:	mov	r0, #10
   26914:	bl	11370 <fputc_unlocked@plt>
   26918:	cmp	r6, #9
   2691c:	ldrls	pc, [pc, r6, lsl #2]
   26920:	b	26c34 <ftello64@plt+0x155f4>
   26924:			; <UNDEFINED> instruction: 0x000269b4
   26928:	andeq	r6, r2, r4, ror #19
   2692c:	andeq	r6, r2, r0, lsr #20
   26930:	andeq	r6, r2, r0, ror #20
   26934:	andeq	r6, r2, r8, lsr #21
   26938:	andeq	r6, r2, r0, ror #21
   2693c:	andeq	r6, r2, r8, lsr #22
   26940:	andeq	r6, r2, ip, ror fp
   26944:	ldrdeq	r6, [r2], -r4
   26948:	andeq	r6, r2, ip, asr #18
   2694c:	movw	r1, #47708	; 0xba5c
   26950:	movt	r1, #2
   26954:	mov	r2, #5
   26958:	mov	r0, #0
   2695c:	bl	1137c <dcgettext@plt>
   26960:	ldr	lr, [r5, #4]
   26964:	mov	r2, r0
   26968:	mov	r1, #1
   2696c:	mov	r0, r4
   26970:	ldr	r3, [r5, #8]
   26974:	ldr	ip, [r5, #32]
   26978:	str	lr, [sp]
   2697c:	ldr	lr, [r5, #12]
   26980:	str	ip, [sp, #28]
   26984:	ldr	ip, [r5, #28]
   26988:	str	r3, [sp, #4]
   2698c:	ldr	r3, [r5, #16]
   26990:	str	lr, [sp, #8]
   26994:	ldr	lr, [r5, #20]
   26998:	str	ip, [sp, #24]
   2699c:	ldr	ip, [r5, #24]
   269a0:	str	r3, [sp, #12]
   269a4:	ldr	r3, [r5]
   269a8:	str	lr, [sp, #16]
   269ac:	str	ip, [sp, #20]
   269b0:	bl	11550 <__fprintf_chk@plt>
   269b4:	add	sp, sp, #32
   269b8:	ldrd	r4, [sp]
   269bc:	ldr	r6, [sp, #8]
   269c0:	add	sp, sp, #12
   269c4:	pop	{pc}		; (ldr pc, [sp], #4)
   269c8:	mov	r3, r2
   269cc:	mov	r1, #1
   269d0:	str	ip, [sp]
   269d4:	movw	r2, #47220	; 0xb874
   269d8:	movt	r2, #2
   269dc:	bl	11550 <__fprintf_chk@plt>
   269e0:	b	268a0 <ftello64@plt+0x15260>
   269e4:	mov	r2, #5
   269e8:	movw	r1, #47440	; 0xb950
   269ec:	movt	r1, #2
   269f0:	mov	r0, #0
   269f4:	bl	1137c <dcgettext@plt>
   269f8:	ldr	r3, [r5]
   269fc:	mov	r2, r0
   26a00:	mov	r1, #1
   26a04:	mov	r0, r4
   26a08:	add	sp, sp, #32
   26a0c:	ldrd	r4, [sp]
   26a10:	ldr	r6, [sp, #8]
   26a14:	ldr	lr, [sp, #12]
   26a18:	add	sp, sp, #16
   26a1c:	b	11550 <__fprintf_chk@plt>
   26a20:	mov	r2, #5
   26a24:	movw	r1, #47456	; 0xb960
   26a28:	movt	r1, #2
   26a2c:	mov	r0, #0
   26a30:	bl	1137c <dcgettext@plt>
   26a34:	ldm	r5, {r3, ip}
   26a38:	mov	r2, r0
   26a3c:	mov	r1, #1
   26a40:	mov	r0, r4
   26a44:	str	ip, [sp, #48]	; 0x30
   26a48:	add	sp, sp, #32
   26a4c:	ldrd	r4, [sp]
   26a50:	ldr	r6, [sp, #8]
   26a54:	ldr	lr, [sp, #12]
   26a58:	add	sp, sp, #16
   26a5c:	b	11550 <__fprintf_chk@plt>
   26a60:	mov	r2, #5
   26a64:	movw	r1, #47480	; 0xb978
   26a68:	movt	r1, #2
   26a6c:	mov	r0, #0
   26a70:	bl	1137c <dcgettext@plt>
   26a74:	ldm	r5, {r3, lr}
   26a78:	mov	r2, r0
   26a7c:	mov	r1, #1
   26a80:	mov	r0, r4
   26a84:	ldr	ip, [r5, #8]
   26a88:	str	lr, [sp, #48]	; 0x30
   26a8c:	str	ip, [sp, #52]	; 0x34
   26a90:	add	sp, sp, #32
   26a94:	ldrd	r4, [sp]
   26a98:	ldr	r6, [sp, #8]
   26a9c:	ldr	lr, [sp, #12]
   26aa0:	add	sp, sp, #16
   26aa4:	b	11550 <__fprintf_chk@plt>
   26aa8:	mov	r2, #5
   26aac:	movw	r1, #47508	; 0xb994
   26ab0:	movt	r1, #2
   26ab4:	mov	r0, #0
   26ab8:	bl	1137c <dcgettext@plt>
   26abc:	ldmib	r5, {r3, ip, lr}
   26ac0:	mov	r2, r0
   26ac4:	mov	r1, #1
   26ac8:	mov	r0, r4
   26acc:	str	r3, [sp]
   26ad0:	ldr	r3, [r5]
   26ad4:	stmib	sp, {ip, lr}
   26ad8:	bl	11550 <__fprintf_chk@plt>
   26adc:	b	269b4 <ftello64@plt+0x15374>
   26ae0:	mov	r2, #5
   26ae4:	movw	r1, #47540	; 0xb9b4
   26ae8:	movt	r1, #2
   26aec:	mov	r0, #0
   26af0:	bl	1137c <dcgettext@plt>
   26af4:	ldmib	r5, {ip, lr}
   26af8:	mov	r2, r0
   26afc:	mov	r1, #1
   26b00:	mov	r0, r4
   26b04:	ldr	r3, [r5, #16]
   26b08:	str	ip, [sp]
   26b0c:	ldr	ip, [r5, #12]
   26b10:	str	r3, [sp, #12]
   26b14:	ldr	r3, [r5]
   26b18:	str	lr, [sp, #4]
   26b1c:	str	ip, [sp, #8]
   26b20:	bl	11550 <__fprintf_chk@plt>
   26b24:	b	269b4 <ftello64@plt+0x15374>
   26b28:	mov	r2, #5
   26b2c:	movw	r1, #47576	; 0xb9d8
   26b30:	movt	r1, #2
   26b34:	mov	r0, #0
   26b38:	bl	1137c <dcgettext@plt>
   26b3c:	ldr	lr, [r5, #4]
   26b40:	mov	r2, r0
   26b44:	mov	r1, #1
   26b48:	mov	r0, r4
   26b4c:	ldr	r3, [r5, #8]
   26b50:	ldr	ip, [r5, #20]
   26b54:	str	lr, [sp]
   26b58:	ldr	lr, [r5, #12]
   26b5c:	str	ip, [sp, #16]
   26b60:	ldr	ip, [r5, #16]
   26b64:	str	r3, [sp, #4]
   26b68:	ldr	r3, [r5]
   26b6c:	str	lr, [sp, #8]
   26b70:	str	ip, [sp, #12]
   26b74:	bl	11550 <__fprintf_chk@plt>
   26b78:	b	269b4 <ftello64@plt+0x15374>
   26b7c:	mov	r2, #5
   26b80:	movw	r1, #47616	; 0xba00
   26b84:	movt	r1, #2
   26b88:	mov	r0, #0
   26b8c:	bl	1137c <dcgettext@plt>
   26b90:	ldmib	r5, {r3, ip}
   26b94:	mov	r2, r0
   26b98:	mov	r1, #1
   26b9c:	mov	r0, r4
   26ba0:	ldr	lr, [r5, #24]
   26ba4:	str	r3, [sp]
   26ba8:	ldr	r3, [r5, #12]
   26bac:	str	lr, [sp, #20]
   26bb0:	ldr	lr, [r5, #20]
   26bb4:	str	ip, [sp, #4]
   26bb8:	ldr	ip, [r5, #16]
   26bbc:	str	r3, [sp, #8]
   26bc0:	ldr	r3, [r5]
   26bc4:	str	ip, [sp, #12]
   26bc8:	str	lr, [sp, #16]
   26bcc:	bl	11550 <__fprintf_chk@plt>
   26bd0:	b	269b4 <ftello64@plt+0x15374>
   26bd4:	mov	r2, #5
   26bd8:	movw	r1, #47660	; 0xba2c
   26bdc:	movt	r1, #2
   26be0:	mov	r0, #0
   26be4:	bl	1137c <dcgettext@plt>
   26be8:	ldmib	r5, {ip, lr}
   26bec:	mov	r2, r0
   26bf0:	mov	r1, #1
   26bf4:	mov	r0, r4
   26bf8:	ldr	r3, [r5, #28]
   26bfc:	str	ip, [sp]
   26c00:	ldr	ip, [r5, #12]
   26c04:	str	r3, [sp, #24]
   26c08:	ldr	r3, [r5, #24]
   26c0c:	str	lr, [sp, #4]
   26c10:	ldr	lr, [r5, #16]
   26c14:	str	ip, [sp, #8]
   26c18:	ldr	ip, [r5, #20]
   26c1c:	str	r3, [sp, #20]
   26c20:	ldr	r3, [r5]
   26c24:	str	lr, [sp, #12]
   26c28:	str	ip, [sp, #16]
   26c2c:	bl	11550 <__fprintf_chk@plt>
   26c30:	b	269b4 <ftello64@plt+0x15374>
   26c34:	movw	r1, #47760	; 0xba90
   26c38:	movt	r1, #2
   26c3c:	b	26954 <ftello64@plt+0x15314>
   26c40:	strd	r4, [sp, #-12]!
   26c44:	str	lr, [sp, #8]
   26c48:	sub	sp, sp, #12
   26c4c:	ldr	r5, [sp, #24]
   26c50:	ldr	ip, [r5]
   26c54:	cmp	ip, #0
   26c58:	beq	26c74 <ftello64@plt+0x15634>
   26c5c:	mov	lr, r5
   26c60:	mov	ip, #0
   26c64:	ldr	r4, [lr, #4]!
   26c68:	add	ip, ip, #1
   26c6c:	cmp	r4, #0
   26c70:	bne	26c64 <ftello64@plt+0x15624>
   26c74:	stm	sp, {r5, ip}
   26c78:	bl	26860 <ftello64@plt+0x15220>
   26c7c:	add	sp, sp, #12
   26c80:	ldrd	r4, [sp]
   26c84:	add	sp, sp, #8
   26c88:	pop	{pc}		; (ldr pc, [sp], #4)
   26c8c:	strd	r4, [sp, #-16]!
   26c90:	mov	ip, #0
   26c94:	str	r6, [sp, #8]
   26c98:	str	lr, [sp, #12]
   26c9c:	sub	sp, sp, #48	; 0x30
   26ca0:	ldr	r5, [sp, #64]	; 0x40
   26ca4:	add	r6, sp, #8
   26ca8:	mov	r4, r6
   26cac:	ldr	lr, [r5], #4
   26cb0:	cmp	lr, #0
   26cb4:	str	lr, [r4], #4
   26cb8:	beq	26cc8 <ftello64@plt+0x15688>
   26cbc:	add	ip, ip, #1
   26cc0:	cmp	ip, #10
   26cc4:	bne	26cac <ftello64@plt+0x1566c>
   26cc8:	stm	sp, {r6, ip}
   26ccc:	bl	26860 <ftello64@plt+0x15220>
   26cd0:	add	sp, sp, #48	; 0x30
   26cd4:	ldrd	r4, [sp]
   26cd8:	ldr	r6, [sp, #8]
   26cdc:	add	sp, sp, #12
   26ce0:	pop	{pc}		; (ldr pc, [sp], #4)
   26ce4:	push	{r3}		; (str r3, [sp, #-4]!)
   26ce8:	mov	ip, #0
   26cec:	strd	r4, [sp, #-12]!
   26cf0:	str	lr, [sp, #8]
   26cf4:	sub	sp, sp, #56	; 0x38
   26cf8:	add	r3, sp, #72	; 0x48
   26cfc:	add	r5, sp, #16
   26d00:	mov	r4, r3
   26d04:	mov	lr, r5
   26d08:	str	r3, [sp, #12]
   26d0c:	ldr	r3, [r4], #4
   26d10:	cmp	r3, #0
   26d14:	str	r3, [lr], #4
   26d18:	beq	26d28 <ftello64@plt+0x156e8>
   26d1c:	add	ip, ip, #1
   26d20:	cmp	ip, #10
   26d24:	bne	26d0c <ftello64@plt+0x156cc>
   26d28:	ldr	r3, [sp, #68]	; 0x44
   26d2c:	stm	sp, {r5, ip}
   26d30:	bl	26860 <ftello64@plt+0x15220>
   26d34:	add	sp, sp, #56	; 0x38
   26d38:	ldrd	r4, [sp]
   26d3c:	ldr	lr, [sp, #8]
   26d40:	add	sp, sp, #12
   26d44:	add	sp, sp, #4
   26d48:	bx	lr
   26d4c:	movw	r3, #49644	; 0xc1ec
   26d50:	movt	r3, #3
   26d54:	str	r4, [sp, #-8]!
   26d58:	mov	r0, #10
   26d5c:	ldr	r1, [r3]
   26d60:	str	lr, [sp, #4]
   26d64:	bl	11370 <fputc_unlocked@plt>
   26d68:	mov	r2, #5
   26d6c:	movw	r1, #47820	; 0xbacc
   26d70:	movt	r1, #2
   26d74:	mov	r0, #0
   26d78:	bl	1137c <dcgettext@plt>
   26d7c:	mov	r1, r0
   26d80:	movw	r2, #47840	; 0xbae0
   26d84:	movt	r2, #2
   26d88:	mov	r0, #1
   26d8c:	bl	11538 <__printf_chk@plt>
   26d90:	mov	r2, #5
   26d94:	movw	r1, #47864	; 0xbaf8
   26d98:	movt	r1, #2
   26d9c:	mov	r0, #0
   26da0:	bl	1137c <dcgettext@plt>
   26da4:	mov	r1, r0
   26da8:	movw	r3, #45152	; 0xb060
   26dac:	movt	r3, #2
   26db0:	movw	r2, #45192	; 0xb088
   26db4:	movt	r2, #2
   26db8:	mov	r0, #1
   26dbc:	bl	11538 <__printf_chk@plt>
   26dc0:	mov	r2, #5
   26dc4:	movw	r1, #47884	; 0xbb0c
   26dc8:	movt	r1, #2
   26dcc:	mov	r0, #0
   26dd0:	bl	1137c <dcgettext@plt>
   26dd4:	mov	r1, r0
   26dd8:	movw	r2, #47924	; 0xbb34
   26ddc:	movt	r2, #2
   26de0:	mov	r0, #1
   26de4:	ldr	r4, [sp]
   26de8:	ldr	lr, [sp, #4]
   26dec:	add	sp, sp, #8
   26df0:	b	11538 <__printf_chk@plt>
   26df4:	str	r4, [sp, #-8]!
   26df8:	str	lr, [sp, #4]
   26dfc:	bl	28118 <ftello64@plt+0x16ad8>
   26e00:	cmp	r0, #0
   26e04:	beq	26e14 <ftello64@plt+0x157d4>
   26e08:	ldr	r4, [sp]
   26e0c:	add	sp, sp, #4
   26e10:	pop	{pc}		; (ldr pc, [sp], #4)
   26e14:	bl	2726c <ftello64@plt+0x15c2c>
   26e18:	str	r4, [sp, #-8]!
   26e1c:	str	lr, [sp, #4]
   26e20:	bl	28118 <ftello64@plt+0x16ad8>
   26e24:	cmp	r0, #0
   26e28:	beq	26e38 <ftello64@plt+0x157f8>
   26e2c:	ldr	r4, [sp]
   26e30:	add	sp, sp, #4
   26e34:	pop	{pc}		; (ldr pc, [sp], #4)
   26e38:	bl	2726c <ftello64@plt+0x15c2c>
   26e3c:	str	r4, [sp, #-8]!
   26e40:	str	lr, [sp, #4]
   26e44:	bl	28118 <ftello64@plt+0x16ad8>
   26e48:	cmp	r0, #0
   26e4c:	beq	26e5c <ftello64@plt+0x1581c>
   26e50:	ldr	r4, [sp]
   26e54:	add	sp, sp, #4
   26e58:	pop	{pc}		; (ldr pc, [sp], #4)
   26e5c:	bl	2726c <ftello64@plt+0x15c2c>
   26e60:	strd	r4, [sp, #-16]!
   26e64:	mov	r5, r0
   26e68:	mov	r4, r1
   26e6c:	str	r6, [sp, #8]
   26e70:	str	lr, [sp, #12]
   26e74:	bl	28154 <ftello64@plt+0x16b14>
   26e78:	cmp	r0, #0
   26e7c:	beq	26e90 <ftello64@plt+0x15850>
   26e80:	ldrd	r4, [sp]
   26e84:	ldr	r6, [sp, #8]
   26e88:	add	sp, sp, #12
   26e8c:	pop	{pc}		; (ldr pc, [sp], #4)
   26e90:	adds	r4, r4, #0
   26e94:	movne	r4, #1
   26e98:	cmp	r5, #0
   26e9c:	moveq	r4, #1
   26ea0:	cmp	r4, #0
   26ea4:	beq	26e80 <ftello64@plt+0x15840>
   26ea8:	bl	2726c <ftello64@plt+0x15c2c>
   26eac:	cmp	r1, #0
   26eb0:	orreq	r1, r1, #1
   26eb4:	str	r4, [sp, #-8]!
   26eb8:	str	lr, [sp, #4]
   26ebc:	bl	28154 <ftello64@plt+0x16b14>
   26ec0:	cmp	r0, #0
   26ec4:	beq	26ed4 <ftello64@plt+0x15894>
   26ec8:	ldr	r4, [sp]
   26ecc:	add	sp, sp, #4
   26ed0:	pop	{pc}		; (ldr pc, [sp], #4)
   26ed4:	bl	2726c <ftello64@plt+0x15c2c>
   26ed8:	strd	r4, [sp, #-16]!
   26edc:	mov	r4, r0
   26ee0:	mov	r5, r2
   26ee4:	str	r6, [sp, #8]
   26ee8:	mov	r6, r1
   26eec:	str	lr, [sp, #12]
   26ef0:	bl	29e38 <ftello64@plt+0x187f8>
   26ef4:	cmp	r0, #0
   26ef8:	beq	26f0c <ftello64@plt+0x158cc>
   26efc:	ldrd	r4, [sp]
   26f00:	ldr	r6, [sp, #8]
   26f04:	add	sp, sp, #12
   26f08:	pop	{pc}		; (ldr pc, [sp], #4)
   26f0c:	cmp	r4, #0
   26f10:	beq	26f20 <ftello64@plt+0x158e0>
   26f14:	cmp	r6, #0
   26f18:	cmpne	r5, #0
   26f1c:	beq	26efc <ftello64@plt+0x158bc>
   26f20:	bl	2726c <ftello64@plt+0x15c2c>
   26f24:	b	26ed8 <ftello64@plt+0x15898>
   26f28:	cmp	r2, #0
   26f2c:	cmpne	r1, #0
   26f30:	str	r4, [sp, #-8]!
   26f34:	moveq	r2, #1
   26f38:	str	lr, [sp, #4]
   26f3c:	moveq	r1, r2
   26f40:	bl	29e38 <ftello64@plt+0x187f8>
   26f44:	cmp	r0, #0
   26f48:	beq	26f58 <ftello64@plt+0x15918>
   26f4c:	ldr	r4, [sp]
   26f50:	add	sp, sp, #4
   26f54:	pop	{pc}		; (ldr pc, [sp], #4)
   26f58:	bl	2726c <ftello64@plt+0x15c2c>
   26f5c:	mov	r2, r1
   26f60:	mov	r1, r0
   26f64:	mov	r0, #0
   26f68:	b	26ed8 <ftello64@plt+0x15898>
   26f6c:	mov	r2, r1
   26f70:	mov	r1, r0
   26f74:	mov	r0, #0
   26f78:	b	26f28 <ftello64@plt+0x158e8>
   26f7c:	cmp	r0, #0
   26f80:	strd	r4, [sp, #-16]!
   26f84:	mov	r5, r1
   26f88:	ldr	r4, [r1]
   26f8c:	str	r6, [sp, #8]
   26f90:	str	lr, [sp, #12]
   26f94:	beq	26fc4 <ftello64@plt+0x15984>
   26f98:	lsr	r3, r4, #1
   26f9c:	add	r3, r3, #1
   26fa0:	adds	r4, r4, r3
   26fa4:	bcs	26fe0 <ftello64@plt+0x159a0>
   26fa8:	mov	r1, r4
   26fac:	bl	26ed8 <ftello64@plt+0x15898>
   26fb0:	ldr	r6, [sp, #8]
   26fb4:	str	r4, [r5]
   26fb8:	ldrd	r4, [sp]
   26fbc:	add	sp, sp, #12
   26fc0:	pop	{pc}		; (ldr pc, [sp], #4)
   26fc4:	cmp	r4, #0
   26fc8:	bne	26fa8 <ftello64@plt+0x15968>
   26fcc:	mov	r4, #64	; 0x40
   26fd0:	udiv	r4, r4, r2
   26fd4:	cmp	r2, #64	; 0x40
   26fd8:	addhi	r4, r4, #1
   26fdc:	b	26fa8 <ftello64@plt+0x15968>
   26fe0:	bl	2726c <ftello64@plt+0x15c2c>
   26fe4:	mov	r2, #1
   26fe8:	b	26f7c <ftello64@plt+0x1593c>
   26fec:	ldr	ip, [r1]
   26ff0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   26ff4:	mov	r5, r1
   26ff8:	strd	r6, [sp, #8]
   26ffc:	str	lr, [sp, #28]
   27000:	strd	r8, [sp, #16]
   27004:	asr	lr, ip, #1
   27008:	ldr	r8, [sp, #32]
   2700c:	str	sl, [sp, #24]
   27010:	adds	r4, ip, lr
   27014:	mvn	lr, r3
   27018:	lsr	lr, lr, #31
   2701c:	mvnvs	r4, #-2147483648	; 0x80000000
   27020:	cmp	r3, r4
   27024:	movge	r1, #0
   27028:	andlt	r1, lr, #1
   2702c:	cmp	r1, #0
   27030:	movne	r4, r3
   27034:	smull	r6, r7, r4, r8
   27038:	cmp	r7, r6, asr #31
   2703c:	bne	270c4 <ftello64@plt+0x15a84>
   27040:	cmp	r6, #63	; 0x3f
   27044:	mov	r1, r6
   27048:	ble	270ac <ftello64@plt+0x15a6c>
   2704c:	cmp	r0, #0
   27050:	sub	r6, r4, ip
   27054:	streq	r0, [r5]
   27058:	cmp	r6, r2
   2705c:	bge	2708c <ftello64@plt+0x15a4c>
   27060:	adds	r4, ip, r2
   27064:	bvs	270c0 <ftello64@plt+0x15a80>
   27068:	cmp	r4, r3
   2706c:	movle	r3, #0
   27070:	andgt	r3, lr, #1
   27074:	cmp	r3, #0
   27078:	bne	270c0 <ftello64@plt+0x15a80>
   2707c:	smull	r8, r9, r4, r8
   27080:	cmp	r9, r8, asr #31
   27084:	mov	r1, r8
   27088:	bne	270c0 <ftello64@plt+0x15a80>
   2708c:	bl	26e60 <ftello64@plt+0x15820>
   27090:	ldrd	r6, [sp, #8]
   27094:	ldrd	r8, [sp, #16]
   27098:	ldr	sl, [sp, #24]
   2709c:	str	r4, [r5]
   270a0:	ldrd	r4, [sp]
   270a4:	add	sp, sp, #28
   270a8:	pop	{pc}		; (ldr pc, [sp], #4)
   270ac:	mov	r6, #64	; 0x40
   270b0:	sdiv	r4, r6, r8
   270b4:	mls	r1, r8, r4, r6
   270b8:	sub	r1, r6, r1
   270bc:	b	2704c <ftello64@plt+0x15a0c>
   270c0:	bl	2726c <ftello64@plt+0x15c2c>
   270c4:	mvn	r6, #-2147483648	; 0x80000000
   270c8:	b	270b0 <ftello64@plt+0x15a70>
   270cc:	mov	r1, #1
   270d0:	str	r4, [sp, #-8]!
   270d4:	str	lr, [sp, #4]
   270d8:	bl	280a4 <ftello64@plt+0x16a64>
   270dc:	cmp	r0, #0
   270e0:	beq	270f0 <ftello64@plt+0x15ab0>
   270e4:	ldr	r4, [sp]
   270e8:	add	sp, sp, #4
   270ec:	pop	{pc}		; (ldr pc, [sp], #4)
   270f0:	bl	2726c <ftello64@plt+0x15c2c>
   270f4:	mov	r1, #1
   270f8:	str	r4, [sp, #-8]!
   270fc:	str	lr, [sp, #4]
   27100:	bl	280a4 <ftello64@plt+0x16a64>
   27104:	cmp	r0, #0
   27108:	beq	27118 <ftello64@plt+0x15ad8>
   2710c:	ldr	r4, [sp]
   27110:	add	sp, sp, #4
   27114:	pop	{pc}		; (ldr pc, [sp], #4)
   27118:	bl	2726c <ftello64@plt+0x15c2c>
   2711c:	str	r4, [sp, #-8]!
   27120:	str	lr, [sp, #4]
   27124:	bl	280a4 <ftello64@plt+0x16a64>
   27128:	cmp	r0, #0
   2712c:	beq	2713c <ftello64@plt+0x15afc>
   27130:	ldr	r4, [sp]
   27134:	add	sp, sp, #4
   27138:	pop	{pc}		; (ldr pc, [sp], #4)
   2713c:	bl	2726c <ftello64@plt+0x15c2c>
   27140:	str	r4, [sp, #-8]!
   27144:	str	lr, [sp, #4]
   27148:	bl	280a4 <ftello64@plt+0x16a64>
   2714c:	cmp	r0, #0
   27150:	beq	27160 <ftello64@plt+0x15b20>
   27154:	ldr	r4, [sp]
   27158:	add	sp, sp, #4
   2715c:	pop	{pc}		; (ldr pc, [sp], #4)
   27160:	bl	2726c <ftello64@plt+0x15c2c>
   27164:	strd	r4, [sp, #-16]!
   27168:	mov	r4, r1
   2716c:	str	r6, [sp, #8]
   27170:	mov	r6, r0
   27174:	mov	r0, r1
   27178:	str	lr, [sp, #12]
   2717c:	bl	28118 <ftello64@plt+0x16ad8>
   27180:	subs	r5, r0, #0
   27184:	beq	271a8 <ftello64@plt+0x15b68>
   27188:	mov	r2, r4
   2718c:	mov	r1, r6
   27190:	bl	1131c <memcpy@plt>
   27194:	mov	r0, r5
   27198:	ldrd	r4, [sp]
   2719c:	ldr	r6, [sp, #8]
   271a0:	add	sp, sp, #12
   271a4:	pop	{pc}		; (ldr pc, [sp], #4)
   271a8:	bl	2726c <ftello64@plt+0x15c2c>
   271ac:	strd	r4, [sp, #-16]!
   271b0:	mov	r4, r1
   271b4:	str	r6, [sp, #8]
   271b8:	mov	r6, r0
   271bc:	mov	r0, r1
   271c0:	str	lr, [sp, #12]
   271c4:	bl	28118 <ftello64@plt+0x16ad8>
   271c8:	subs	r5, r0, #0
   271cc:	beq	271f0 <ftello64@plt+0x15bb0>
   271d0:	mov	r2, r4
   271d4:	mov	r1, r6
   271d8:	bl	1131c <memcpy@plt>
   271dc:	mov	r0, r5
   271e0:	ldrd	r4, [sp]
   271e4:	ldr	r6, [sp, #8]
   271e8:	add	sp, sp, #12
   271ec:	pop	{pc}		; (ldr pc, [sp], #4)
   271f0:	bl	2726c <ftello64@plt+0x15c2c>
   271f4:	strd	r4, [sp, #-16]!
   271f8:	mov	r4, r1
   271fc:	str	r6, [sp, #8]
   27200:	mov	r6, r0
   27204:	add	r0, r1, #1
   27208:	str	lr, [sp, #12]
   2720c:	bl	28118 <ftello64@plt+0x16ad8>
   27210:	subs	r5, r0, #0
   27214:	beq	27240 <ftello64@plt+0x15c00>
   27218:	mov	r3, #0
   2721c:	mov	r1, r6
   27220:	mov	r2, r4
   27224:	strb	r3, [r5, r4]
   27228:	bl	1131c <memcpy@plt>
   2722c:	mov	r0, r5
   27230:	ldrd	r4, [sp]
   27234:	ldr	r6, [sp, #8]
   27238:	add	sp, sp, #12
   2723c:	pop	{pc}		; (ldr pc, [sp], #4)
   27240:	bl	2726c <ftello64@plt+0x15c2c>
   27244:	str	r4, [sp, #-8]!
   27248:	mov	r4, r0
   2724c:	str	lr, [sp, #4]
   27250:	bl	114cc <strlen@plt>
   27254:	add	r1, r0, #1
   27258:	mov	r0, r4
   2725c:	ldr	r4, [sp]
   27260:	ldr	lr, [sp, #4]
   27264:	add	sp, sp, #8
   27268:	b	27164 <ftello64@plt+0x15b24>
   2726c:	movw	r3, #49544	; 0xc188
   27270:	movt	r3, #3
   27274:	str	r4, [sp, #-8]!
   27278:	ldr	r4, [r3]
   2727c:	mov	r2, #5
   27280:	movw	r1, #48004	; 0xbb84
   27284:	movt	r1, #2
   27288:	mov	r0, #0
   2728c:	str	lr, [sp, #4]
   27290:	bl	1137c <dcgettext@plt>
   27294:	mov	r3, r0
   27298:	movw	r2, #45444	; 0xb184
   2729c:	movt	r2, #2
   272a0:	mov	r1, #0
   272a4:	mov	r0, r4
   272a8:	bl	11424 <error@plt>
   272ac:	bl	1161c <abort@plt>
   272b0:	str	r4, [sp, #-8]!
   272b4:	str	lr, [sp, #4]
   272b8:	sub	sp, sp, #8
   272bc:	ldr	ip, [sp, #16]
   272c0:	str	ip, [sp]
   272c4:	bl	29e70 <ftello64@plt+0x18830>
   272c8:	subs	r4, r0, #0
   272cc:	blt	272e4 <ftello64@plt+0x15ca4>
   272d0:	mov	r0, r4
   272d4:	add	sp, sp, #8
   272d8:	ldr	r4, [sp]
   272dc:	add	sp, sp, #4
   272e0:	pop	{pc}		; (ldr pc, [sp], #4)
   272e4:	bl	114e4 <__errno_location@plt>
   272e8:	ldr	r3, [r0]
   272ec:	cmp	r3, #12
   272f0:	bne	272d0 <ftello64@plt+0x15c90>
   272f4:	bl	2726c <ftello64@plt+0x15c2c>
   272f8:	str	r4, [sp, #-8]!
   272fc:	str	lr, [sp, #4]
   27300:	bl	2a0dc <ftello64@plt+0x18a9c>
   27304:	subs	r4, r0, #0
   27308:	beq	2731c <ftello64@plt+0x15cdc>
   2730c:	mov	r0, r4
   27310:	ldr	r4, [sp]
   27314:	add	sp, sp, #4
   27318:	pop	{pc}		; (ldr pc, [sp], #4)
   2731c:	bl	114e4 <__errno_location@plt>
   27320:	ldr	r3, [r0]
   27324:	cmp	r3, #12
   27328:	bne	2730c <ftello64@plt+0x15ccc>
   2732c:	bl	2726c <ftello64@plt+0x15c2c>
   27330:	str	r4, [sp, #-8]!
   27334:	str	lr, [sp, #4]
   27338:	bl	2a2c8 <ftello64@plt+0x18c88>
   2733c:	subs	r4, r0, #0
   27340:	beq	27354 <ftello64@plt+0x15d14>
   27344:	mov	r0, r4
   27348:	ldr	r4, [sp]
   2734c:	add	sp, sp, #4
   27350:	pop	{pc}		; (ldr pc, [sp], #4)
   27354:	bl	114e4 <__errno_location@plt>
   27358:	ldr	r3, [r0]
   2735c:	cmp	r3, #12
   27360:	bne	27344 <ftello64@plt+0x15d04>
   27364:	bl	2726c <ftello64@plt+0x15c2c>
   27368:	cmp	r2, #36	; 0x24
   2736c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   27370:	strd	r6, [sp, #8]
   27374:	strd	r8, [sp, #16]
   27378:	strd	sl, [sp, #24]
   2737c:	str	lr, [sp, #32]
   27380:	sub	sp, sp, #44	; 0x2c
   27384:	bhi	27f70 <ftello64@plt+0x16930>
   27388:	cmp	r1, #0
   2738c:	mov	r5, r1
   27390:	mov	r6, r2
   27394:	addeq	r5, sp, #36	; 0x24
   27398:	mov	sl, r0
   2739c:	mov	r7, r3
   273a0:	bl	114e4 <__errno_location@plt>
   273a4:	mov	fp, r0
   273a8:	mov	r4, #0
   273ac:	mov	r2, r6
   273b0:	mov	r3, r4
   273b4:	mov	r1, r5
   273b8:	mov	r0, sl
   273bc:	str	r4, [fp]
   273c0:	bl	115d4 <__strtoll_internal@plt>
   273c4:	ldr	r6, [r5]
   273c8:	mov	r8, r0
   273cc:	mov	r9, r1
   273d0:	cmp	r6, sl
   273d4:	beq	2742c <ftello64@plt+0x15dec>
   273d8:	ldr	r4, [fp]
   273dc:	cmp	r4, #0
   273e0:	beq	273f0 <ftello64@plt+0x15db0>
   273e4:	cmp	r4, #34	; 0x22
   273e8:	bne	27530 <ftello64@plt+0x15ef0>
   273ec:	mov	r4, #1
   273f0:	ldr	r3, [sp, #80]	; 0x50
   273f4:	cmp	r3, #0
   273f8:	beq	27408 <ftello64@plt+0x15dc8>
   273fc:	ldrb	sl, [r6]
   27400:	cmp	sl, #0
   27404:	bne	27634 <ftello64@plt+0x15ff4>
   27408:	strd	r8, [r7]
   2740c:	mov	r0, r4
   27410:	add	sp, sp, #44	; 0x2c
   27414:	ldrd	r4, [sp]
   27418:	ldrd	r6, [sp, #8]
   2741c:	ldrd	r8, [sp, #16]
   27420:	ldrd	sl, [sp, #24]
   27424:	add	sp, sp, #32
   27428:	pop	{pc}		; (ldr pc, [sp], #4)
   2742c:	ldr	r3, [sp, #80]	; 0x50
   27430:	cmp	r3, r4
   27434:	beq	27530 <ftello64@plt+0x15ef0>
   27438:	ldrb	sl, [sl]
   2743c:	cmp	sl, r4
   27440:	beq	27530 <ftello64@plt+0x15ef0>
   27444:	mov	r1, sl
   27448:	mov	r0, r3
   2744c:	bl	114d8 <strchr@plt>
   27450:	cmp	r0, r4
   27454:	movne	r8, #1
   27458:	movne	r9, #0
   2745c:	beq	27530 <ftello64@plt+0x15ef0>
   27460:	sub	fp, sl, #69	; 0x45
   27464:	cmp	fp, #47	; 0x2f
   27468:	ldrls	pc, [pc, fp, lsl #2]
   2746c:	b	27650 <ftello64@plt+0x16010>
   27470:	andeq	r7, r2, r8, lsr r5
   27474:	andeq	r7, r2, r0, asr r6
   27478:	andeq	r7, r2, r8, lsr r5
   2747c:	andeq	r7, r2, r0, asr r6
   27480:	andeq	r7, r2, r0, asr r6
   27484:	andeq	r7, r2, r0, asr r6
   27488:	andeq	r7, r2, r8, lsr r5
   2748c:	andeq	r7, r2, r0, asr r6
   27490:	andeq	r7, r2, r8, lsr r5
   27494:	andeq	r7, r2, r0, asr r6
   27498:	andeq	r7, r2, r0, asr r6
   2749c:	andeq	r7, r2, r8, lsr r5
   274a0:	andeq	r7, r2, r0, asr r6
   274a4:	andeq	r7, r2, r0, asr r6
   274a8:	andeq	r7, r2, r0, asr r6
   274ac:	andeq	r7, r2, r8, lsr r5
   274b0:	andeq	r7, r2, r0, asr r6
   274b4:	andeq	r7, r2, r0, asr r6
   274b8:	andeq	r7, r2, r0, asr r6
   274bc:	andeq	r7, r2, r0, asr r6
   274c0:	andeq	r7, r2, r8, lsr r5
   274c4:	andeq	r7, r2, r8, lsr r5
   274c8:	andeq	r7, r2, r0, asr r6
   274cc:	andeq	r7, r2, r0, asr r6
   274d0:	andeq	r7, r2, r0, asr r6
   274d4:	andeq	r7, r2, r0, asr r6
   274d8:	andeq	r7, r2, r0, asr r6
   274dc:	andeq	r7, r2, r0, asr r6
   274e0:	andeq	r7, r2, r0, asr r6
   274e4:	andeq	r7, r2, r0, asr r6
   274e8:	andeq	r7, r2, r0, asr r6
   274ec:	andeq	r7, r2, r0, asr r6
   274f0:	andeq	r7, r2, r0, asr r6
   274f4:	andeq	r7, r2, r0, asr r6
   274f8:	andeq	r7, r2, r8, lsr r5
   274fc:	andeq	r7, r2, r0, asr r6
   27500:	andeq	r7, r2, r0, asr r6
   27504:	andeq	r7, r2, r0, asr r6
   27508:	andeq	r7, r2, r8, lsr r5
   2750c:	andeq	r7, r2, r0, asr r6
   27510:	andeq	r7, r2, r8, lsr r5
   27514:	andeq	r7, r2, r0, asr r6
   27518:	andeq	r7, r2, r0, asr r6
   2751c:	andeq	r7, r2, r0, asr r6
   27520:	andeq	r7, r2, r0, asr r6
   27524:	andeq	r7, r2, r0, asr r6
   27528:	andeq	r7, r2, r0, asr r6
   2752c:	andeq	r7, r2, r8, lsr r5
   27530:	mov	r4, #4
   27534:	b	2740c <ftello64@plt+0x15dcc>
   27538:	mov	r1, #48	; 0x30
   2753c:	ldr	r0, [sp, #80]	; 0x50
   27540:	bl	114d8 <strchr@plt>
   27544:	cmp	r0, #0
   27548:	beq	27650 <ftello64@plt+0x16010>
   2754c:	ldrb	r3, [r6, #1]
   27550:	cmp	r3, #68	; 0x44
   27554:	beq	27c18 <ftello64@plt+0x165d8>
   27558:	cmp	r3, #105	; 0x69
   2755c:	beq	27dc8 <ftello64@plt+0x16788>
   27560:	cmp	r3, #66	; 0x42
   27564:	beq	27c18 <ftello64@plt+0x165d8>
   27568:	cmp	fp, #47	; 0x2f
   2756c:	ldrls	pc, [pc, fp, lsl #2]
   27570:	b	27648 <ftello64@plt+0x16008>
   27574:	andeq	r7, r2, r0, ror fp
   27578:	andeq	r7, r2, r8, asr #12
   2757c:	andeq	r7, r2, r0, ror #22
   27580:	andeq	r7, r2, r8, asr #12
   27584:	andeq	r7, r2, r8, asr #12
   27588:	andeq	r7, r2, r8, asr #12
   2758c:	ldrdeq	r7, [r2], -ip
   27590:	andeq	r7, r2, r8, asr #12
   27594:	andeq	r7, r2, ip, asr #23
   27598:	andeq	r7, r2, r8, asr #12
   2759c:	andeq	r7, r2, r8, asr #12
   275a0:	muleq	r2, ip, fp
   275a4:	andeq	r7, r2, r8, asr #12
   275a8:	andeq	r7, r2, r8, asr #12
   275ac:	andeq	r7, r2, r8, asr #12
   275b0:	andeq	r7, r2, ip, lsl #23
   275b4:	andeq	r7, r2, r8, asr #12
   275b8:	andeq	r7, r2, r8, asr #12
   275bc:	andeq	r7, r2, r8, asr #12
   275c0:	andeq	r7, r2, r8, asr #12
   275c4:			; <UNDEFINED> instruction: 0x00027bbc
   275c8:	andeq	r7, r2, ip, lsr #23
   275cc:	andeq	r7, r2, r8, asr #12
   275d0:	andeq	r7, r2, r8, asr #12
   275d4:	andeq	r7, r2, r8, asr #12
   275d8:	andeq	r7, r2, r8, asr #12
   275dc:	andeq	r7, r2, r8, asr #12
   275e0:	andeq	r7, r2, r8, asr #12
   275e4:	andeq	r7, r2, r8, asr #12
   275e8:	andeq	r7, r2, r0, asr #14
   275ec:	andeq	r7, r2, r0, lsl #23
   275f0:	andeq	r7, r2, r8, asr #12
   275f4:	andeq	r7, r2, r8, asr #12
   275f8:	andeq	r7, r2, r8, asr #12
   275fc:	andeq	r7, r2, r0, ror #22
   27600:	andeq	r7, r2, r8, asr #12
   27604:	andeq	r7, r2, r8, asr #12
   27608:	andeq	r7, r2, r8, asr #12
   2760c:	ldrdeq	r7, [r2], -ip
   27610:	andeq	r7, r2, r8, asr #12
   27614:	andeq	r7, r2, ip, asr #23
   27618:	andeq	r7, r2, r8, asr #12
   2761c:	andeq	r7, r2, r8, asr #12
   27620:	andeq	r7, r2, r8, asr #12
   27624:	andeq	r7, r2, r8, asr #12
   27628:	andeq	r7, r2, r8, asr #12
   2762c:	andeq	r7, r2, r8, asr #12
   27630:	andeq	r7, r2, ip, lsl #23
   27634:	mov	r1, sl
   27638:	ldr	r0, [sp, #80]	; 0x50
   2763c:	bl	114d8 <strchr@plt>
   27640:	cmp	r0, #0
   27644:	bne	27460 <ftello64@plt+0x15e20>
   27648:	orr	r4, r4, #2
   2764c:	b	27408 <ftello64@plt+0x15dc8>
   27650:	mov	r3, #1
   27654:	mov	fp, #1024	; 0x400
   27658:	sub	sl, sl, #66	; 0x42
   2765c:	cmp	sl, #53	; 0x35
   27660:	ldrls	pc, [pc, sl, lsl #2]
   27664:	b	27648 <ftello64@plt+0x16008>
   27668:	andeq	r7, r2, ip, lsl #15
   2766c:	andeq	r7, r2, r8, asr #12
   27670:	andeq	r7, r2, r8, asr #12
   27674:	andeq	r7, r2, r8, ror r9
   27678:	andeq	r7, r2, r8, asr #12
   2767c:	andeq	r7, r2, r0, lsl #18
   27680:	andeq	r7, r2, r8, asr #12
   27684:	andeq	r7, r2, r8, asr #12
   27688:	andeq	r7, r2, r8, asr #12
   2768c:	andeq	r7, r2, r4, asr #17
   27690:	andeq	r7, r2, r8, asr #12
   27694:	andeq	r7, r2, r8, ror #16
   27698:	andeq	r7, r2, r8, asr #12
   2769c:	andeq	r7, r2, r8, asr #12
   276a0:	andeq	r7, r2, r8, ror #20
   276a4:	andeq	r7, r2, r8, asr #12
   276a8:	andeq	r7, r2, r8, asr #12
   276ac:	andeq	r7, r2, r8, asr #12
   276b0:	strdeq	r7, [r2], -r0
   276b4:	andeq	r7, r2, r8, asr #12
   276b8:	andeq	r7, r2, r8, asr #12
   276bc:	andeq	r7, r2, r8, asr #12
   276c0:	andeq	r7, r2, r8, asr #12
   276c4:	andeq	r7, r2, r0, ror #21
   276c8:	strdeq	r7, [r2], -r0
   276cc:	andeq	r7, r2, r8, asr #12
   276d0:	andeq	r7, r2, r8, asr #12
   276d4:	andeq	r7, r2, r8, asr #12
   276d8:	andeq	r7, r2, r8, asr #12
   276dc:	andeq	r7, r2, r8, asr #12
   276e0:	andeq	r7, r2, r8, asr #12
   276e4:	andeq	r7, r2, r8, asr #12
   276e8:	andeq	r7, r2, r4, asr #14
   276ec:	andeq	r7, r2, r8, asr fp
   276f0:	andeq	r7, r2, r8, asr #12
   276f4:	andeq	r7, r2, r8, asr #12
   276f8:	andeq	r7, r2, r8, asr #12
   276fc:	andeq	r7, r2, r0, lsl #18
   27700:	andeq	r7, r2, r8, asr #12
   27704:	andeq	r7, r2, r8, asr #12
   27708:	andeq	r7, r2, r8, asr #12
   2770c:	andeq	r7, r2, r4, asr #17
   27710:	andeq	r7, r2, r8, asr #12
   27714:	andeq	r7, r2, r8, ror #16
   27718:	andeq	r7, r2, r8, asr #12
   2771c:	andeq	r7, r2, r8, asr #12
   27720:	andeq	r7, r2, r8, asr #12
   27724:	andeq	r7, r2, r8, asr #12
   27728:	andeq	r7, r2, r8, asr #12
   2772c:	andeq	r7, r2, r8, asr #12
   27730:	strdeq	r7, [r2], -r0
   27734:	andeq	r7, r2, r8, asr #12
   27738:	andeq	r7, r2, r8, asr #12
   2773c:	andeq	r7, r2, ip, lsr #15
   27740:	mov	r3, #1
   27744:	cmp	r9, r8, asr #31
   27748:	mov	ip, #0
   2774c:	str	r3, [sp, #4]
   27750:	bne	27de0 <ftello64@plt+0x167a0>
   27754:	lsl	r3, r9, #9
   27758:	lsl	r2, r8, #9
   2775c:	orr	r3, r3, r8, lsr #23
   27760:	cmp	ip, #0
   27764:	bne	277d4 <ftello64@plt+0x16194>
   27768:	mov	r8, r2
   2776c:	mov	r9, r3
   27770:	ldr	r2, [sp, #4]
   27774:	add	r3, r6, r2
   27778:	str	r3, [r5]
   2777c:	ldrb	r3, [r6, r2]
   27780:	cmp	r3, #0
   27784:	beq	27408 <ftello64@plt+0x15dc8>
   27788:	b	27648 <ftello64@plt+0x16008>
   2778c:	cmp	r9, r8, asr #31
   27790:	mov	ip, #0
   27794:	str	r3, [sp, #4]
   27798:	bne	27e28 <ftello64@plt+0x167e8>
   2779c:	lsl	r3, r9, #10
   277a0:	lsl	r2, r8, #10
   277a4:	orr	r3, r3, r8, lsr #22
   277a8:	b	27760 <ftello64@plt+0x16120>
   277ac:	cmp	r9, r8, asr #31
   277b0:	mov	r1, #0
   277b4:	str	r3, [sp, #4]
   277b8:	bne	27eac <ftello64@plt+0x1686c>
   277bc:	adds	ip, r8, r8
   277c0:	adc	r3, r9, r9
   277c4:	cmp	r1, #0
   277c8:	moveq	r8, ip
   277cc:	moveq	r9, r3
   277d0:	beq	27770 <ftello64@plt+0x16130>
   277d4:	cmp	r8, #0
   277d8:	mov	r4, #1
   277dc:	sbcs	r3, r9, #0
   277e0:	blt	27c0c <ftello64@plt+0x165cc>
   277e4:	mvn	r8, #0
   277e8:	mvn	r9, #-2147483648	; 0x80000000
   277ec:	b	27770 <ftello64@plt+0x16130>
   277f0:	str	r3, [sp, #4]
   277f4:	asr	r1, fp, #31
   277f8:	mov	r0, fp
   277fc:	mov	r3, #0
   27800:	mov	ip, #7
   27804:	mov	lr, r3
   27808:	strd	r0, [sp, #8]
   2780c:	str	r4, [sp, #16]
   27810:	str	r5, [sp, #24]
   27814:	b	27828 <ftello64@plt+0x161e8>
   27818:	mov	r8, fp
   2781c:	mov	r9, r2
   27820:	subs	ip, ip, #1
   27824:	beq	27bec <ftello64@plt+0x165ac>
   27828:	cmp	r9, r8, asr #31
   2782c:	mov	r1, #0
   27830:	bne	27d20 <ftello64@plt+0x166e0>
   27834:	smull	r2, r3, r8, r0
   27838:	mov	fp, r2
   2783c:	mov	r2, r3
   27840:	cmp	r1, #0
   27844:	beq	27818 <ftello64@plt+0x161d8>
   27848:	cmp	r8, #0
   2784c:	mov	lr, #1
   27850:	sbcs	r3, r9, #0
   27854:	mvnge	r8, #0
   27858:	mvnge	r9, #-2147483648	; 0x80000000
   2785c:	movlt	r8, #0
   27860:	movlt	r9, #-2147483648	; 0x80000000
   27864:	b	27820 <ftello64@plt+0x161e0>
   27868:	str	r3, [sp, #4]
   2786c:	asr	r3, fp, #31
   27870:	mov	r2, fp
   27874:	mov	r1, #0
   27878:	cmp	r9, r8, asr #31
   2787c:	strd	r2, [sp, #8]
   27880:	bne	27e6c <ftello64@plt+0x1682c>
   27884:	smull	r2, r3, r8, fp
   27888:	mov	lr, r2
   2788c:	subs	ip, r1, #0
   27890:	bne	277d4 <ftello64@plt+0x16194>
   27894:	cmp	r3, lr, asr #31
   27898:	mov	r0, lr
   2789c:	mov	r1, r3
   278a0:	bne	27f00 <ftello64@plt+0x168c0>
   278a4:	smull	r2, r3, lr, fp
   278a8:	mov	sl, r2
   278ac:	mov	r2, r3
   278b0:	cmp	ip, #0
   278b4:	bne	27bfc <ftello64@plt+0x165bc>
   278b8:	mov	r8, sl
   278bc:	mov	r9, r2
   278c0:	b	27770 <ftello64@plt+0x16130>
   278c4:	str	r3, [sp, #4]
   278c8:	asr	r3, fp, #31
   278cc:	mov	r2, fp
   278d0:	mov	ip, #0
   278d4:	cmp	r9, r8, asr #31
   278d8:	strd	r2, [sp, #8]
   278dc:	bne	27c94 <ftello64@plt+0x16654>
   278e0:	smull	r2, r3, r8, fp
   278e4:	mov	r1, r2
   278e8:	mov	r2, r3
   278ec:	cmp	ip, #0
   278f0:	bne	277d4 <ftello64@plt+0x16194>
   278f4:	mov	r8, r1
   278f8:	mov	r9, r2
   278fc:	b	27770 <ftello64@plt+0x16130>
   27900:	str	r3, [sp, #4]
   27904:	asr	r1, fp, #31
   27908:	mov	r0, fp
   2790c:	mov	r3, #0
   27910:	mov	ip, #3
   27914:	mov	lr, r3
   27918:	strd	r0, [sp, #8]
   2791c:	str	r4, [sp, #16]
   27920:	str	r5, [sp, #24]
   27924:	b	27938 <ftello64@plt+0x162f8>
   27928:	mov	r8, fp
   2792c:	mov	r9, r2
   27930:	subs	ip, ip, #1
   27934:	beq	27bec <ftello64@plt+0x165ac>
   27938:	cmp	r9, r8, asr #31
   2793c:	mov	r1, #0
   27940:	bne	27c5c <ftello64@plt+0x1661c>
   27944:	smull	r2, r3, r8, r0
   27948:	mov	fp, r2
   2794c:	mov	r2, r3
   27950:	cmp	r1, #0
   27954:	beq	27928 <ftello64@plt+0x162e8>
   27958:	cmp	r8, #0
   2795c:	mov	lr, #1
   27960:	sbcs	r3, r9, #0
   27964:	mvnge	r8, #0
   27968:	mvnge	r9, #-2147483648	; 0x80000000
   2796c:	movlt	r8, #0
   27970:	movlt	r9, #-2147483648	; 0x80000000
   27974:	b	27930 <ftello64@plt+0x162f0>
   27978:	str	r3, [sp, #4]
   2797c:	asr	r1, fp, #31
   27980:	mov	r0, fp
   27984:	mov	r3, #0
   27988:	mov	ip, #6
   2798c:	mov	lr, r3
   27990:	strd	r0, [sp, #8]
   27994:	str	r4, [sp, #16]
   27998:	str	r5, [sp, #24]
   2799c:	b	279b0 <ftello64@plt+0x16370>
   279a0:	mov	r8, fp
   279a4:	mov	r9, r2
   279a8:	subs	ip, ip, #1
   279ac:	beq	27bec <ftello64@plt+0x165ac>
   279b0:	cmp	r9, r8, asr #31
   279b4:	mov	r1, #0
   279b8:	bne	27d90 <ftello64@plt+0x16750>
   279bc:	smull	r2, r3, r8, r0
   279c0:	mov	fp, r2
   279c4:	mov	r2, r3
   279c8:	cmp	r1, #0
   279cc:	beq	279a0 <ftello64@plt+0x16360>
   279d0:	cmp	r8, #0
   279d4:	mov	lr, #1
   279d8:	sbcs	r3, r9, #0
   279dc:	mvnge	r8, #0
   279e0:	mvnge	r9, #-2147483648	; 0x80000000
   279e4:	movlt	r8, #0
   279e8:	movlt	r9, #-2147483648	; 0x80000000
   279ec:	b	279a8 <ftello64@plt+0x16368>
   279f0:	str	r3, [sp, #4]
   279f4:	asr	r1, fp, #31
   279f8:	mov	r0, fp
   279fc:	mov	r3, #0
   27a00:	mov	ip, #4
   27a04:	mov	lr, r3
   27a08:	strd	r0, [sp, #8]
   27a0c:	str	r4, [sp, #16]
   27a10:	str	r5, [sp, #24]
   27a14:	b	27a28 <ftello64@plt+0x163e8>
   27a18:	mov	r8, fp
   27a1c:	mov	r9, r2
   27a20:	subs	ip, ip, #1
   27a24:	beq	27bec <ftello64@plt+0x165ac>
   27a28:	cmp	r9, r8, asr #31
   27a2c:	mov	r1, #0
   27a30:	bne	27d58 <ftello64@plt+0x16718>
   27a34:	smull	r2, r3, r8, r0
   27a38:	mov	fp, r2
   27a3c:	mov	r2, r3
   27a40:	cmp	r1, #0
   27a44:	beq	27a18 <ftello64@plt+0x163d8>
   27a48:	cmp	r8, #0
   27a4c:	mov	lr, #1
   27a50:	sbcs	r3, r9, #0
   27a54:	mvnge	r8, #0
   27a58:	mvnge	r9, #-2147483648	; 0x80000000
   27a5c:	movlt	r8, #0
   27a60:	movlt	r9, #-2147483648	; 0x80000000
   27a64:	b	27a20 <ftello64@plt+0x163e0>
   27a68:	str	r3, [sp, #4]
   27a6c:	asr	r1, fp, #31
   27a70:	mov	r0, fp
   27a74:	mov	r3, #0
   27a78:	mov	ip, #5
   27a7c:	mov	lr, r3
   27a80:	strd	r0, [sp, #8]
   27a84:	str	r4, [sp, #16]
   27a88:	str	r5, [sp, #24]
   27a8c:	b	27aa0 <ftello64@plt+0x16460>
   27a90:	mov	r8, fp
   27a94:	mov	r9, r2
   27a98:	subs	ip, ip, #1
   27a9c:	beq	27bec <ftello64@plt+0x165ac>
   27aa0:	cmp	r9, r8, asr #31
   27aa4:	mov	r1, #0
   27aa8:	bne	27ce8 <ftello64@plt+0x166a8>
   27aac:	smull	r2, r3, r8, r0
   27ab0:	mov	fp, r2
   27ab4:	mov	r2, r3
   27ab8:	cmp	r1, #0
   27abc:	beq	27a90 <ftello64@plt+0x16450>
   27ac0:	cmp	r8, #0
   27ac4:	mov	lr, #1
   27ac8:	sbcs	r3, r9, #0
   27acc:	mvnge	r8, #0
   27ad0:	mvnge	r9, #-2147483648	; 0x80000000
   27ad4:	movlt	r8, #0
   27ad8:	movlt	r9, #-2147483648	; 0x80000000
   27adc:	b	27a98 <ftello64@plt+0x16458>
   27ae0:	str	r3, [sp, #4]
   27ae4:	asr	r1, fp, #31
   27ae8:	mov	r0, fp
   27aec:	mov	r3, #0
   27af0:	mov	ip, #8
   27af4:	mov	lr, r3
   27af8:	strd	r0, [sp, #8]
   27afc:	str	r4, [sp, #16]
   27b00:	str	r5, [sp, #24]
   27b04:	b	27b18 <ftello64@plt+0x164d8>
   27b08:	mov	r8, fp
   27b0c:	mov	r9, r2
   27b10:	subs	ip, ip, #1
   27b14:	beq	27bec <ftello64@plt+0x165ac>
   27b18:	cmp	r9, r8, asr #31
   27b1c:	mov	r1, #0
   27b20:	bne	27c24 <ftello64@plt+0x165e4>
   27b24:	smull	r2, r3, r8, r0
   27b28:	mov	fp, r2
   27b2c:	mov	r2, r3
   27b30:	cmp	r1, #0
   27b34:	beq	27b08 <ftello64@plt+0x164c8>
   27b38:	cmp	r8, #0
   27b3c:	mov	lr, #1
   27b40:	sbcs	r3, r9, #0
   27b44:	mvnge	r8, #0
   27b48:	mvnge	r9, #-2147483648	; 0x80000000
   27b4c:	movlt	r8, #0
   27b50:	movlt	r9, #-2147483648	; 0x80000000
   27b54:	b	27b10 <ftello64@plt+0x164d0>
   27b58:	str	r3, [sp, #4]
   27b5c:	b	27770 <ftello64@plt+0x16130>
   27b60:	mov	r3, #1
   27b64:	mov	fp, #1024	; 0x400
   27b68:	str	r3, [sp, #4]
   27b6c:	b	27904 <ftello64@plt+0x162c4>
   27b70:	mov	r3, #1
   27b74:	mov	fp, #1024	; 0x400
   27b78:	str	r3, [sp, #4]
   27b7c:	b	2797c <ftello64@plt+0x1633c>
   27b80:	mov	r3, #1
   27b84:	str	r3, [sp, #4]
   27b88:	b	27770 <ftello64@plt+0x16130>
   27b8c:	mov	r3, #1
   27b90:	mov	fp, #1024	; 0x400
   27b94:	str	r3, [sp, #4]
   27b98:	b	279f4 <ftello64@plt+0x163b4>
   27b9c:	mov	r3, #1
   27ba0:	mov	fp, #1024	; 0x400
   27ba4:	str	r3, [sp, #4]
   27ba8:	b	27a6c <ftello64@plt+0x1642c>
   27bac:	mov	r3, #1
   27bb0:	mov	fp, #1024	; 0x400
   27bb4:	str	r3, [sp, #4]
   27bb8:	b	277f4 <ftello64@plt+0x161b4>
   27bbc:	mov	r3, #1
   27bc0:	mov	fp, #1024	; 0x400
   27bc4:	str	r3, [sp, #4]
   27bc8:	b	27ae4 <ftello64@plt+0x164a4>
   27bcc:	mov	r3, #1
   27bd0:	mov	fp, #1024	; 0x400
   27bd4:	str	r3, [sp, #4]
   27bd8:	b	2786c <ftello64@plt+0x1622c>
   27bdc:	mov	r3, #1
   27be0:	mov	fp, #1024	; 0x400
   27be4:	str	r3, [sp, #4]
   27be8:	b	278c8 <ftello64@plt+0x16288>
   27bec:	ldr	r4, [sp, #16]
   27bf0:	ldr	r5, [sp, #24]
   27bf4:	orr	r4, r4, lr
   27bf8:	b	27770 <ftello64@plt+0x16130>
   27bfc:	cmp	r0, #0
   27c00:	mov	r4, #1
   27c04:	sbcs	r3, r1, #0
   27c08:	bge	277e4 <ftello64@plt+0x161a4>
   27c0c:	mov	r8, #0
   27c10:	mov	r9, #-2147483648	; 0x80000000
   27c14:	b	27770 <ftello64@plt+0x16130>
   27c18:	mov	r3, #2
   27c1c:	mov	fp, #1000	; 0x3e8
   27c20:	b	27658 <ftello64@plt+0x16018>
   27c24:	cmp	r9, #0
   27c28:	umull	r4, r5, r8, r0
   27c2c:	umull	sl, fp, r0, r9
   27c30:	bge	27c40 <ftello64@plt+0x16600>
   27c34:	mov	r3, #0
   27c38:	subs	sl, sl, r3
   27c3c:	sbc	fp, fp, r0
   27c40:	adds	r2, sl, r5
   27c44:	mov	r3, #0
   27c48:	adc	r3, fp, r3
   27c4c:	cmp	r3, r2, asr #31
   27c50:	bne	27fe0 <ftello64@plt+0x169a0>
   27c54:	mov	fp, r4
   27c58:	b	27b30 <ftello64@plt+0x164f0>
   27c5c:	cmp	r9, #0
   27c60:	umull	r4, r5, r8, r0
   27c64:	umull	sl, fp, r0, r9
   27c68:	bge	27c78 <ftello64@plt+0x16638>
   27c6c:	mov	r3, #0
   27c70:	subs	sl, sl, r3
   27c74:	sbc	fp, fp, r0
   27c78:	adds	r2, sl, r5
   27c7c:	mov	r3, #0
   27c80:	adc	r3, fp, r3
   27c84:	cmp	r3, r2, asr #31
   27c88:	bne	28000 <ftello64@plt+0x169c0>
   27c8c:	mov	fp, r4
   27c90:	b	27950 <ftello64@plt+0x16310>
   27c94:	umull	r0, r1, fp, r9
   27c98:	cmp	r9, #0
   27c9c:	umull	r2, r3, r8, fp
   27ca0:	strd	r0, [sp, #16]
   27ca4:	bge	27cbc <ftello64@plt+0x1667c>
   27ca8:	subs	r1, r0, ip
   27cac:	str	r1, [sp, #16]
   27cb0:	ldr	r1, [sp, #20]
   27cb4:	sbc	r1, r1, fp
   27cb8:	str	r1, [sp, #20]
   27cbc:	mov	r1, r3
   27cc0:	ldr	r3, [sp, #16]
   27cc4:	mov	r0, r2
   27cc8:	mov	lr, #0
   27ccc:	adds	r2, r3, r1
   27cd0:	ldr	r3, [sp, #20]
   27cd4:	adc	lr, r3, lr
   27cd8:	cmp	lr, r2, asr #31
   27cdc:	bne	28060 <ftello64@plt+0x16a20>
   27ce0:	mov	r1, r0
   27ce4:	b	278ec <ftello64@plt+0x162ac>
   27ce8:	cmp	r9, #0
   27cec:	umull	r4, r5, r8, r0
   27cf0:	umull	sl, fp, r0, r9
   27cf4:	bge	27d04 <ftello64@plt+0x166c4>
   27cf8:	mov	r3, #0
   27cfc:	subs	sl, sl, r3
   27d00:	sbc	fp, fp, r0
   27d04:	adds	r2, sl, r5
   27d08:	mov	r3, #0
   27d0c:	adc	r3, fp, r3
   27d10:	cmp	r3, r2, asr #31
   27d14:	bne	27fa0 <ftello64@plt+0x16960>
   27d18:	mov	fp, r4
   27d1c:	b	27ab8 <ftello64@plt+0x16478>
   27d20:	cmp	r9, #0
   27d24:	umull	r4, r5, r8, r0
   27d28:	umull	sl, fp, r0, r9
   27d2c:	bge	27d3c <ftello64@plt+0x166fc>
   27d30:	mov	r3, #0
   27d34:	subs	sl, sl, r3
   27d38:	sbc	fp, fp, r0
   27d3c:	adds	r2, sl, r5
   27d40:	mov	r3, #0
   27d44:	adc	r3, fp, r3
   27d48:	cmp	r3, r2, asr #31
   27d4c:	bne	28020 <ftello64@plt+0x169e0>
   27d50:	mov	fp, r4
   27d54:	b	27840 <ftello64@plt+0x16200>
   27d58:	cmp	r9, #0
   27d5c:	umull	r4, r5, r8, r0
   27d60:	umull	sl, fp, r0, r9
   27d64:	bge	27d74 <ftello64@plt+0x16734>
   27d68:	mov	r3, #0
   27d6c:	subs	sl, sl, r3
   27d70:	sbc	fp, fp, r0
   27d74:	adds	r2, sl, r5
   27d78:	mov	r3, #0
   27d7c:	adc	r3, fp, r3
   27d80:	cmp	r3, r2, asr #31
   27d84:	bne	28040 <ftello64@plt+0x16a00>
   27d88:	mov	fp, r4
   27d8c:	b	27a40 <ftello64@plt+0x16400>
   27d90:	cmp	r9, #0
   27d94:	umull	r4, r5, r8, r0
   27d98:	umull	sl, fp, r0, r9
   27d9c:	bge	27dac <ftello64@plt+0x1676c>
   27da0:	mov	r3, #0
   27da4:	subs	sl, sl, r3
   27da8:	sbc	fp, fp, r0
   27dac:	adds	r2, sl, r5
   27db0:	mov	r3, #0
   27db4:	adc	r3, fp, r3
   27db8:	cmp	r3, r2, asr #31
   27dbc:	bne	27fc0 <ftello64@plt+0x16980>
   27dc0:	mov	fp, r4
   27dc4:	b	279c8 <ftello64@plt+0x16388>
   27dc8:	ldrb	r3, [r6, #2]
   27dcc:	mov	fp, #1024	; 0x400
   27dd0:	cmp	r3, #66	; 0x42
   27dd4:	movne	r3, #1
   27dd8:	moveq	r3, #3
   27ddc:	b	27658 <ftello64@plt+0x16018>
   27de0:	mov	lr, #512	; 0x200
   27de4:	cmp	r9, #0
   27de8:	lsr	r3, r8, #23
   27dec:	lsl	r2, r8, #9
   27df0:	umull	r0, r1, lr, r9
   27df4:	bge	27e00 <ftello64@plt+0x167c0>
   27df8:	subs	r0, r0, ip
   27dfc:	sbc	r1, r1, lr
   27e00:	adds	r3, r0, r3
   27e04:	mov	lr, #0
   27e08:	adc	r1, r1, lr
   27e0c:	cmp	r1, r3, asr #31
   27e10:	beq	27760 <ftello64@plt+0x16120>
   27e14:	lsl	r3, r9, #9
   27e18:	mov	ip, #1
   27e1c:	lsl	r2, r8, #9
   27e20:	orr	r3, r3, r8, lsr #23
   27e24:	b	27760 <ftello64@plt+0x16120>
   27e28:	mov	lr, #1024	; 0x400
   27e2c:	cmp	r9, #0
   27e30:	lsr	r3, r8, #22
   27e34:	lsl	r2, r8, #10
   27e38:	umull	r0, r1, lr, r9
   27e3c:	bge	27e48 <ftello64@plt+0x16808>
   27e40:	subs	r0, r0, ip
   27e44:	sbc	r1, r1, lr
   27e48:	adds	r3, r0, r3
   27e4c:	mov	lr, #0
   27e50:	adc	r1, r1, lr
   27e54:	cmp	r1, r3, asr #31
   27e58:	lslne	r3, r9, #10
   27e5c:	movne	ip, #1
   27e60:	lslne	r2, r8, #10
   27e64:	orrne	r3, r3, r8, lsr #22
   27e68:	b	27760 <ftello64@plt+0x16120>
   27e6c:	umull	r2, r3, r8, fp
   27e70:	cmp	r9, #0
   27e74:	strd	r2, [sp, #16]
   27e78:	umull	r2, r3, fp, r9
   27e7c:	bge	27e88 <ftello64@plt+0x16848>
   27e80:	subs	r2, r2, r1
   27e84:	sbc	r3, r3, fp
   27e88:	ldr	r0, [sp, #20]
   27e8c:	mov	ip, #0
   27e90:	adds	r0, r2, r0
   27e94:	adc	ip, r3, ip
   27e98:	cmp	ip, r0, asr #31
   27e9c:	bne	28080 <ftello64@plt+0x16a40>
   27ea0:	mov	r3, r0
   27ea4:	ldr	lr, [sp, #16]
   27ea8:	b	2788c <ftello64@plt+0x1624c>
   27eac:	mov	lr, #2
   27eb0:	mov	r3, #0
   27eb4:	adds	ip, r8, r8
   27eb8:	adc	r0, r3, r3
   27ebc:	umull	r2, r3, lr, r9
   27ec0:	cmp	r9, #0
   27ec4:	strd	r2, [sp, #8]
   27ec8:	bge	27ee0 <ftello64@plt+0x168a0>
   27ecc:	subs	r3, r2, r1
   27ed0:	str	r3, [sp, #8]
   27ed4:	ldr	r3, [sp, #12]
   27ed8:	sbc	r3, r3, lr
   27edc:	str	r3, [sp, #12]
   27ee0:	ldrd	sl, [sp, #8]
   27ee4:	mov	lr, #0
   27ee8:	adds	r2, sl, r0
   27eec:	adc	r3, fp, lr
   27ef0:	cmp	r3, r2, asr #31
   27ef4:	bne	27f90 <ftello64@plt+0x16950>
   27ef8:	mov	r3, r2
   27efc:	b	277c4 <ftello64@plt+0x16184>
   27f00:	cmp	r3, #0
   27f04:	umull	r8, r9, lr, fp
   27f08:	umull	r2, r3, fp, r3
   27f0c:	strd	r2, [sp, #16]
   27f10:	strd	r8, [sp, #24]
   27f14:	bge	27f2c <ftello64@plt+0x168ec>
   27f18:	subs	r3, r2, ip
   27f1c:	str	r3, [sp, #16]
   27f20:	ldr	r3, [sp, #20]
   27f24:	sbc	r3, r3, fp
   27f28:	str	r3, [sp, #20]
   27f2c:	ldr	r3, [sp, #16]
   27f30:	mov	lr, #0
   27f34:	ldrd	sl, [sp, #24]
   27f38:	adds	r2, r3, fp
   27f3c:	ldr	r3, [sp, #20]
   27f40:	adc	lr, r3, lr
   27f44:	cmp	lr, r2, asr #31
   27f48:	beq	278b0 <ftello64@plt+0x16270>
   27f4c:	ldrd	r8, [sp, #8]
   27f50:	mov	ip, #1
   27f54:	mul	lr, r0, r9
   27f58:	umull	r2, r3, r0, r8
   27f5c:	mla	lr, r8, r1, lr
   27f60:	mov	sl, r2
   27f64:	add	r3, lr, r3
   27f68:	mov	r2, r3
   27f6c:	b	278b0 <ftello64@plt+0x16270>
   27f70:	movw	r3, #48024	; 0xbb98
   27f74:	movt	r3, #2
   27f78:	movw	r1, #48036	; 0xbba4
   27f7c:	movt	r1, #2
   27f80:	movw	r0, #48052	; 0xbbb4
   27f84:	movt	r0, #2
   27f88:	mov	r2, #85	; 0x55
   27f8c:	bl	11634 <__assert_fail@plt>
   27f90:	adds	ip, r8, r8
   27f94:	mov	r1, #1
   27f98:	adc	r3, r9, r9
   27f9c:	b	277c4 <ftello64@plt+0x16184>
   27fa0:	ldrd	r4, [sp, #8]
   27fa4:	mov	r1, #1
   27fa8:	mul	sl, r8, r5
   27fac:	umull	r2, r3, r8, r4
   27fb0:	mla	sl, r4, r9, sl
   27fb4:	mov	fp, r2
   27fb8:	add	r2, sl, r3
   27fbc:	b	27ab8 <ftello64@plt+0x16478>
   27fc0:	ldrd	r4, [sp, #8]
   27fc4:	mov	r1, #1
   27fc8:	mul	sl, r8, r5
   27fcc:	umull	r2, r3, r8, r4
   27fd0:	mla	sl, r4, r9, sl
   27fd4:	mov	fp, r2
   27fd8:	add	r2, sl, r3
   27fdc:	b	279c8 <ftello64@plt+0x16388>
   27fe0:	ldrd	r4, [sp, #8]
   27fe4:	mov	r1, #1
   27fe8:	mul	sl, r8, r5
   27fec:	umull	r2, r3, r8, r4
   27ff0:	mla	sl, r4, r9, sl
   27ff4:	mov	fp, r2
   27ff8:	add	r2, sl, r3
   27ffc:	b	27b30 <ftello64@plt+0x164f0>
   28000:	ldrd	r4, [sp, #8]
   28004:	mov	r1, #1
   28008:	mul	sl, r8, r5
   2800c:	umull	r2, r3, r8, r4
   28010:	mla	sl, r4, r9, sl
   28014:	mov	fp, r2
   28018:	add	r2, sl, r3
   2801c:	b	27950 <ftello64@plt+0x16310>
   28020:	ldrd	r4, [sp, #8]
   28024:	mov	r1, #1
   28028:	mul	sl, r8, r5
   2802c:	umull	r2, r3, r8, r4
   28030:	mla	sl, r4, r9, sl
   28034:	mov	fp, r2
   28038:	add	r2, sl, r3
   2803c:	b	27840 <ftello64@plt+0x16200>
   28040:	ldrd	r4, [sp, #8]
   28044:	mov	r1, #1
   28048:	mul	sl, r8, r5
   2804c:	umull	r2, r3, r8, r4
   28050:	mla	sl, r4, r9, sl
   28054:	mov	fp, r2
   28058:	add	r2, sl, r3
   2805c:	b	27a40 <ftello64@plt+0x16400>
   28060:	ldrd	sl, [sp, #8]
   28064:	mov	ip, #1
   28068:	mul	r1, r8, fp
   2806c:	umull	r2, r3, r8, sl
   28070:	mla	r0, sl, r9, r1
   28074:	mov	r1, r2
   28078:	add	r2, r0, r3
   2807c:	b	278ec <ftello64@plt+0x162ac>
   28080:	ldrd	r2, [sp, #8]
   28084:	mov	r1, #1
   28088:	ldr	ip, [sp, #8]
   2808c:	mul	r0, r8, r3
   28090:	umull	r2, r3, r8, r2
   28094:	mla	r0, ip, r9, r0
   28098:	mov	lr, r2
   2809c:	add	r3, r0, r3
   280a0:	b	2788c <ftello64@plt+0x1624c>
   280a4:	cmp	r1, #0
   280a8:	cmpne	r0, #0
   280ac:	beq	280f8 <ftello64@plt+0x16ab8>
   280b0:	strd	r4, [sp, #-16]!
   280b4:	umull	r4, r5, r0, r1
   280b8:	str	r6, [sp, #8]
   280bc:	str	lr, [sp, #12]
   280c0:	adds	r3, r5, #0
   280c4:	movne	r3, #1
   280c8:	cmp	r4, #0
   280cc:	blt	280d8 <ftello64@plt+0x16a98>
   280d0:	cmp	r3, #0
   280d4:	beq	28104 <ftello64@plt+0x16ac4>
   280d8:	bl	114e4 <__errno_location@plt>
   280dc:	mov	r3, #12
   280e0:	ldrd	r4, [sp]
   280e4:	ldr	r6, [sp, #8]
   280e8:	add	sp, sp, #12
   280ec:	str	r3, [r0]
   280f0:	mov	r0, #0
   280f4:	pop	{pc}		; (ldr pc, [sp], #4)
   280f8:	mov	r1, #1
   280fc:	mov	r0, r1
   28100:	b	1125c <calloc@plt>
   28104:	ldrd	r4, [sp]
   28108:	ldr	r6, [sp, #8]
   2810c:	ldr	lr, [sp, #12]
   28110:	add	sp, sp, #16
   28114:	b	1125c <calloc@plt>
   28118:	cmp	r0, #0
   2811c:	beq	28128 <ftello64@plt+0x16ae8>
   28120:	blt	28130 <ftello64@plt+0x16af0>
   28124:	b	1143c <malloc@plt>
   28128:	mov	r0, #1
   2812c:	b	1143c <malloc@plt>
   28130:	str	r4, [sp, #-8]!
   28134:	str	lr, [sp, #4]
   28138:	bl	114e4 <__errno_location@plt>
   2813c:	mov	r3, #12
   28140:	ldr	r4, [sp]
   28144:	add	sp, sp, #4
   28148:	str	r3, [r0]
   2814c:	mov	r0, #0
   28150:	pop	{pc}		; (ldr pc, [sp], #4)
   28154:	cmp	r0, #0
   28158:	beq	28180 <ftello64@plt+0x16b40>
   2815c:	cmp	r1, #0
   28160:	str	r4, [sp, #-8]!
   28164:	str	lr, [sp, #4]
   28168:	beq	28188 <ftello64@plt+0x16b48>
   2816c:	blt	2819c <ftello64@plt+0x16b5c>
   28170:	ldr	r4, [sp]
   28174:	ldr	lr, [sp, #4]
   28178:	add	sp, sp, #8
   2817c:	b	113a0 <realloc@plt>
   28180:	mov	r0, r1
   28184:	b	28118 <ftello64@plt+0x16ad8>
   28188:	bl	1500c <ftello64@plt+0x39cc>
   2818c:	ldr	r4, [sp]
   28190:	add	sp, sp, #4
   28194:	mov	r0, #0
   28198:	pop	{pc}		; (ldr pc, [sp], #4)
   2819c:	bl	114e4 <__errno_location@plt>
   281a0:	mov	r3, #12
   281a4:	str	r3, [r0]
   281a8:	b	2818c <ftello64@plt+0x16b4c>
   281ac:	cmp	r0, r1
   281b0:	beq	28220 <ftello64@plt+0x16be0>
   281b4:	sub	r0, r0, #1
   281b8:	sub	r1, r1, #1
   281bc:	str	r4, [sp, #-8]!
   281c0:	str	lr, [sp, #4]
   281c4:	b	281d0 <ftello64@plt+0x16b90>
   281c8:	cmp	r3, r2
   281cc:	bne	28208 <ftello64@plt+0x16bc8>
   281d0:	ldrb	r3, [r0, #1]!
   281d4:	sub	r2, r3, #65	; 0x41
   281d8:	mov	ip, r3
   281dc:	cmp	r2, #25
   281e0:	ldrb	r2, [r1, #1]!
   281e4:	addls	ip, r3, #32
   281e8:	uxtbls	r3, ip
   281ec:	sub	r4, r2, #65	; 0x41
   281f0:	mov	lr, r2
   281f4:	cmp	r4, #25
   281f8:	addls	lr, r2, #32
   281fc:	uxtbls	r2, lr
   28200:	cmp	r3, #0
   28204:	bne	281c8 <ftello64@plt+0x16b88>
   28208:	uxtb	ip, ip
   2820c:	uxtb	r0, lr
   28210:	ldr	r4, [sp]
   28214:	add	sp, sp, #4
   28218:	sub	r0, ip, r0
   2821c:	pop	{pc}		; (ldr pc, [sp], #4)
   28220:	mov	r0, #0
   28224:	bx	lr
   28228:	strd	r4, [sp, #-16]!
   2822c:	mov	r4, r0
   28230:	str	r6, [sp, #8]
   28234:	str	lr, [sp, #12]
   28238:	bl	1140c <__fpending@plt>
   2823c:	ldr	r5, [r4]
   28240:	mov	r6, r0
   28244:	mov	r0, r4
   28248:	bl	2837c <ftello64@plt+0x16d3c>
   2824c:	mov	r4, r0
   28250:	and	r5, r5, #32
   28254:	cmp	r5, #0
   28258:	bne	28290 <ftello64@plt+0x16c50>
   2825c:	cmp	r0, #0
   28260:	beq	2827c <ftello64@plt+0x16c3c>
   28264:	cmp	r6, #0
   28268:	bne	282a8 <ftello64@plt+0x16c68>
   2826c:	bl	114e4 <__errno_location@plt>
   28270:	ldr	r4, [r0]
   28274:	subs	r4, r4, #9
   28278:	mvnne	r4, #0
   2827c:	mov	r0, r4
   28280:	ldrd	r4, [sp]
   28284:	ldr	r6, [sp, #8]
   28288:	add	sp, sp, #12
   2828c:	pop	{pc}		; (ldr pc, [sp], #4)
   28290:	cmp	r0, #0
   28294:	bne	282a8 <ftello64@plt+0x16c68>
   28298:	bl	114e4 <__errno_location@plt>
   2829c:	str	r4, [r0]
   282a0:	mvn	r4, #0
   282a4:	b	2827c <ftello64@plt+0x16c3c>
   282a8:	mvn	r4, #0
   282ac:	b	2827c <ftello64@plt+0x16c3c>
   282b0:	ldr	ip, [r0, #4]
   282b4:	cmp	ip, r1
   282b8:	bcs	28324 <ftello64@plt+0x16ce4>
   282bc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   282c0:	mov	r5, r1
   282c4:	mov	r4, r0
   282c8:	strd	r6, [sp, #8]
   282cc:	umull	r6, r7, r1, r3
   282d0:	str	r8, [sp, #16]
   282d4:	mov	r8, r3
   282d8:	str	lr, [sp, #20]
   282dc:	cmp	r7, #0
   282e0:	bne	28368 <ftello64@plt+0x16d28>
   282e4:	ldr	r0, [r0, #8]
   282e8:	cmp	r0, r2
   282ec:	beq	28334 <ftello64@plt+0x16cf4>
   282f0:	mov	r1, r6
   282f4:	bl	28154 <ftello64@plt+0x16b14>
   282f8:	subs	r6, r0, #0
   282fc:	beq	28360 <ftello64@plt+0x16d20>
   28300:	mov	r3, #1
   28304:	str	r5, [r4]
   28308:	stmib	r4, {r5, r6}
   2830c:	ldrd	r4, [sp]
   28310:	mov	r0, r3
   28314:	ldrd	r6, [sp, #8]
   28318:	ldr	r8, [sp, #16]
   2831c:	add	sp, sp, #20
   28320:	pop	{pc}		; (ldr pc, [sp], #4)
   28324:	mov	r3, #1
   28328:	str	r1, [r0]
   2832c:	mov	r0, r3
   28330:	bx	lr
   28334:	mov	r0, r6
   28338:	bl	28118 <ftello64@plt+0x16ad8>
   2833c:	subs	r6, r0, #0
   28340:	beq	28360 <ftello64@plt+0x16d20>
   28344:	ldr	r1, [r4, #8]
   28348:	cmp	r1, #0
   2834c:	beq	28300 <ftello64@plt+0x16cc0>
   28350:	ldr	r2, [r4]
   28354:	mul	r2, r2, r8
   28358:	bl	1131c <memcpy@plt>
   2835c:	b	28300 <ftello64@plt+0x16cc0>
   28360:	mov	r3, #0
   28364:	b	2830c <ftello64@plt+0x16ccc>
   28368:	bl	114e4 <__errno_location@plt>
   2836c:	mov	r2, #12
   28370:	mov	r3, #0
   28374:	str	r2, [r0]
   28378:	b	2830c <ftello64@plt+0x16ccc>
   2837c:	strd	r4, [sp, #-12]!
   28380:	mov	r4, r0
   28384:	str	lr, [sp, #8]
   28388:	sub	sp, sp, #12
   2838c:	bl	11544 <fileno@plt>
   28390:	cmp	r0, #0
   28394:	mov	r0, r4
   28398:	blt	2841c <ftello64@plt+0x16ddc>
   2839c:	bl	11460 <__freading@plt>
   283a0:	cmp	r0, #0
   283a4:	bne	283e8 <ftello64@plt+0x16da8>
   283a8:	mov	r0, r4
   283ac:	bl	28430 <ftello64@plt+0x16df0>
   283b0:	cmp	r0, #0
   283b4:	beq	28418 <ftello64@plt+0x16dd8>
   283b8:	bl	114e4 <__errno_location@plt>
   283bc:	mov	r5, r0
   283c0:	mov	r0, r4
   283c4:	ldr	r4, [r5]
   283c8:	bl	11568 <fclose@plt>
   283cc:	cmp	r4, #0
   283d0:	mvnne	r0, #0
   283d4:	strne	r4, [r5]
   283d8:	add	sp, sp, #12
   283dc:	ldrd	r4, [sp]
   283e0:	add	sp, sp, #8
   283e4:	pop	{pc}		; (ldr pc, [sp], #4)
   283e8:	mov	r0, r4
   283ec:	bl	11544 <fileno@plt>
   283f0:	mov	r1, #1
   283f4:	mov	r2, #0
   283f8:	mov	r3, #0
   283fc:	str	r1, [sp]
   28400:	bl	113e8 <lseek64@plt>
   28404:	mvn	r3, #0
   28408:	mvn	r2, #0
   2840c:	cmp	r1, r3
   28410:	cmpeq	r0, r2
   28414:	bne	283a8 <ftello64@plt+0x16d68>
   28418:	mov	r0, r4
   2841c:	add	sp, sp, #12
   28420:	ldrd	r4, [sp]
   28424:	ldr	lr, [sp, #8]
   28428:	add	sp, sp, #12
   2842c:	b	11568 <fclose@plt>
   28430:	str	r4, [sp, #-8]!
   28434:	subs	r4, r0, #0
   28438:	str	lr, [sp, #4]
   2843c:	sub	sp, sp, #8
   28440:	beq	2845c <ftello64@plt+0x16e1c>
   28444:	bl	11460 <__freading@plt>
   28448:	cmp	r0, #0
   2844c:	beq	2845c <ftello64@plt+0x16e1c>
   28450:	ldr	r3, [r4]
   28454:	tst	r3, #256	; 0x100
   28458:	bne	28474 <ftello64@plt+0x16e34>
   2845c:	mov	r0, r4
   28460:	add	sp, sp, #8
   28464:	ldr	r4, [sp]
   28468:	ldr	lr, [sp, #4]
   2846c:	add	sp, sp, #8
   28470:	b	112c8 <fflush@plt>
   28474:	mov	r1, #1
   28478:	mov	r2, #0
   2847c:	mov	r3, #0
   28480:	mov	r0, r4
   28484:	str	r1, [sp]
   28488:	bl	28490 <ftello64@plt+0x16e50>
   2848c:	b	2845c <ftello64@plt+0x16e1c>
   28490:	strd	r4, [sp, #-24]!	; 0xffffffe8
   28494:	mov	r4, r0
   28498:	ldr	ip, [r0, #4]
   2849c:	strd	r6, [sp, #8]
   284a0:	str	lr, [sp, #20]
   284a4:	ldr	lr, [r0, #8]
   284a8:	str	r8, [sp, #16]
   284ac:	sub	sp, sp, #8
   284b0:	ldr	r5, [sp, #32]
   284b4:	cmp	lr, ip
   284b8:	beq	284e0 <ftello64@plt+0x16ea0>
   284bc:	mov	r0, r4
   284c0:	str	r5, [sp, #32]
   284c4:	add	sp, sp, #8
   284c8:	ldrd	r4, [sp]
   284cc:	ldrd	r6, [sp, #8]
   284d0:	ldr	r8, [sp, #16]
   284d4:	ldr	lr, [sp, #20]
   284d8:	add	sp, sp, #24
   284dc:	b	11580 <fseeko64@plt>
   284e0:	ldr	ip, [r0, #16]
   284e4:	ldr	lr, [r0, #20]
   284e8:	cmp	lr, ip
   284ec:	bne	284bc <ftello64@plt+0x16e7c>
   284f0:	ldr	r8, [r0, #36]	; 0x24
   284f4:	cmp	r8, #0
   284f8:	bne	284bc <ftello64@plt+0x16e7c>
   284fc:	mov	r6, r2
   28500:	mov	r7, r3
   28504:	bl	11544 <fileno@plt>
   28508:	mov	r2, r6
   2850c:	mov	r3, r7
   28510:	str	r5, [sp]
   28514:	bl	113e8 <lseek64@plt>
   28518:	mvn	r3, #0
   2851c:	mvn	r2, #0
   28520:	cmp	r1, r3
   28524:	cmpeq	r0, r2
   28528:	beq	28558 <ftello64@plt+0x16f18>
   2852c:	ldr	r3, [r4]
   28530:	strd	r0, [r4, #80]	; 0x50
   28534:	bic	r3, r3, #16
   28538:	str	r3, [r4]
   2853c:	mov	r0, r8
   28540:	add	sp, sp, #8
   28544:	ldrd	r4, [sp]
   28548:	ldrd	r6, [sp, #8]
   2854c:	ldr	r8, [sp, #16]
   28550:	add	sp, sp, #20
   28554:	pop	{pc}		; (ldr pc, [sp], #4)
   28558:	mvn	r8, #0
   2855c:	b	2853c <ftello64@plt+0x16efc>
   28560:	mov	r0, #14
   28564:	str	r4, [sp, #-8]!
   28568:	str	lr, [sp, #4]
   2856c:	bl	115bc <nl_langinfo@plt>
   28570:	cmp	r0, #0
   28574:	beq	28598 <ftello64@plt+0x16f58>
   28578:	ldrb	r2, [r0]
   2857c:	movw	r3, #48092	; 0xbbdc
   28580:	movt	r3, #2
   28584:	ldr	r4, [sp]
   28588:	add	sp, sp, #4
   2858c:	cmp	r2, #0
   28590:	moveq	r0, r3
   28594:	pop	{pc}		; (ldr pc, [sp], #4)
   28598:	ldr	r4, [sp]
   2859c:	add	sp, sp, #4
   285a0:	movw	r0, #48092	; 0xbbdc
   285a4:	movt	r0, #2
   285a8:	pop	{pc}		; (ldr pc, [sp], #4)
   285ac:	str	r4, [sp, #-8]!
   285b0:	mov	r4, r0
   285b4:	str	lr, [sp, #4]
   285b8:	bl	112d4 <wcwidth@plt>
   285bc:	cmp	r0, #0
   285c0:	bge	285d4 <ftello64@plt+0x16f94>
   285c4:	mov	r0, r4
   285c8:	bl	113b8 <iswcntrl@plt>
   285cc:	clz	r0, r0
   285d0:	lsr	r0, r0, #5
   285d4:	ldr	r4, [sp]
   285d8:	add	sp, sp, #4
   285dc:	pop	{pc}		; (ldr pc, [sp], #4)
   285e0:	mov	r3, r1
   285e4:	strd	r4, [sp, #-16]!
   285e8:	mov	r4, r1
   285ec:	ldr	r2, [r1, #4]
   285f0:	mov	r5, r0
   285f4:	ldr	r1, [r3], #16
   285f8:	str	r6, [sp, #8]
   285fc:	str	lr, [sp, #12]
   28600:	cmp	r1, r3
   28604:	strne	r1, [r0]
   28608:	beq	28634 <ftello64@plt+0x16ff4>
   2860c:	ldrb	r3, [r4, #8]
   28610:	str	r2, [r5, #4]
   28614:	ldr	r6, [sp, #8]
   28618:	cmp	r3, #0
   2861c:	strb	r3, [r5, #8]
   28620:	ldrne	r3, [r4, #12]
   28624:	strne	r3, [r5, #12]
   28628:	ldrd	r4, [sp]
   2862c:	add	sp, sp, #12
   28630:	pop	{pc}		; (ldr pc, [sp], #4)
   28634:	add	r3, r0, #16
   28638:	mov	r0, r3
   2863c:	bl	1131c <memcpy@plt>
   28640:	ldr	r2, [r4, #4]
   28644:	str	r0, [r5]
   28648:	b	2860c <ftello64@plt+0x16fcc>
   2864c:	lsr	r2, r0, #5
   28650:	movw	r3, #48100	; 0xbbe4
   28654:	movt	r3, #2
   28658:	and	r0, r0, #31
   2865c:	ldr	r3, [r3, r2, lsl #2]
   28660:	lsr	r0, r3, r0
   28664:	and	r0, r0, #1
   28668:	bx	lr
   2866c:	strd	r4, [sp, #-20]!	; 0xffffffec
   28670:	mov	r5, r2
   28674:	strd	r6, [sp, #8]
   28678:	subs	r6, r0, #0
   2867c:	mov	r7, r1
   28680:	str	lr, [sp, #16]
   28684:	sub	sp, sp, #12
   28688:	addeq	r6, sp, #4
   2868c:	mov	r0, r6
   28690:	bl	11418 <mbrtowc@plt>
   28694:	cmp	r5, #0
   28698:	cmnne	r0, #3
   2869c:	mov	r4, r0
   286a0:	bhi	286bc <ftello64@plt+0x1707c>
   286a4:	mov	r0, r4
   286a8:	add	sp, sp, #12
   286ac:	ldrd	r4, [sp]
   286b0:	ldrd	r6, [sp, #8]
   286b4:	add	sp, sp, #16
   286b8:	pop	{pc}		; (ldr pc, [sp], #4)
   286bc:	mov	r0, #0
   286c0:	bl	2a3a0 <ftello64@plt+0x18d60>
   286c4:	cmp	r0, #0
   286c8:	bne	286a4 <ftello64@plt+0x17064>
   286cc:	ldrb	r3, [r7]
   286d0:	mov	r4, #1
   286d4:	str	r3, [r6]
   286d8:	b	286a4 <ftello64@plt+0x17064>
   286dc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   286e0:	mov	r5, r0
   286e4:	strd	r6, [sp, #8]
   286e8:	mov	r6, r2
   286ec:	lsrs	r2, r6, #30
   286f0:	str	fp, [sp, #16]
   286f4:	add	fp, sp, #20
   286f8:	movne	r2, #1
   286fc:	moveq	r2, #0
   28700:	lsls	r0, r6, #2
   28704:	str	lr, [sp, #20]
   28708:	bmi	28810 <ftello64@plt+0x171d0>
   2870c:	cmp	r2, #0
   28710:	bne	28810 <ftello64@plt+0x171d0>
   28714:	cmp	r0, #4016	; 0xfb0
   28718:	mov	r4, r1
   2871c:	mov	r7, r3
   28720:	bhi	28804 <ftello64@plt+0x171c4>
   28724:	add	r3, r0, #22
   28728:	bic	r3, r3, #7
   2872c:	sub	sp, sp, r3
   28730:	add	r0, sp, #15
   28734:	bic	r0, r0, #15
   28738:	cmp	r0, #0
   2873c:	beq	28810 <ftello64@plt+0x171d0>
   28740:	mov	r3, #1
   28744:	cmp	r6, #2
   28748:	movhi	r2, r4
   2874c:	movhi	ip, #0
   28750:	str	r3, [r0, #4]
   28754:	movhi	r3, #2
   28758:	bls	287a0 <ftello64@plt+0x17160>
   2875c:	ldrb	r1, [r2, #1]!
   28760:	ldrb	lr, [r4, ip]
   28764:	cmp	lr, r1
   28768:	bne	28784 <ftello64@plt+0x17144>
   2876c:	b	28844 <ftello64@plt+0x17204>
   28770:	ldr	lr, [r0, ip, lsl #2]
   28774:	sub	ip, ip, lr
   28778:	ldrb	lr, [r4, ip]
   2877c:	cmp	lr, r1
   28780:	beq	28844 <ftello64@plt+0x17204>
   28784:	cmp	ip, #0
   28788:	bne	28770 <ftello64@plt+0x17130>
   2878c:	mov	ip, #0
   28790:	str	r3, [r0, r3, lsl #2]
   28794:	add	r3, r3, #1
   28798:	cmp	r6, r3
   2879c:	bne	2875c <ftello64@plt+0x1711c>
   287a0:	mov	r3, #0
   287a4:	mov	r1, r5
   287a8:	mov	r2, r3
   287ac:	str	r3, [r7]
   287b0:	ldrb	r3, [r5]
   287b4:	cmp	r3, #0
   287b8:	beq	287e4 <ftello64@plt+0x171a4>
   287bc:	ldrb	ip, [r4, r2]
   287c0:	cmp	ip, r3
   287c4:	beq	28818 <ftello64@plt+0x171d8>
   287c8:	cmp	r2, #0
   287cc:	beq	28834 <ftello64@plt+0x171f4>
   287d0:	ldr	ip, [r0, r2, lsl #2]
   287d4:	cmp	r3, #0
   287d8:	add	r5, r5, ip
   287dc:	sub	r2, r2, ip
   287e0:	bne	287bc <ftello64@plt+0x1717c>
   287e4:	bl	2a450 <ftello64@plt+0x18e10>
   287e8:	mov	r0, #1
   287ec:	sub	sp, fp, #20
   287f0:	ldrd	r4, [sp]
   287f4:	ldrd	r6, [sp, #8]
   287f8:	ldr	fp, [sp, #16]
   287fc:	add	sp, sp, #20
   28800:	pop	{pc}		; (ldr pc, [sp], #4)
   28804:	bl	2a3f8 <ftello64@plt+0x18db8>
   28808:	cmp	r0, #0
   2880c:	bne	28740 <ftello64@plt+0x17100>
   28810:	mov	r0, #0
   28814:	b	287ec <ftello64@plt+0x171ac>
   28818:	add	r2, r2, #1
   2881c:	add	ip, r1, #1
   28820:	cmp	r6, r2
   28824:	beq	28854 <ftello64@plt+0x17214>
   28828:	ldrb	r3, [r1, #1]
   2882c:	mov	r1, ip
   28830:	b	287b4 <ftello64@plt+0x17174>
   28834:	ldrb	r3, [r1, #1]
   28838:	add	r5, r5, #1
   2883c:	add	r1, r1, #1
   28840:	b	287b4 <ftello64@plt+0x17174>
   28844:	add	ip, ip, #1
   28848:	sub	r1, r3, ip
   2884c:	str	r1, [r0, r3, lsl #2]
   28850:	b	28794 <ftello64@plt+0x17154>
   28854:	str	r5, [r7]
   28858:	b	287e4 <ftello64@plt+0x171a4>
   2885c:	movw	r3, #48132	; 0xbc04
   28860:	movt	r3, #2
   28864:	str	r4, [sp, #-8]!
   28868:	movw	r1, #46260	; 0xb4b4
   2886c:	movt	r1, #2
   28870:	str	lr, [sp, #4]
   28874:	movw	r0, #46276	; 0xb4c4
   28878:	movt	r0, #2
   2887c:	mov	r2, #172	; 0xac
   28880:	bl	11634 <__assert_fail@plt>
   28884:	strd	r4, [sp, #-36]!	; 0xffffffdc
   28888:	mov	r4, r1
   2888c:	strd	r6, [sp, #8]
   28890:	strd	r8, [sp, #16]
   28894:	strd	sl, [sp, #24]
   28898:	add	fp, sp, #32
   2889c:	str	lr, [sp, #32]
   288a0:	sub	sp, sp, #188	; 0xbc
   288a4:	str	r2, [fp, #-220]	; 0xffffff24
   288a8:	str	r0, [fp, #-212]	; 0xffffff2c
   288ac:	mov	r0, r1
   288b0:	bl	2a478 <ftello64@plt+0x18e38>
   288b4:	mov	r3, #44	; 0x2c
   288b8:	str	r0, [fp, #-208]	; 0xffffff30
   288bc:	umull	r0, r1, r0, r3
   288c0:	adds	r2, r1, #0
   288c4:	movne	r2, #1
   288c8:	cmp	r0, #0
   288cc:	blt	28cb4 <ftello64@plt+0x17674>
   288d0:	cmp	r2, #0
   288d4:	bne	28cb4 <ftello64@plt+0x17674>
   288d8:	ldr	r2, [fp, #-208]	; 0xffffff30
   288dc:	mul	r0, r3, r2
   288e0:	cmp	r0, #4016	; 0xfb0
   288e4:	bhi	28cd4 <ftello64@plt+0x17694>
   288e8:	add	r3, r0, #22
   288ec:	bic	r3, r3, #7
   288f0:	sub	sp, sp, r3
   288f4:	add	r3, sp, #15
   288f8:	bic	sl, r3, #15
   288fc:	cmp	sl, #0
   28900:	beq	28cb4 <ftello64@plt+0x17674>
   28904:	ldr	r3, [fp, #-208]	; 0xffffff30
   28908:	mov	r1, #0
   2890c:	mov	r2, #0
   28910:	movw	r8, #48100	; 0xbbe4
   28914:	movt	r8, #2
   28918:	mov	r6, r1
   2891c:	add	r5, sl, #16
   28920:	strb	r1, [fp, #-204]	; 0xffffff34
   28924:	strb	r1, [fp, #-192]	; 0xffffff40
   28928:	str	r4, [fp, #-188]	; 0xffffff44
   2892c:	add	r9, r3, r3, lsl #2
   28930:	mov	r3, #0
   28934:	add	r9, sl, r9, lsl #3
   28938:	str	r9, [fp, #-216]	; 0xffffff28
   2893c:	strd	r2, [fp, #-200]	; 0xffffff38
   28940:	b	289c4 <ftello64@plt+0x17384>
   28944:	ldrb	r3, [r4]
   28948:	lsr	r2, r3, #5
   2894c:	and	r3, r3, #31
   28950:	ldr	r2, [r8, r2, lsl #2]
   28954:	lsr	r3, r2, r3
   28958:	tst	r3, #1
   2895c:	beq	28ce0 <ftello64@plt+0x176a0>
   28960:	mov	r3, #1
   28964:	str	r3, [fp, #-184]	; 0xffffff48
   28968:	ldrb	r2, [r4]
   2896c:	strb	r3, [fp, #-192]	; 0xffffff40
   28970:	strb	r3, [fp, #-180]	; 0xffffff4c
   28974:	mov	r4, r2
   28978:	str	r2, [fp, #-176]	; 0xffffff50
   2897c:	cmp	r4, #0
   28980:	beq	28a40 <ftello64@plt+0x17400>
   28984:	mov	r9, #1
   28988:	ldr	r4, [fp, #-188]	; 0xffffff44
   2898c:	sub	r2, fp, #172	; 0xac
   28990:	ldr	r7, [fp, #-184]	; 0xffffff48
   28994:	cmp	r4, r2
   28998:	strne	r4, [r5, #-16]
   2899c:	beq	28d00 <ftello64@plt+0x176c0>
   289a0:	cmp	r9, #0
   289a4:	add	r4, r4, r7
   289a8:	str	r7, [r5, #-12]
   289ac:	ldrne	r3, [fp, #-176]	; 0xffffff50
   289b0:	add	r5, r5, #40	; 0x28
   289b4:	strb	r9, [r5, #-48]	; 0xffffffd0
   289b8:	strb	r6, [fp, #-192]	; 0xffffff40
   289bc:	str	r4, [fp, #-188]	; 0xffffff44
   289c0:	strne	r3, [r5, #-44]	; 0xffffffd4
   289c4:	ldrb	r3, [fp, #-204]	; 0xffffff34
   289c8:	ldr	r4, [fp, #-188]	; 0xffffff44
   289cc:	cmp	r3, #0
   289d0:	subne	r7, fp, #200	; 0xc8
   289d4:	beq	28944 <ftello64@plt+0x17304>
   289d8:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   289dc:	mov	r1, r0
   289e0:	mov	r0, r4
   289e4:	bl	262e0 <ftello64@plt+0x14ca0>
   289e8:	mov	r2, r0
   289ec:	mov	r3, r7
   289f0:	mov	r1, r4
   289f4:	sub	r0, fp, #176	; 0xb0
   289f8:	bl	2866c <ftello64@plt+0x1702c>
   289fc:	cmn	r0, #1
   28a00:	str	r0, [fp, #-184]	; 0xffffff48
   28a04:	beq	28d18 <ftello64@plt+0x176d8>
   28a08:	cmn	r0, #2
   28a0c:	beq	28d30 <ftello64@plt+0x176f0>
   28a10:	cmp	r0, #0
   28a14:	beq	28d50 <ftello64@plt+0x17710>
   28a18:	ldr	r4, [fp, #-176]	; 0xffffff50
   28a1c:	mov	r9, #1
   28a20:	mov	r0, r7
   28a24:	strb	r9, [fp, #-180]	; 0xffffff4c
   28a28:	bl	11340 <mbsinit@plt>
   28a2c:	cmp	r0, #0
   28a30:	strb	r9, [fp, #-192]	; 0xffffff40
   28a34:	strbne	r6, [fp, #-204]	; 0xffffff34
   28a38:	cmp	r4, #0
   28a3c:	bne	28984 <ftello64@plt+0x17344>
   28a40:	ldr	r9, [fp, #-216]	; 0xffffff28
   28a44:	mov	r3, #1
   28a48:	mov	r7, r4
   28a4c:	ldr	r2, [fp, #-208]	; 0xffffff30
   28a50:	str	r3, [r9, #4]
   28a54:	cmp	r2, #2
   28a58:	bls	28af8 <ftello64@plt+0x174b8>
   28a5c:	mov	r8, #2
   28a60:	mov	r5, sl
   28a64:	str	r4, [fp, #-216]	; 0xffffff28
   28a68:	mov	r7, r8
   28a6c:	ldr	r8, [fp, #-208]	; 0xffffff30
   28a70:	ldrb	r6, [r5, #48]	; 0x30
   28a74:	b	28aa4 <ftello64@plt+0x17464>
   28a78:	ldrb	r2, [r3, #8]
   28a7c:	cmp	r2, #0
   28a80:	beq	28ab4 <ftello64@plt+0x17474>
   28a84:	ldr	r3, [r3, #12]
   28a88:	ldr	r2, [r5, #52]	; 0x34
   28a8c:	cmp	r2, r3
   28a90:	beq	28ad8 <ftello64@plt+0x17498>
   28a94:	cmp	r4, #0
   28a98:	beq	29048 <ftello64@plt+0x17a08>
   28a9c:	ldr	r3, [r9, r4, lsl #2]
   28aa0:	sub	r4, r4, r3
   28aa4:	add	r3, r4, r4, lsl #2
   28aa8:	cmp	r6, #0
   28aac:	add	r3, sl, r3, lsl #3
   28ab0:	bne	28a78 <ftello64@plt+0x17438>
   28ab4:	ldr	r1, [r3, #4]
   28ab8:	ldr	r2, [r5, #44]	; 0x2c
   28abc:	cmp	r2, r1
   28ac0:	bne	28a94 <ftello64@plt+0x17454>
   28ac4:	ldr	r1, [r3]
   28ac8:	ldr	r0, [r5, #40]	; 0x28
   28acc:	bl	11358 <memcmp@plt>
   28ad0:	cmp	r0, #0
   28ad4:	bne	28a94 <ftello64@plt+0x17454>
   28ad8:	add	r4, r4, #1
   28adc:	sub	r2, r7, r4
   28ae0:	str	r2, [r9, r7, lsl #2]
   28ae4:	add	r7, r7, #1
   28ae8:	add	r5, r5, #40	; 0x28
   28aec:	cmp	r8, r7
   28af0:	bne	28a70 <ftello64@plt+0x17430>
   28af4:	ldr	r7, [fp, #-216]	; 0xffffff28
   28af8:	mov	r1, #0
   28afc:	mov	r0, #0
   28b00:	str	r9, [fp, #-216]	; 0xffffff28
   28b04:	ldr	r3, [fp, #-212]	; 0xffffff2c
   28b08:	mov	r2, #0
   28b0c:	movw	ip, #48100	; 0xbbe4
   28b10:	movt	ip, #2
   28b14:	mov	r6, #1
   28b18:	strd	r0, [fp, #-144]	; 0xffffff70
   28b1c:	mov	r9, ip
   28b20:	strd	r0, [fp, #-88]	; 0xffffffa8
   28b24:	ldr	r1, [fp, #-220]	; 0xffffff24
   28b28:	strb	r2, [fp, #-148]	; 0xffffff6c
   28b2c:	str	r3, [fp, #-132]	; 0xffffff7c
   28b30:	str	r3, [fp, #-76]	; 0xffffffb4
   28b34:	mov	r3, r2
   28b38:	strb	r2, [fp, #-136]	; 0xffffff78
   28b3c:	strb	r2, [fp, #-92]	; 0xffffffa4
   28b40:	strb	r2, [fp, #-80]	; 0xffffffb0
   28b44:	str	r2, [r1]
   28b48:	cmp	r3, #0
   28b4c:	ldreq	r5, [fp, #-76]	; 0xffffffb4
   28b50:	beq	28c04 <ftello64@plt+0x175c4>
   28b54:	ldrb	r3, [fp, #-68]	; 0xffffffbc
   28b58:	cmp	r3, #0
   28b5c:	bne	290a4 <ftello64@plt+0x17a64>
   28b60:	add	r3, r7, r7, lsl #2
   28b64:	add	r3, sl, r3, lsl #3
   28b68:	ldr	r4, [fp, #-72]	; 0xffffffb8
   28b6c:	ldr	r2, [r3, #4]
   28b70:	cmp	r2, r4
   28b74:	beq	28df4 <ftello64@plt+0x177b4>
   28b78:	cmp	r7, #0
   28b7c:	bne	28e18 <ftello64@plt+0x177d8>
   28b80:	ldrb	r3, [fp, #-136]	; 0xffffff78
   28b84:	cmp	r3, #0
   28b88:	bne	29090 <ftello64@plt+0x17a50>
   28b8c:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   28b90:	ldr	r4, [fp, #-132]	; 0xffffff7c
   28b94:	cmp	r3, #0
   28b98:	subne	r8, fp, #144	; 0x90
   28b9c:	bne	28fe4 <ftello64@plt+0x179a4>
   28ba0:	ldrb	r3, [r4]
   28ba4:	lsr	r2, r3, #5
   28ba8:	and	r3, r3, #31
   28bac:	ldr	r2, [r9, r2, lsl #2]
   28bb0:	lsr	r3, r2, r3
   28bb4:	tst	r3, #1
   28bb8:	beq	28fcc <ftello64@plt+0x1798c>
   28bbc:	str	r6, [fp, #-128]	; 0xffffff80
   28bc0:	ldrb	r4, [r4]
   28bc4:	strb	r6, [fp, #-136]	; 0xffffff78
   28bc8:	strb	r6, [fp, #-124]	; 0xffffff84
   28bcc:	str	r4, [fp, #-120]	; 0xffffff88
   28bd0:	cmp	r4, #0
   28bd4:	beq	28eb4 <ftello64@plt+0x17874>
   28bd8:	ldr	r4, [fp, #-132]	; 0xffffff7c
   28bdc:	mov	r3, #0
   28be0:	ldr	r2, [fp, #-128]	; 0xffffff80
   28be4:	strb	r3, [fp, #-136]	; 0xffffff78
   28be8:	strb	r3, [fp, #-80]	; 0xffffffb0
   28bec:	ldr	r5, [fp, #-76]	; 0xffffffb4
   28bf0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   28bf4:	add	r4, r4, r2
   28bf8:	str	r4, [fp, #-132]	; 0xffffff7c
   28bfc:	add	r5, r5, r3
   28c00:	str	r5, [fp, #-76]	; 0xffffffb4
   28c04:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   28c08:	cmp	r3, #0
   28c0c:	subne	r4, fp, #88	; 0x58
   28c10:	bne	28d90 <ftello64@plt+0x17750>
   28c14:	ldrb	r3, [r5]
   28c18:	lsr	r2, r3, #5
   28c1c:	and	r3, r3, #31
   28c20:	ldr	r2, [r9, r2, lsl #2]
   28c24:	lsr	r3, r2, r3
   28c28:	tst	r3, #1
   28c2c:	beq	28d78 <ftello64@plt+0x17738>
   28c30:	str	r6, [fp, #-72]	; 0xffffffb8
   28c34:	ldrb	r3, [r5]
   28c38:	strb	r6, [fp, #-80]	; 0xffffffb0
   28c3c:	strb	r6, [fp, #-68]	; 0xffffffbc
   28c40:	mov	r5, r3
   28c44:	str	r3, [fp, #-64]	; 0xffffffc0
   28c48:	cmp	r5, #0
   28c4c:	beq	28ca4 <ftello64@plt+0x17664>
   28c50:	add	r3, r7, r7, lsl #2
   28c54:	add	r3, sl, r3, lsl #3
   28c58:	ldrb	r2, [r3, #8]
   28c5c:	cmp	r2, #0
   28c60:	beq	28b68 <ftello64@plt+0x17528>
   28c64:	ldr	r3, [r3, #12]
   28c68:	cmp	r3, r5
   28c6c:	bne	28b78 <ftello64@plt+0x17538>
   28c70:	ldr	r5, [fp, #-76]	; 0xffffffb4
   28c74:	ldr	r4, [fp, #-72]	; 0xffffffb8
   28c78:	add	r7, r7, #1
   28c7c:	add	r5, r5, r4
   28c80:	ldr	r2, [fp, #-208]	; 0xffffff30
   28c84:	mov	r3, #0
   28c88:	strb	r3, [fp, #-80]	; 0xffffffb0
   28c8c:	str	r5, [fp, #-76]	; 0xffffffb4
   28c90:	cmp	r2, r7
   28c94:	bne	28c04 <ftello64@plt+0x175c4>
   28c98:	ldr	r2, [fp, #-220]	; 0xffffff24
   28c9c:	ldr	r3, [fp, #-132]	; 0xffffff7c
   28ca0:	str	r3, [r2]
   28ca4:	mov	r0, sl
   28ca8:	bl	2a450 <ftello64@plt+0x18e10>
   28cac:	mov	r0, #1
   28cb0:	b	28cb8 <ftello64@plt+0x17678>
   28cb4:	mov	r0, #0
   28cb8:	sub	sp, fp, #32
   28cbc:	ldrd	r4, [sp]
   28cc0:	ldrd	r6, [sp, #8]
   28cc4:	ldrd	r8, [sp, #16]
   28cc8:	ldrd	sl, [sp, #24]
   28ccc:	add	sp, sp, #32
   28cd0:	pop	{pc}		; (ldr pc, [sp], #4)
   28cd4:	bl	2a3f8 <ftello64@plt+0x18db8>
   28cd8:	mov	sl, r0
   28cdc:	b	288fc <ftello64@plt+0x172bc>
   28ce0:	sub	r7, fp, #200	; 0xc8
   28ce4:	mov	r0, r7
   28ce8:	bl	11340 <mbsinit@plt>
   28cec:	cmp	r0, #0
   28cf0:	beq	29108 <ftello64@plt+0x17ac8>
   28cf4:	mov	r3, #1
   28cf8:	strb	r3, [fp, #-204]	; 0xffffff34
   28cfc:	b	289d8 <ftello64@plt+0x17398>
   28d00:	mov	r2, r7
   28d04:	mov	r1, r4
   28d08:	mov	r0, r5
   28d0c:	bl	1131c <memcpy@plt>
   28d10:	str	r5, [r5, #-16]
   28d14:	b	289a0 <ftello64@plt+0x17360>
   28d18:	mov	r2, #1
   28d1c:	mov	r9, #0
   28d20:	strb	r2, [fp, #-192]	; 0xffffff40
   28d24:	str	r2, [fp, #-184]	; 0xffffff48
   28d28:	strb	r6, [fp, #-180]	; 0xffffff4c
   28d2c:	b	28988 <ftello64@plt+0x17348>
   28d30:	ldr	r0, [fp, #-188]	; 0xffffff44
   28d34:	mov	r9, #0
   28d38:	bl	114cc <strlen@plt>
   28d3c:	mov	r2, #1
   28d40:	strb	r2, [fp, #-192]	; 0xffffff40
   28d44:	str	r0, [fp, #-184]	; 0xffffff48
   28d48:	strb	r6, [fp, #-180]	; 0xffffff4c
   28d4c:	b	28988 <ftello64@plt+0x17348>
   28d50:	ldr	r3, [fp, #-188]	; 0xffffff44
   28d54:	mov	r2, #1
   28d58:	str	r2, [fp, #-184]	; 0xffffff48
   28d5c:	ldrb	r3, [r3]
   28d60:	cmp	r3, #0
   28d64:	bne	29128 <ftello64@plt+0x17ae8>
   28d68:	ldr	r4, [fp, #-176]	; 0xffffff50
   28d6c:	cmp	r4, #0
   28d70:	beq	28a1c <ftello64@plt+0x173dc>
   28d74:	bl	2885c <ftello64@plt+0x1721c>
   28d78:	sub	r4, fp, #88	; 0x58
   28d7c:	mov	r0, r4
   28d80:	bl	11340 <mbsinit@plt>
   28d84:	cmp	r0, #0
   28d88:	beq	29108 <ftello64@plt+0x17ac8>
   28d8c:	strb	r6, [fp, #-92]	; 0xffffffa4
   28d90:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   28d94:	mov	r1, r0
   28d98:	mov	r0, r5
   28d9c:	bl	262e0 <ftello64@plt+0x14ca0>
   28da0:	mov	r2, r0
   28da4:	mov	r3, r4
   28da8:	mov	r1, r5
   28dac:	sub	r0, fp, #64	; 0x40
   28db0:	bl	2866c <ftello64@plt+0x1702c>
   28db4:	cmn	r0, #1
   28db8:	str	r0, [fp, #-72]	; 0xffffffb8
   28dbc:	beq	28fb8 <ftello64@plt+0x17978>
   28dc0:	cmn	r0, #2
   28dc4:	beq	29050 <ftello64@plt+0x17a10>
   28dc8:	cmp	r0, #0
   28dcc:	beq	2906c <ftello64@plt+0x17a2c>
   28dd0:	ldr	r5, [fp, #-64]	; 0xffffffc0
   28dd4:	mov	r0, r4
   28dd8:	strb	r6, [fp, #-68]	; 0xffffffbc
   28ddc:	bl	11340 <mbsinit@plt>
   28de0:	cmp	r0, #0
   28de4:	strb	r6, [fp, #-80]	; 0xffffffb0
   28de8:	movne	r3, #0
   28dec:	strbne	r3, [fp, #-92]	; 0xffffffa4
   28df0:	b	28c48 <ftello64@plt+0x17608>
   28df4:	ldr	r5, [fp, #-76]	; 0xffffffb4
   28df8:	mov	r2, r4
   28dfc:	ldr	r0, [r3]
   28e00:	mov	r1, r5
   28e04:	bl	11358 <memcmp@plt>
   28e08:	cmp	r0, #0
   28e0c:	beq	28c78 <ftello64@plt+0x17638>
   28e10:	cmp	r7, #0
   28e14:	beq	28b80 <ftello64@plt+0x17540>
   28e18:	ldr	r3, [fp, #-216]	; 0xffffff28
   28e1c:	ldr	r5, [r3, r7, lsl #2]
   28e20:	sub	r3, r7, r5
   28e24:	cmp	r5, #0
   28e28:	str	r3, [fp, #-212]	; 0xffffff2c
   28e2c:	beq	28fb0 <ftello64@plt+0x17970>
   28e30:	ldrb	r3, [fp, #-136]	; 0xffffff78
   28e34:	cmp	r3, #0
   28e38:	beq	290ac <ftello64@plt+0x17a6c>
   28e3c:	ldrb	r3, [fp, #-124]	; 0xffffff84
   28e40:	cmp	r3, #0
   28e44:	bne	28fa4 <ftello64@plt+0x17964>
   28e48:	ldr	r4, [fp, #-132]	; 0xffffff7c
   28e4c:	mov	r2, #0
   28e50:	subs	r5, r5, #1
   28e54:	ldr	r3, [fp, #-128]	; 0xffffff80
   28e58:	strb	r2, [fp, #-136]	; 0xffffff78
   28e5c:	add	r4, r4, r3
   28e60:	str	r4, [fp, #-132]	; 0xffffff7c
   28e64:	beq	28fac <ftello64@plt+0x1796c>
   28e68:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   28e6c:	cmp	r3, #0
   28e70:	subne	r8, fp, #144	; 0x90
   28e74:	bne	28ed0 <ftello64@plt+0x17890>
   28e78:	ldrb	r3, [r4]
   28e7c:	lsr	r2, r3, #5
   28e80:	and	r3, r3, #31
   28e84:	ldr	r2, [r9, r2, lsl #2]
   28e88:	lsr	r3, r2, r3
   28e8c:	tst	r3, #1
   28e90:	beq	28eb8 <ftello64@plt+0x17878>
   28e94:	str	r6, [fp, #-128]	; 0xffffff80
   28e98:	ldrb	r3, [r4]
   28e9c:	strb	r6, [fp, #-136]	; 0xffffff78
   28ea0:	strb	r6, [fp, #-124]	; 0xffffff84
   28ea4:	mov	r4, r3
   28ea8:	str	r3, [fp, #-120]	; 0xffffff88
   28eac:	cmp	r4, #0
   28eb0:	bne	28e48 <ftello64@plt+0x17808>
   28eb4:	bl	1161c <abort@plt>
   28eb8:	sub	r8, fp, #144	; 0x90
   28ebc:	mov	r0, r8
   28ec0:	bl	11340 <mbsinit@plt>
   28ec4:	cmp	r0, #0
   28ec8:	beq	29108 <ftello64@plt+0x17ac8>
   28ecc:	strb	r6, [fp, #-148]	; 0xffffff6c
   28ed0:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   28ed4:	mov	r1, r0
   28ed8:	mov	r0, r4
   28edc:	bl	262e0 <ftello64@plt+0x14ca0>
   28ee0:	mov	r2, r0
   28ee4:	mov	r3, r8
   28ee8:	mov	r1, r4
   28eec:	sub	r0, fp, #120	; 0x78
   28ef0:	bl	2866c <ftello64@plt+0x1702c>
   28ef4:	cmn	r0, #1
   28ef8:	str	r0, [fp, #-128]	; 0xffffff80
   28efc:	beq	28f34 <ftello64@plt+0x178f4>
   28f00:	cmn	r0, #2
   28f04:	beq	28f48 <ftello64@plt+0x17908>
   28f08:	cmp	r0, #0
   28f0c:	beq	28f64 <ftello64@plt+0x17924>
   28f10:	ldr	r4, [fp, #-120]	; 0xffffff88
   28f14:	mov	r0, r8
   28f18:	strb	r6, [fp, #-124]	; 0xffffff84
   28f1c:	bl	11340 <mbsinit@plt>
   28f20:	cmp	r0, #0
   28f24:	strb	r6, [fp, #-136]	; 0xffffff78
   28f28:	movne	r3, #0
   28f2c:	strbne	r3, [fp, #-148]	; 0xffffff6c
   28f30:	b	28eac <ftello64@plt+0x1786c>
   28f34:	mov	r3, #0
   28f38:	str	r6, [fp, #-128]	; 0xffffff80
   28f3c:	ldr	r4, [fp, #-132]	; 0xffffff7c
   28f40:	strb	r3, [fp, #-124]	; 0xffffff84
   28f44:	b	28e4c <ftello64@plt+0x1780c>
   28f48:	ldr	r4, [fp, #-132]	; 0xffffff7c
   28f4c:	mov	r0, r4
   28f50:	bl	114cc <strlen@plt>
   28f54:	mov	r3, #0
   28f58:	str	r0, [fp, #-128]	; 0xffffff80
   28f5c:	strb	r3, [fp, #-124]	; 0xffffff84
   28f60:	b	28e4c <ftello64@plt+0x1780c>
   28f64:	ldr	r4, [fp, #-132]	; 0xffffff7c
   28f68:	str	r6, [fp, #-128]	; 0xffffff80
   28f6c:	ldrb	r3, [r4]
   28f70:	cmp	r3, #0
   28f74:	bne	29128 <ftello64@plt+0x17ae8>
   28f78:	ldr	r4, [fp, #-120]	; 0xffffff88
   28f7c:	cmp	r4, #0
   28f80:	beq	28f14 <ftello64@plt+0x178d4>
   28f84:	movw	r3, #48132	; 0xbc04
   28f88:	movt	r3, #2
   28f8c:	movw	r1, #46260	; 0xb4b4
   28f90:	movt	r1, #2
   28f94:	movw	r0, #46276	; 0xb4c4
   28f98:	movt	r0, #2
   28f9c:	mov	r2, #172	; 0xac
   28fa0:	bl	11634 <__assert_fail@plt>
   28fa4:	ldr	r4, [fp, #-120]	; 0xffffff88
   28fa8:	b	28eac <ftello64@plt+0x1786c>
   28fac:	ldr	r7, [fp, #-212]	; 0xffffff2c
   28fb0:	ldrb	r3, [fp, #-80]	; 0xffffffb0
   28fb4:	b	28b48 <ftello64@plt+0x17508>
   28fb8:	mov	r3, #0
   28fbc:	strb	r6, [fp, #-80]	; 0xffffffb0
   28fc0:	str	r6, [fp, #-72]	; 0xffffffb8
   28fc4:	strb	r3, [fp, #-68]	; 0xffffffbc
   28fc8:	b	28b60 <ftello64@plt+0x17520>
   28fcc:	sub	r8, fp, #144	; 0x90
   28fd0:	mov	r0, r8
   28fd4:	bl	11340 <mbsinit@plt>
   28fd8:	cmp	r0, #0
   28fdc:	beq	29108 <ftello64@plt+0x17ac8>
   28fe0:	strb	r6, [fp, #-148]	; 0xffffff6c
   28fe4:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   28fe8:	mov	r1, r0
   28fec:	mov	r0, r4
   28ff0:	bl	262e0 <ftello64@plt+0x14ca0>
   28ff4:	mov	r2, r0
   28ff8:	mov	r3, r8
   28ffc:	mov	r1, r4
   29000:	sub	r0, fp, #120	; 0x78
   29004:	bl	2866c <ftello64@plt+0x1702c>
   29008:	cmn	r0, #1
   2900c:	str	r0, [fp, #-128]	; 0xffffff80
   29010:	beq	290b4 <ftello64@plt+0x17a74>
   29014:	cmn	r0, #2
   29018:	beq	290c8 <ftello64@plt+0x17a88>
   2901c:	cmp	r0, #0
   29020:	beq	290e4 <ftello64@plt+0x17aa4>
   29024:	ldr	r4, [fp, #-120]	; 0xffffff88
   29028:	mov	r0, r8
   2902c:	strb	r6, [fp, #-124]	; 0xffffff84
   29030:	bl	11340 <mbsinit@plt>
   29034:	cmp	r0, #0
   29038:	strb	r6, [fp, #-136]	; 0xffffff78
   2903c:	movne	r3, #0
   29040:	strbne	r3, [fp, #-148]	; 0xffffff6c
   29044:	b	28bd0 <ftello64@plt+0x17590>
   29048:	str	r7, [r9, r7, lsl #2]
   2904c:	b	28ae4 <ftello64@plt+0x174a4>
   29050:	ldr	r0, [fp, #-76]	; 0xffffffb4
   29054:	bl	114cc <strlen@plt>
   29058:	mov	r3, #0
   2905c:	strb	r6, [fp, #-80]	; 0xffffffb0
   29060:	str	r0, [fp, #-72]	; 0xffffffb8
   29064:	strb	r3, [fp, #-68]	; 0xffffffbc
   29068:	b	28b60 <ftello64@plt+0x17520>
   2906c:	ldr	r5, [fp, #-76]	; 0xffffffb4
   29070:	str	r6, [fp, #-72]	; 0xffffffb8
   29074:	ldrb	r3, [r5]
   29078:	cmp	r3, #0
   2907c:	bne	29128 <ftello64@plt+0x17ae8>
   29080:	ldr	r5, [fp, #-64]	; 0xffffffc0
   29084:	cmp	r5, #0
   29088:	beq	28dd4 <ftello64@plt+0x17794>
   2908c:	b	28d74 <ftello64@plt+0x17734>
   29090:	ldrb	r3, [fp, #-124]	; 0xffffff84
   29094:	cmp	r3, #0
   29098:	beq	28bd8 <ftello64@plt+0x17598>
   2909c:	ldr	r4, [fp, #-120]	; 0xffffff88
   290a0:	b	28bd0 <ftello64@plt+0x17590>
   290a4:	ldr	r5, [fp, #-64]	; 0xffffffc0
   290a8:	b	28c48 <ftello64@plt+0x17608>
   290ac:	ldr	r4, [fp, #-132]	; 0xffffff7c
   290b0:	b	28e68 <ftello64@plt+0x17828>
   290b4:	mov	r3, #0
   290b8:	str	r6, [fp, #-128]	; 0xffffff80
   290bc:	ldr	r4, [fp, #-132]	; 0xffffff7c
   290c0:	strb	r3, [fp, #-124]	; 0xffffff84
   290c4:	b	28bdc <ftello64@plt+0x1759c>
   290c8:	ldr	r4, [fp, #-132]	; 0xffffff7c
   290cc:	mov	r0, r4
   290d0:	bl	114cc <strlen@plt>
   290d4:	mov	r3, #0
   290d8:	str	r0, [fp, #-128]	; 0xffffff80
   290dc:	strb	r3, [fp, #-124]	; 0xffffff84
   290e0:	b	28bdc <ftello64@plt+0x1759c>
   290e4:	ldr	r4, [fp, #-132]	; 0xffffff7c
   290e8:	str	r6, [fp, #-128]	; 0xffffff80
   290ec:	ldrb	r3, [r4]
   290f0:	cmp	r3, #0
   290f4:	bne	29128 <ftello64@plt+0x17ae8>
   290f8:	ldr	r4, [fp, #-120]	; 0xffffff88
   290fc:	cmp	r4, #0
   29100:	beq	29028 <ftello64@plt+0x179e8>
   29104:	b	28d74 <ftello64@plt+0x17734>
   29108:	movw	r3, #48132	; 0xbc04
   2910c:	movt	r3, #2
   29110:	movw	r1, #46260	; 0xb4b4
   29114:	movt	r1, #2
   29118:	movw	r0, #46296	; 0xb4d8
   2911c:	movt	r0, #2
   29120:	mov	r2, #143	; 0x8f
   29124:	bl	11634 <__assert_fail@plt>
   29128:	movw	r3, #48132	; 0xbc04
   2912c:	movt	r3, #2
   29130:	movw	r1, #46260	; 0xb4b4
   29134:	movt	r1, #2
   29138:	movw	r0, #46320	; 0xb4f0
   2913c:	movt	r0, #2
   29140:	mov	r2, #171	; 0xab
   29144:	bl	11634 <__assert_fail@plt>
   29148:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2914c:	strd	r6, [sp, #8]
   29150:	strd	r8, [sp, #16]
   29154:	mov	r8, r1
   29158:	strd	sl, [sp, #24]
   2915c:	str	lr, [sp, #32]
   29160:	sub	sp, sp, #332	; 0x14c
   29164:	str	r0, [sp, #8]
   29168:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2916c:	cmp	r0, #1
   29170:	bhi	29380 <ftello64@plt+0x17d40>
   29174:	ldrb	r7, [r8]
   29178:	cmp	r7, #0
   2917c:	beq	292fc <ftello64@plt+0x17cbc>
   29180:	ldr	r3, [sp, #8]
   29184:	ldrb	sl, [r3]
   29188:	add	r3, r8, #1
   2918c:	str	r3, [sp, #12]
   29190:	cmp	sl, #0
   29194:	beq	29378 <ftello64@plt+0x17d38>
   29198:	ldr	r3, [sp, #8]
   2919c:	mov	r5, #0
   291a0:	mov	fp, r8
   291a4:	mov	ip, r5
   291a8:	mov	lr, #1
   291ac:	str	r5, [sp, #4]
   291b0:	mov	r6, r3
   291b4:	mov	r9, r3
   291b8:	b	2921c <ftello64@plt+0x17bdc>
   291bc:	cmp	fp, #0
   291c0:	str	r3, [sp, #8]
   291c4:	beq	291ec <ftello64@plt+0x17bac>
   291c8:	ldr	r3, [sp, #4]
   291cc:	mov	r0, fp
   291d0:	sub	r1, r4, r3
   291d4:	bl	11574 <strnlen@plt>
   291d8:	ldrb	r2, [fp, r0]!
   291dc:	ldr	r3, [sp, #8]
   291e0:	cmp	r2, #0
   291e4:	bne	29b30 <ftello64@plt+0x184f0>
   291e8:	str	r4, [sp, #4]
   291ec:	mov	r0, r8
   291f0:	bl	114cc <strlen@plt>
   291f4:	mov	r2, r0
   291f8:	add	r3, sp, #272	; 0x110
   291fc:	mov	r1, r8
   29200:	mov	r0, r6
   29204:	bl	286dc <ftello64@plt+0x1709c>
   29208:	subs	lr, r0, #0
   2920c:	bne	29d9c <ftello64@plt+0x1875c>
   29210:	ldrb	sl, [r9, r5]
   29214:	mov	fp, lr
   29218:	mov	ip, r4
   2921c:	add	r5, r5, #1
   29220:	mov	r0, r6
   29224:	cmp	r7, sl
   29228:	add	r6, r5, r9
   2922c:	mov	r1, r6
   29230:	add	r4, ip, #1
   29234:	beq	2931c <ftello64@plt+0x17cdc>
   29238:	ldrb	sl, [r9, r5]
   2923c:	cmp	sl, #0
   29240:	beq	29378 <ftello64@plt+0x17d38>
   29244:	cmp	r5, #9
   29248:	movls	r3, #0
   2924c:	andhi	r3, lr, #1
   29250:	cmp	r3, #0
   29254:	beq	29218 <ftello64@plt+0x17bd8>
   29258:	add	r2, r5, r5, lsl #2
   2925c:	cmp	r4, r2
   29260:	bcs	291bc <ftello64@plt+0x17b7c>
   29264:	mov	lr, r3
   29268:	b	29218 <ftello64@plt+0x17bd8>
   2926c:	add	r0, sp, #52	; 0x34
   29270:	bl	11340 <mbsinit@plt>
   29274:	cmp	r0, #0
   29278:	beq	29df8 <ftello64@plt+0x187b8>
   2927c:	mov	r5, #1
   29280:	strb	r5, [sp, #48]	; 0x30
   29284:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   29288:	mov	r1, r0
   2928c:	mov	r0, r8
   29290:	bl	262e0 <ftello64@plt+0x14ca0>
   29294:	mov	r2, r0
   29298:	add	r3, sp, #52	; 0x34
   2929c:	mov	r1, r8
   292a0:	add	r0, sp, #76	; 0x4c
   292a4:	bl	2866c <ftello64@plt+0x1702c>
   292a8:	cmn	r0, #1
   292ac:	str	r0, [sp, #68]	; 0x44
   292b0:	strbeq	r5, [sp, #60]	; 0x3c
   292b4:	streq	r5, [sp, #68]	; 0x44
   292b8:	strbeq	r4, [sp, #72]	; 0x48
   292bc:	beq	293f0 <ftello64@plt+0x17db0>
   292c0:	cmn	r0, #2
   292c4:	beq	293dc <ftello64@plt+0x17d9c>
   292c8:	cmp	r0, #0
   292cc:	beq	29d5c <ftello64@plt+0x1871c>
   292d0:	ldr	r4, [sp, #76]	; 0x4c
   292d4:	mov	r5, #1
   292d8:	add	r0, sp, #52	; 0x34
   292dc:	strb	r5, [sp, #72]	; 0x48
   292e0:	bl	11340 <mbsinit@plt>
   292e4:	cmp	r0, #0
   292e8:	strb	r5, [sp, #60]	; 0x3c
   292ec:	movne	r3, #0
   292f0:	strbne	r3, [sp, #48]	; 0x30
   292f4:	cmp	r4, #0
   292f8:	bne	293f0 <ftello64@plt+0x17db0>
   292fc:	ldr	r0, [sp, #8]
   29300:	add	sp, sp, #332	; 0x14c
   29304:	ldrd	r4, [sp]
   29308:	ldrd	r6, [sp, #8]
   2930c:	ldrd	r8, [sp, #16]
   29310:	ldrd	sl, [sp, #24]
   29314:	add	sp, sp, #32
   29318:	pop	{pc}		; (ldr pc, [sp], #4)
   2931c:	ldrb	r3, [r8, #1]
   29320:	cmp	r3, #0
   29324:	beq	29300 <ftello64@plt+0x17cc0>
   29328:	ldrb	sl, [r9, r5]
   2932c:	cmp	sl, #0
   29330:	beq	29378 <ftello64@plt+0x17d38>
   29334:	cmp	r3, sl
   29338:	add	r4, ip, #2
   2933c:	bne	29244 <ftello64@plt+0x17c04>
   29340:	ldr	r3, [sp, #12]
   29344:	add	r3, r3, #1
   29348:	b	29360 <ftello64@plt+0x17d20>
   2934c:	add	r3, r3, #1
   29350:	cmp	r2, r4
   29354:	sub	r4, r3, r8
   29358:	add	r4, r4, ip
   2935c:	bne	29244 <ftello64@plt+0x17c04>
   29360:	ldrb	r2, [r3]
   29364:	cmp	r2, #0
   29368:	beq	29300 <ftello64@plt+0x17cc0>
   2936c:	ldrb	r4, [r1, #1]!
   29370:	cmp	r4, #0
   29374:	bne	2934c <ftello64@plt+0x17d0c>
   29378:	mov	r0, #0
   2937c:	b	29300 <ftello64@plt+0x17cc0>
   29380:	ldrb	r2, [r8]
   29384:	mov	r3, #0
   29388:	movw	r7, #48100	; 0xbbe4
   2938c:	movt	r7, #2
   29390:	mov	r4, #0
   29394:	strb	r3, [sp, #48]	; 0x30
   29398:	mov	r5, #0
   2939c:	strb	r3, [sp, #60]	; 0x3c
   293a0:	lsr	r3, r2, #5
   293a4:	and	r1, r2, #31
   293a8:	strd	r4, [sp, #52]	; 0x34
   293ac:	str	r8, [sp, #64]	; 0x40
   293b0:	ldr	r3, [r7, r3, lsl #2]
   293b4:	lsr	r3, r3, r1
   293b8:	ands	r4, r3, #1
   293bc:	beq	2926c <ftello64@plt+0x17c2c>
   293c0:	mov	r3, #1
   293c4:	mov	r4, r2
   293c8:	strb	r3, [sp, #60]	; 0x3c
   293cc:	str	r3, [sp, #68]	; 0x44
   293d0:	strb	r3, [sp, #72]	; 0x48
   293d4:	str	r2, [sp, #76]	; 0x4c
   293d8:	b	292f4 <ftello64@plt+0x17cb4>
   293dc:	ldr	r0, [sp, #64]	; 0x40
   293e0:	bl	114cc <strlen@plt>
   293e4:	strb	r5, [sp, #60]	; 0x3c
   293e8:	str	r0, [sp, #68]	; 0x44
   293ec:	strb	r4, [sp, #72]	; 0x48
   293f0:	mov	r3, #0
   293f4:	ldr	r5, [sp, #8]
   293f8:	mov	r0, #1
   293fc:	mov	sl, r3
   29400:	mov	r6, r3
   29404:	mov	r4, r0
   29408:	mov	fp, r0
   2940c:	str	r0, [sp, #4]
   29410:	str	r3, [sp, #32]
   29414:	str	r3, [sp, #36]	; 0x24
   29418:	str	r3, [sp, #40]	; 0x28
   2941c:	strb	r3, [sp, #104]	; 0x68
   29420:	str	r3, [sp, #108]	; 0x6c
   29424:	str	r3, [sp, #112]	; 0x70
   29428:	strb	r3, [sp, #116]	; 0x74
   2942c:	strb	r3, [sp, #160]	; 0xa0
   29430:	str	r3, [sp, #164]	; 0xa4
   29434:	str	r3, [sp, #168]	; 0xa8
   29438:	strb	r3, [sp, #172]	; 0xac
   2943c:	ldrb	r3, [sp, #160]	; 0xa0
   29440:	str	r8, [sp, #12]
   29444:	str	r8, [sp, #120]	; 0x78
   29448:	str	r5, [sp, #176]	; 0xb0
   2944c:	cmp	r3, #0
   29450:	addne	r8, sp, #164	; 0xa4
   29454:	bne	2978c <ftello64@plt+0x1814c>
   29458:	ldrb	r3, [r5]
   2945c:	lsr	r2, r3, #5
   29460:	and	r3, r3, #31
   29464:	ldr	r2, [r7, r2, lsl #2]
   29468:	lsr	r3, r2, r3
   2946c:	tst	r3, #1
   29470:	beq	2994c <ftello64@plt+0x1830c>
   29474:	str	fp, [sp, #180]	; 0xb4
   29478:	ldrb	r5, [r5]
   2947c:	strb	r4, [sp, #172]	; 0xac
   29480:	strb	r4, [sp, #184]	; 0xb8
   29484:	str	r5, [sp, #188]	; 0xbc
   29488:	cmp	r5, #0
   2948c:	beq	29378 <ftello64@plt+0x17d38>
   29490:	ldr	r3, [sp, #4]
   29494:	cmp	sl, #9
   29498:	movls	r3, #0
   2949c:	andhi	r3, r3, #1
   294a0:	cmp	r3, #0
   294a4:	addeq	r6, r6, #1
   294a8:	beq	294c0 <ftello64@plt+0x17e80>
   294ac:	add	r2, sl, sl, lsl #2
   294b0:	cmp	r6, r2
   294b4:	addcc	r6, r6, #1
   294b8:	strcc	r3, [sp, #4]
   294bc:	bcs	299a4 <ftello64@plt+0x18364>
   294c0:	ldrb	r3, [sp, #72]	; 0x48
   294c4:	cmp	r3, #0
   294c8:	beq	298bc <ftello64@plt+0x1827c>
   294cc:	ldr	r3, [sp, #76]	; 0x4c
   294d0:	ldr	r2, [sp, #188]	; 0xbc
   294d4:	cmp	r2, r3
   294d8:	bne	29760 <ftello64@plt+0x18120>
   294dc:	ldr	ip, [sp, #12]
   294e0:	ldr	r3, [sp, #32]
   294e4:	ldr	r1, [sp, #176]	; 0xb0
   294e8:	ldrb	r0, [ip]
   294ec:	str	r3, [sp, #276]	; 0x114
   294f0:	ldr	r3, [sp, #36]	; 0x24
   294f4:	str	ip, [sp, #288]	; 0x120
   294f8:	ldr	r2, [sp, #180]	; 0xb4
   294fc:	and	lr, r0, #31
   29500:	str	r3, [sp, #280]	; 0x118
   29504:	lsr	r3, r0, #5
   29508:	str	r2, [sp, #236]	; 0xec
   2950c:	ldr	r8, [r7, r3, lsl #2]
   29510:	ldrd	r2, [sp, #168]	; 0xa8
   29514:	ldr	ip, [sp, #236]	; 0xec
   29518:	lsr	r8, r8, lr
   2951c:	strd	r2, [sp, #224]	; 0xe0
   29520:	ands	lr, r8, #1
   29524:	ldrd	r2, [sp, #184]	; 0xb8
   29528:	add	ip, ip, r1
   2952c:	mov	r1, #0
   29530:	str	lr, [sp, #44]	; 0x2c
   29534:	strb	r1, [sp, #228]	; 0xe4
   29538:	str	ip, [sp, #232]	; 0xe8
   2953c:	mov	r8, r2
   29540:	mov	r9, r3
   29544:	ldrd	r2, [sp, #160]	; 0xa0
   29548:	strd	r2, [sp, #216]	; 0xd8
   2954c:	mov	r2, r8
   29550:	mov	r3, r9
   29554:	ldrd	r8, [sp, #200]	; 0xc8
   29558:	strb	r1, [sp, #272]	; 0x110
   2955c:	strb	r1, [sp, #284]	; 0x11c
   29560:	strd	r8, [sp, #16]
   29564:	ldrd	r8, [sp, #208]	; 0xd0
   29568:	strd	r2, [sp, #240]	; 0xf0
   2956c:	ldrd	r2, [sp, #192]	; 0xc0
   29570:	strd	r8, [sp, #24]
   29574:	ldrd	r8, [sp, #16]
   29578:	strd	r2, [sp, #248]	; 0xf8
   2957c:	add	r3, sp, #256	; 0x100
   29580:	strd	r8, [r3]
   29584:	add	r3, sp, #264	; 0x108
   29588:	ldrd	r8, [sp, #24]
   2958c:	strd	r8, [r3]
   29590:	beq	29c04 <ftello64@plt+0x185c4>
   29594:	mov	r5, r0
   29598:	strb	r4, [sp, #284]	; 0x11c
   2959c:	cmp	r5, #0
   295a0:	str	fp, [sp, #292]	; 0x124
   295a4:	strb	r4, [sp, #296]	; 0x128
   295a8:	str	r0, [sp, #300]	; 0x12c
   295ac:	beq	29c84 <ftello64@plt+0x18644>
   295b0:	ldr	r5, [sp, #288]	; 0x120
   295b4:	mov	r3, #0
   295b8:	add	r6, r6, #1
   295bc:	ldr	r2, [sp, #292]	; 0x124
   295c0:	mov	r9, r3
   295c4:	strb	r3, [sp, #284]	; 0x11c
   295c8:	add	r5, r5, r2
   295cc:	str	r5, [sp, #288]	; 0x120
   295d0:	b	296b8 <ftello64@plt+0x18078>
   295d4:	ldrb	r3, [r5]
   295d8:	lsr	r2, r3, #5
   295dc:	and	r3, r3, #31
   295e0:	ldr	r2, [r7, r2, lsl #2]
   295e4:	lsr	r3, r2, r3
   295e8:	tst	r3, #1
   295ec:	beq	298a0 <ftello64@plt+0x18260>
   295f0:	str	fp, [sp, #292]	; 0x124
   295f4:	ldrb	r5, [r5]
   295f8:	strb	r4, [sp, #284]	; 0x11c
   295fc:	strb	r4, [sp, #296]	; 0x128
   29600:	cmp	r5, #0
   29604:	str	r5, [sp, #300]	; 0x12c
   29608:	beq	29734 <ftello64@plt+0x180f4>
   2960c:	ldrb	r3, [sp, #228]	; 0xe4
   29610:	cmp	r3, #0
   29614:	bne	29874 <ftello64@plt+0x18234>
   29618:	ldrb	r3, [sp, #216]	; 0xd8
   2961c:	ldr	r5, [sp, #232]	; 0xe8
   29620:	cmp	r3, #0
   29624:	addne	r8, sp, #220	; 0xdc
   29628:	bne	29808 <ftello64@plt+0x181c8>
   2962c:	ldrb	r3, [r5]
   29630:	lsr	r2, r3, #5
   29634:	and	r3, r3, #31
   29638:	ldr	r2, [r7, r2, lsl #2]
   2963c:	lsr	r3, r2, r3
   29640:	tst	r3, #1
   29644:	beq	297f0 <ftello64@plt+0x181b0>
   29648:	str	fp, [sp, #236]	; 0xec
   2964c:	ldrb	r0, [r5]
   29650:	strb	r4, [sp, #228]	; 0xe4
   29654:	strb	r4, [sp, #240]	; 0xf0
   29658:	mov	r5, r0
   2965c:	str	r0, [sp, #244]	; 0xf4
   29660:	cmp	r5, #0
   29664:	beq	29378 <ftello64@plt+0x17d38>
   29668:	ldrb	r3, [sp, #296]	; 0x128
   2966c:	cmp	r3, #0
   29670:	beq	29750 <ftello64@plt+0x18110>
   29674:	ldr	r0, [sp, #300]	; 0x12c
   29678:	subs	r0, r0, r5
   2967c:	movne	r0, #1
   29680:	cmp	r0, #0
   29684:	add	r2, r6, #1
   29688:	bne	29760 <ftello64@plt+0x18120>
   2968c:	mov	r6, r2
   29690:	ldr	r3, [sp, #232]	; 0xe8
   29694:	strb	r0, [sp, #228]	; 0xe4
   29698:	ldr	r1, [sp, #236]	; 0xec
   2969c:	strb	r0, [sp, #284]	; 0x11c
   296a0:	ldr	r5, [sp, #288]	; 0x120
   296a4:	ldr	r2, [sp, #292]	; 0x124
   296a8:	add	r3, r3, r1
   296ac:	str	r3, [sp, #232]	; 0xe8
   296b0:	add	r5, r5, r2
   296b4:	str	r5, [sp, #288]	; 0x120
   296b8:	ldrb	r3, [sp, #272]	; 0x110
   296bc:	cmp	r3, #0
   296c0:	beq	295d4 <ftello64@plt+0x17f94>
   296c4:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   296c8:	mov	r1, r0
   296cc:	mov	r0, r5
   296d0:	bl	262e0 <ftello64@plt+0x14ca0>
   296d4:	mov	r2, r0
   296d8:	add	r3, sp, #276	; 0x114
   296dc:	mov	r1, r5
   296e0:	add	r0, sp, #300	; 0x12c
   296e4:	bl	2866c <ftello64@plt+0x1702c>
   296e8:	cmn	r0, #1
   296ec:	str	r0, [sp, #292]	; 0x124
   296f0:	strbeq	r4, [sp, #284]	; 0x11c
   296f4:	streq	fp, [sp, #292]	; 0x124
   296f8:	strbeq	r9, [sp, #296]	; 0x128
   296fc:	beq	2960c <ftello64@plt+0x17fcc>
   29700:	cmn	r0, #2
   29704:	beq	298ec <ftello64@plt+0x182ac>
   29708:	cmp	r0, #0
   2970c:	beq	29904 <ftello64@plt+0x182c4>
   29710:	ldr	r5, [sp, #300]	; 0x12c
   29714:	add	r0, sp, #276	; 0x114
   29718:	strb	r4, [sp, #296]	; 0x128
   2971c:	bl	11340 <mbsinit@plt>
   29720:	cmp	r0, #0
   29724:	strb	r4, [sp, #284]	; 0x11c
   29728:	strbne	r9, [sp, #272]	; 0x110
   2972c:	cmp	r5, #0
   29730:	bne	2960c <ftello64@plt+0x17fcc>
   29734:	ldr	r0, [sp, #176]	; 0xb0
   29738:	b	29300 <ftello64@plt+0x17cc0>
   2973c:	ldr	r0, [sp, #232]	; 0xe8
   29740:	bl	114cc <strlen@plt>
   29744:	strb	r4, [sp, #228]	; 0xe4
   29748:	str	r0, [sp, #236]	; 0xec
   2974c:	strb	r9, [sp, #240]	; 0xf0
   29750:	ldr	r2, [sp, #236]	; 0xec
   29754:	ldr	r3, [sp, #292]	; 0x124
   29758:	cmp	r2, r3
   2975c:	beq	29888 <ftello64@plt+0x18248>
   29760:	ldr	r5, [sp, #176]	; 0xb0
   29764:	ldr	r8, [sp, #180]	; 0xb4
   29768:	mov	r3, #0
   2976c:	add	r5, r5, r8
   29770:	add	sl, sl, #1
   29774:	strb	r3, [sp, #172]	; 0xac
   29778:	ldrb	r3, [sp, #160]	; 0xa0
   2977c:	str	r5, [sp, #176]	; 0xb0
   29780:	cmp	r3, #0
   29784:	addne	r8, sp, #164	; 0xa4
   29788:	beq	29458 <ftello64@plt+0x17e18>
   2978c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   29790:	mov	r1, r0
   29794:	mov	r0, r5
   29798:	bl	262e0 <ftello64@plt+0x14ca0>
   2979c:	mov	r2, r0
   297a0:	mov	r3, r8
   297a4:	mov	r1, r5
   297a8:	add	r0, sp, #188	; 0xbc
   297ac:	bl	2866c <ftello64@plt+0x1702c>
   297b0:	cmn	r0, #1
   297b4:	str	r0, [sp, #180]	; 0xb4
   297b8:	beq	29968 <ftello64@plt+0x18328>
   297bc:	cmn	r0, #2
   297c0:	beq	29b70 <ftello64@plt+0x18530>
   297c4:	cmp	r0, #0
   297c8:	bne	29b44 <ftello64@plt+0x18504>
   297cc:	ldr	r5, [sp, #176]	; 0xb0
   297d0:	str	fp, [sp, #180]	; 0xb4
   297d4:	ldrb	r3, [r5]
   297d8:	cmp	r3, #0
   297dc:	bne	29e18 <ftello64@plt+0x187d8>
   297e0:	ldr	r5, [sp, #188]	; 0xbc
   297e4:	cmp	r5, #0
   297e8:	beq	29b48 <ftello64@plt+0x18508>
   297ec:	b	29d7c <ftello64@plt+0x1873c>
   297f0:	add	r8, sp, #220	; 0xdc
   297f4:	mov	r0, r8
   297f8:	bl	11340 <mbsinit@plt>
   297fc:	cmp	r0, #0
   29800:	beq	29df8 <ftello64@plt+0x187b8>
   29804:	strb	r4, [sp, #216]	; 0xd8
   29808:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2980c:	mov	r1, r0
   29810:	mov	r0, r5
   29814:	bl	262e0 <ftello64@plt+0x14ca0>
   29818:	mov	r2, r0
   2981c:	mov	r3, r8
   29820:	mov	r1, r5
   29824:	add	r0, sp, #244	; 0xf4
   29828:	bl	2866c <ftello64@plt+0x1702c>
   2982c:	cmn	r0, #1
   29830:	str	r0, [sp, #236]	; 0xec
   29834:	strbeq	r4, [sp, #228]	; 0xe4
   29838:	streq	fp, [sp, #236]	; 0xec
   2983c:	strbeq	r9, [sp, #240]	; 0xf0
   29840:	beq	29750 <ftello64@plt+0x18110>
   29844:	cmn	r0, #2
   29848:	beq	2973c <ftello64@plt+0x180fc>
   2984c:	cmp	r0, #0
   29850:	beq	29928 <ftello64@plt+0x182e8>
   29854:	ldr	r5, [sp, #244]	; 0xf4
   29858:	mov	r0, r8
   2985c:	strb	r4, [sp, #240]	; 0xf0
   29860:	bl	11340 <mbsinit@plt>
   29864:	cmp	r0, #0
   29868:	strb	r4, [sp, #228]	; 0xe4
   2986c:	strbne	r9, [sp, #216]	; 0xd8
   29870:	b	29660 <ftello64@plt+0x18020>
   29874:	ldrb	r3, [sp, #240]	; 0xf0
   29878:	cmp	r3, #0
   2987c:	beq	29750 <ftello64@plt+0x18110>
   29880:	ldr	r5, [sp, #244]	; 0xf4
   29884:	b	29660 <ftello64@plt+0x18020>
   29888:	ldr	r0, [sp, #232]	; 0xe8
   2988c:	ldr	r1, [sp, #288]	; 0x120
   29890:	bl	11358 <memcmp@plt>
   29894:	adds	r0, r0, #0
   29898:	movne	r0, #1
   2989c:	b	29680 <ftello64@plt+0x18040>
   298a0:	add	r0, sp, #276	; 0x114
   298a4:	bl	11340 <mbsinit@plt>
   298a8:	cmp	r0, #0
   298ac:	beq	29df8 <ftello64@plt+0x187b8>
   298b0:	strb	r4, [sp, #272]	; 0x110
   298b4:	b	296c4 <ftello64@plt+0x18084>
   298b8:	add	r6, r6, #1
   298bc:	ldr	r3, [sp, #68]	; 0x44
   298c0:	ldr	r5, [sp, #176]	; 0xb0
   298c4:	ldr	r8, [sp, #180]	; 0xb4
   298c8:	cmp	r8, r3
   298cc:	bne	29768 <ftello64@plt+0x18128>
   298d0:	mov	r2, r8
   298d4:	mov	r0, r5
   298d8:	ldr	r1, [sp, #64]	; 0x40
   298dc:	bl	11358 <memcmp@plt>
   298e0:	cmp	r0, #0
   298e4:	bne	29768 <ftello64@plt+0x18128>
   298e8:	b	294dc <ftello64@plt+0x17e9c>
   298ec:	ldr	r0, [sp, #288]	; 0x120
   298f0:	bl	114cc <strlen@plt>
   298f4:	strb	r4, [sp, #284]	; 0x11c
   298f8:	str	r0, [sp, #292]	; 0x124
   298fc:	strb	r9, [sp, #296]	; 0x128
   29900:	b	2960c <ftello64@plt+0x17fcc>
   29904:	ldr	r3, [sp, #288]	; 0x120
   29908:	str	fp, [sp, #292]	; 0x124
   2990c:	ldrb	r3, [r3]
   29910:	cmp	r3, #0
   29914:	bne	29e18 <ftello64@plt+0x187d8>
   29918:	ldr	r5, [sp, #300]	; 0x12c
   2991c:	cmp	r5, #0
   29920:	beq	29714 <ftello64@plt+0x180d4>
   29924:	b	29d7c <ftello64@plt+0x1873c>
   29928:	ldr	r3, [sp, #232]	; 0xe8
   2992c:	str	fp, [sp, #236]	; 0xec
   29930:	ldrb	r3, [r3]
   29934:	cmp	r3, #0
   29938:	bne	29e18 <ftello64@plt+0x187d8>
   2993c:	ldr	r5, [sp, #244]	; 0xf4
   29940:	cmp	r5, #0
   29944:	beq	29858 <ftello64@plt+0x18218>
   29948:	b	29d7c <ftello64@plt+0x1873c>
   2994c:	add	r8, sp, #164	; 0xa4
   29950:	mov	r0, r8
   29954:	bl	11340 <mbsinit@plt>
   29958:	cmp	r0, #0
   2995c:	beq	29df8 <ftello64@plt+0x187b8>
   29960:	strb	r4, [sp, #160]	; 0xa0
   29964:	b	2978c <ftello64@plt+0x1814c>
   29968:	mov	r3, #0
   2996c:	strb	r4, [sp, #172]	; 0xac
   29970:	str	fp, [sp, #180]	; 0xb4
   29974:	strb	r3, [sp, #184]	; 0xb8
   29978:	ldr	r3, [sp, #4]
   2997c:	cmp	sl, #9
   29980:	movls	r3, #0
   29984:	andhi	r3, r3, #1
   29988:	cmp	r3, #0
   2998c:	beq	298b8 <ftello64@plt+0x18278>
   29990:	add	r2, sl, sl, lsl #2
   29994:	cmp	r6, r2
   29998:	addcc	r6, r6, #1
   2999c:	strcc	r3, [sp, #4]
   299a0:	bcc	298bc <ftello64@plt+0x1827c>
   299a4:	ldr	r3, [sp, #40]	; 0x28
   299a8:	subs	r8, r6, r3
   299ac:	ldrb	r3, [sp, #116]	; 0x74
   299b0:	beq	29ddc <ftello64@plt+0x1879c>
   299b4:	cmp	r3, #0
   299b8:	beq	29b68 <ftello64@plt+0x18528>
   299bc:	ldrb	r3, [sp, #128]	; 0x80
   299c0:	cmp	r3, #0
   299c4:	bne	29b3c <ftello64@plt+0x184fc>
   299c8:	ldr	r5, [sp, #120]	; 0x78
   299cc:	mov	r2, #0
   299d0:	subs	r8, r8, #1
   299d4:	ldr	r3, [sp, #124]	; 0x7c
   299d8:	strb	r2, [sp, #116]	; 0x74
   299dc:	add	r5, r5, r3
   299e0:	str	r5, [sp, #4]
   299e4:	str	r5, [sp, #120]	; 0x78
   299e8:	beq	29b94 <ftello64@plt+0x18554>
   299ec:	ldrb	r3, [sp, #104]	; 0x68
   299f0:	cmp	r3, #0
   299f4:	addne	r9, sp, #108	; 0x6c
   299f8:	bne	29a78 <ftello64@plt+0x18438>
   299fc:	ldrb	r3, [r5]
   29a00:	lsr	r2, r3, #5
   29a04:	and	r3, r3, #31
   29a08:	ldr	r2, [r7, r2, lsl #2]
   29a0c:	lsr	r3, r2, r3
   29a10:	tst	r3, #1
   29a14:	beq	29a60 <ftello64@plt+0x18420>
   29a18:	str	fp, [sp, #124]	; 0x7c
   29a1c:	ldrb	r5, [r5]
   29a20:	strb	r4, [sp, #116]	; 0x74
   29a24:	strb	r4, [sp, #128]	; 0x80
   29a28:	str	r5, [sp, #132]	; 0x84
   29a2c:	cmp	r5, #0
   29a30:	bne	299c8 <ftello64@plt+0x18388>
   29a34:	ldrb	r3, [sp, #116]	; 0x74
   29a38:	cmp	r3, #0
   29a3c:	beq	29b8c <ftello64@plt+0x1854c>
   29a40:	add	r2, sp, #272	; 0x110
   29a44:	ldrd	r0, [sp, #8]
   29a48:	bl	28884 <ftello64@plt+0x17244>
   29a4c:	subs	r3, r0, #0
   29a50:	str	r3, [sp, #4]
   29a54:	bne	29d9c <ftello64@plt+0x1875c>
   29a58:	ldrb	r3, [sp, #184]	; 0xb8
   29a5c:	b	29bec <ftello64@plt+0x185ac>
   29a60:	add	r9, sp, #108	; 0x6c
   29a64:	mov	r0, r9
   29a68:	bl	11340 <mbsinit@plt>
   29a6c:	cmp	r0, #0
   29a70:	beq	29df8 <ftello64@plt+0x187b8>
   29a74:	strb	r4, [sp, #104]	; 0x68
   29a78:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   29a7c:	mov	r1, r0
   29a80:	mov	r0, r5
   29a84:	bl	262e0 <ftello64@plt+0x14ca0>
   29a88:	mov	r2, r0
   29a8c:	mov	r3, r9
   29a90:	mov	r1, r5
   29a94:	add	r0, sp, #132	; 0x84
   29a98:	bl	2866c <ftello64@plt+0x1702c>
   29a9c:	cmn	r0, #1
   29aa0:	str	r0, [sp, #124]	; 0x7c
   29aa4:	beq	29adc <ftello64@plt+0x1849c>
   29aa8:	cmn	r0, #2
   29aac:	beq	29af0 <ftello64@plt+0x184b0>
   29ab0:	cmp	r0, #0
   29ab4:	beq	29b0c <ftello64@plt+0x184cc>
   29ab8:	ldr	r5, [sp, #132]	; 0x84
   29abc:	mov	r0, r9
   29ac0:	strb	r4, [sp, #128]	; 0x80
   29ac4:	bl	11340 <mbsinit@plt>
   29ac8:	cmp	r0, #0
   29acc:	strb	r4, [sp, #116]	; 0x74
   29ad0:	movne	r3, #0
   29ad4:	strbne	r3, [sp, #104]	; 0x68
   29ad8:	b	29a2c <ftello64@plt+0x183ec>
   29adc:	mov	r3, #0
   29ae0:	str	fp, [sp, #124]	; 0x7c
   29ae4:	ldr	r5, [sp, #120]	; 0x78
   29ae8:	strb	r3, [sp, #128]	; 0x80
   29aec:	b	299cc <ftello64@plt+0x1838c>
   29af0:	ldr	r5, [sp, #120]	; 0x78
   29af4:	mov	r0, r5
   29af8:	bl	114cc <strlen@plt>
   29afc:	mov	r3, #0
   29b00:	str	r0, [sp, #124]	; 0x7c
   29b04:	strb	r3, [sp, #128]	; 0x80
   29b08:	b	299cc <ftello64@plt+0x1838c>
   29b0c:	ldr	r5, [sp, #120]	; 0x78
   29b10:	str	fp, [sp, #124]	; 0x7c
   29b14:	ldrb	r3, [r5]
   29b18:	cmp	r3, #0
   29b1c:	bne	29e18 <ftello64@plt+0x187d8>
   29b20:	ldr	r5, [sp, #132]	; 0x84
   29b24:	cmp	r5, #0
   29b28:	beq	29abc <ftello64@plt+0x1847c>
   29b2c:	b	29d7c <ftello64@plt+0x1873c>
   29b30:	mov	lr, r3
   29b34:	str	r4, [sp, #4]
   29b38:	b	29218 <ftello64@plt+0x17bd8>
   29b3c:	ldr	r5, [sp, #132]	; 0x84
   29b40:	b	29a2c <ftello64@plt+0x183ec>
   29b44:	ldr	r5, [sp, #188]	; 0xbc
   29b48:	mov	r0, r8
   29b4c:	strb	r4, [sp, #184]	; 0xb8
   29b50:	bl	11340 <mbsinit@plt>
   29b54:	cmp	r0, #0
   29b58:	strb	r4, [sp, #172]	; 0xac
   29b5c:	movne	r3, #0
   29b60:	strbne	r3, [sp, #160]	; 0xa0
   29b64:	b	29488 <ftello64@plt+0x17e48>
   29b68:	ldr	r5, [sp, #120]	; 0x78
   29b6c:	b	299ec <ftello64@plt+0x183ac>
   29b70:	ldr	r0, [sp, #176]	; 0xb0
   29b74:	bl	114cc <strlen@plt>
   29b78:	mov	r3, #0
   29b7c:	strb	r4, [sp, #172]	; 0xac
   29b80:	str	r0, [sp, #180]	; 0xb4
   29b84:	strb	r3, [sp, #184]	; 0xb8
   29b88:	b	29978 <ftello64@plt+0x18338>
   29b8c:	ldr	r3, [sp, #120]	; 0x78
   29b90:	str	r3, [sp, #4]
   29b94:	ldrb	r3, [sp, #104]	; 0x68
   29b98:	cmp	r3, #0
   29b9c:	addne	r9, sp, #108	; 0x6c
   29ba0:	bne	29ca0 <ftello64@plt+0x18660>
   29ba4:	ldr	r1, [sp, #4]
   29ba8:	ldrb	r3, [r1]
   29bac:	lsr	r2, r3, #5
   29bb0:	and	r3, r3, #31
   29bb4:	ldr	r2, [r7, r2, lsl #2]
   29bb8:	lsr	r3, r2, r3
   29bbc:	tst	r3, #1
   29bc0:	beq	29c88 <ftello64@plt+0x18648>
   29bc4:	str	fp, [sp, #124]	; 0x7c
   29bc8:	ldrb	r5, [r1]
   29bcc:	strb	r4, [sp, #116]	; 0x74
   29bd0:	strb	r4, [sp, #128]	; 0x80
   29bd4:	str	r5, [sp, #132]	; 0x84
   29bd8:	cmp	r5, #0
   29bdc:	beq	29a40 <ftello64@plt+0x18400>
   29be0:	ldrb	r3, [sp, #184]	; 0xb8
   29be4:	mov	r2, #1
   29be8:	str	r2, [sp, #4]
   29bec:	cmp	r3, #0
   29bf0:	add	r3, r6, #1
   29bf4:	str	r6, [sp, #40]	; 0x28
   29bf8:	mov	r6, r3
   29bfc:	bne	294c0 <ftello64@plt+0x17e80>
   29c00:	b	298bc <ftello64@plt+0x1827c>
   29c04:	add	r0, sp, #276	; 0x114
   29c08:	bl	11340 <mbsinit@plt>
   29c0c:	cmp	r0, #0
   29c10:	beq	29df8 <ftello64@plt+0x187b8>
   29c14:	strb	r4, [sp, #272]	; 0x110
   29c18:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   29c1c:	ldr	r5, [sp, #12]
   29c20:	mov	r1, r0
   29c24:	mov	r0, r5
   29c28:	bl	262e0 <ftello64@plt+0x14ca0>
   29c2c:	mov	r2, r0
   29c30:	add	r3, sp, #276	; 0x114
   29c34:	mov	r1, r5
   29c38:	add	r0, sp, #300	; 0x12c
   29c3c:	bl	2866c <ftello64@plt+0x1702c>
   29c40:	cmn	r0, #1
   29c44:	str	r0, [sp, #292]	; 0x124
   29c48:	beq	29d08 <ftello64@plt+0x186c8>
   29c4c:	cmn	r0, #2
   29c50:	beq	29d1c <ftello64@plt+0x186dc>
   29c54:	cmp	r0, #0
   29c58:	beq	29d38 <ftello64@plt+0x186f8>
   29c5c:	ldr	r5, [sp, #300]	; 0x12c
   29c60:	add	r0, sp, #276	; 0x114
   29c64:	strb	r4, [sp, #296]	; 0x128
   29c68:	bl	11340 <mbsinit@plt>
   29c6c:	cmp	r0, #0
   29c70:	strb	r4, [sp, #284]	; 0x11c
   29c74:	movne	r3, #0
   29c78:	strbne	r3, [sp, #272]	; 0x110
   29c7c:	cmp	r5, #0
   29c80:	bne	295b0 <ftello64@plt+0x17f70>
   29c84:	bl	1161c <abort@plt>
   29c88:	add	r9, sp, #108	; 0x6c
   29c8c:	mov	r0, r9
   29c90:	bl	11340 <mbsinit@plt>
   29c94:	cmp	r0, #0
   29c98:	beq	29df8 <ftello64@plt+0x187b8>
   29c9c:	strb	r4, [sp, #104]	; 0x68
   29ca0:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   29ca4:	ldr	r5, [sp, #4]
   29ca8:	mov	r1, r0
   29cac:	mov	r0, r5
   29cb0:	bl	262e0 <ftello64@plt+0x14ca0>
   29cb4:	mov	r2, r0
   29cb8:	mov	r3, r9
   29cbc:	mov	r1, r5
   29cc0:	add	r0, sp, #132	; 0x84
   29cc4:	bl	2866c <ftello64@plt+0x1702c>
   29cc8:	cmn	r0, #1
   29ccc:	str	r0, [sp, #124]	; 0x7c
   29cd0:	beq	29da4 <ftello64@plt+0x18764>
   29cd4:	cmn	r0, #2
   29cd8:	beq	29d80 <ftello64@plt+0x18740>
   29cdc:	cmp	r0, #0
   29ce0:	beq	29db8 <ftello64@plt+0x18778>
   29ce4:	ldr	r5, [sp, #132]	; 0x84
   29ce8:	mov	r0, r9
   29cec:	strb	r4, [sp, #128]	; 0x80
   29cf0:	bl	11340 <mbsinit@plt>
   29cf4:	cmp	r0, #0
   29cf8:	strb	r4, [sp, #116]	; 0x74
   29cfc:	movne	r3, #0
   29d00:	strbne	r3, [sp, #104]	; 0x68
   29d04:	b	29bd8 <ftello64@plt+0x18598>
   29d08:	ldr	r3, [sp, #44]	; 0x2c
   29d0c:	str	fp, [sp, #292]	; 0x124
   29d10:	ldr	r5, [sp, #288]	; 0x120
   29d14:	strb	r3, [sp, #296]	; 0x128
   29d18:	b	295b4 <ftello64@plt+0x17f74>
   29d1c:	ldr	r5, [sp, #288]	; 0x120
   29d20:	mov	r0, r5
   29d24:	bl	114cc <strlen@plt>
   29d28:	ldr	r3, [sp, #44]	; 0x2c
   29d2c:	str	r0, [sp, #292]	; 0x124
   29d30:	strb	r3, [sp, #296]	; 0x128
   29d34:	b	295b4 <ftello64@plt+0x17f74>
   29d38:	ldr	r5, [sp, #288]	; 0x120
   29d3c:	str	fp, [sp, #292]	; 0x124
   29d40:	ldrb	r3, [r5]
   29d44:	cmp	r3, #0
   29d48:	bne	29e18 <ftello64@plt+0x187d8>
   29d4c:	ldr	r5, [sp, #300]	; 0x12c
   29d50:	cmp	r5, #0
   29d54:	beq	29c60 <ftello64@plt+0x18620>
   29d58:	b	29d7c <ftello64@plt+0x1873c>
   29d5c:	ldr	r3, [sp, #64]	; 0x40
   29d60:	str	r5, [sp, #68]	; 0x44
   29d64:	ldrb	r3, [r3]
   29d68:	cmp	r3, #0
   29d6c:	bne	29e18 <ftello64@plt+0x187d8>
   29d70:	ldr	r4, [sp, #76]	; 0x4c
   29d74:	cmp	r4, #0
   29d78:	beq	292d4 <ftello64@plt+0x17c94>
   29d7c:	bl	2885c <ftello64@plt+0x1721c>
   29d80:	ldr	r0, [sp, #120]	; 0x78
   29d84:	bl	114cc <strlen@plt>
   29d88:	mov	r3, #0
   29d8c:	strb	r4, [sp, #116]	; 0x74
   29d90:	str	r0, [sp, #124]	; 0x7c
   29d94:	strb	r3, [sp, #128]	; 0x80
   29d98:	b	29be0 <ftello64@plt+0x185a0>
   29d9c:	ldr	r0, [sp, #272]	; 0x110
   29da0:	b	29300 <ftello64@plt+0x17cc0>
   29da4:	mov	r3, #0
   29da8:	strb	r4, [sp, #116]	; 0x74
   29dac:	str	fp, [sp, #124]	; 0x7c
   29db0:	strb	r3, [sp, #128]	; 0x80
   29db4:	b	29be0 <ftello64@plt+0x185a0>
   29db8:	ldr	r5, [sp, #120]	; 0x78
   29dbc:	str	fp, [sp, #124]	; 0x7c
   29dc0:	ldrb	r3, [r5]
   29dc4:	cmp	r3, #0
   29dc8:	bne	29e18 <ftello64@plt+0x187d8>
   29dcc:	ldr	r5, [sp, #132]	; 0x84
   29dd0:	cmp	r5, #0
   29dd4:	beq	29ce8 <ftello64@plt+0x186a8>
   29dd8:	b	29d7c <ftello64@plt+0x1873c>
   29ddc:	cmp	r3, #0
   29de0:	beq	29b8c <ftello64@plt+0x1854c>
   29de4:	ldrb	r3, [sp, #128]	; 0x80
   29de8:	cmp	r3, #0
   29dec:	ldrne	r5, [sp, #132]	; 0x84
   29df0:	beq	29be0 <ftello64@plt+0x185a0>
   29df4:	b	29bd8 <ftello64@plt+0x18598>
   29df8:	movw	r3, #48132	; 0xbc04
   29dfc:	movt	r3, #2
   29e00:	movw	r1, #46260	; 0xb4b4
   29e04:	movt	r1, #2
   29e08:	movw	r0, #46296	; 0xb4d8
   29e0c:	movt	r0, #2
   29e10:	mov	r2, #143	; 0x8f
   29e14:	bl	11634 <__assert_fail@plt>
   29e18:	movw	r3, #48132	; 0xbc04
   29e1c:	movt	r3, #2
   29e20:	movw	r1, #46260	; 0xb4b4
   29e24:	movt	r1, #2
   29e28:	movw	r0, #46320	; 0xb4f0
   29e2c:	movt	r0, #2
   29e30:	mov	r2, #171	; 0xab
   29e34:	bl	11634 <__assert_fail@plt>
   29e38:	umull	r2, r3, r1, r2
   29e3c:	cmp	r3, #0
   29e40:	bne	29e4c <ftello64@plt+0x1880c>
   29e44:	mov	r1, r2
   29e48:	b	28154 <ftello64@plt+0x16b14>
   29e4c:	str	r4, [sp, #-8]!
   29e50:	str	lr, [sp, #4]
   29e54:	bl	114e4 <__errno_location@plt>
   29e58:	mov	r3, #12
   29e5c:	ldr	r4, [sp]
   29e60:	add	sp, sp, #4
   29e64:	str	r3, [r0]
   29e68:	mov	r0, #0
   29e6c:	pop	{pc}		; (ldr pc, [sp], #4)
   29e70:	strd	r4, [sp, #-36]!	; 0xffffffdc
   29e74:	mov	r5, r2
   29e78:	strd	r6, [sp, #8]
   29e7c:	mov	r6, r0
   29e80:	strd	r8, [sp, #16]
   29e84:	mov	r8, r1
   29e88:	strd	sl, [sp, #24]
   29e8c:	mov	sl, #0
   29e90:	str	lr, [sp, #32]
   29e94:	sub	sp, sp, #4096	; 0x1000
   29e98:	mov	r1, sl
   29e9c:	sub	sp, sp, #36	; 0x24
   29ea0:	add	r4, sp, #32
   29ea4:	str	sl, [sp]
   29ea8:	str	r3, [sp, #8]
   29eac:	mov	r3, sl
   29eb0:	str	r0, [sp, #12]
   29eb4:	mov	r0, r2
   29eb8:	mov	r2, sl
   29ebc:	bl	112a4 <iconv@plt>
   29ec0:	cmp	r8, sl
   29ec4:	str	r6, [r4, #-16]
   29ec8:	str	r8, [r4, #-12]
   29ecc:	beq	2a0c8 <ftello64@plt+0x18a88>
   29ed0:	add	r7, sp, #24
   29ed4:	add	r6, sp, #28
   29ed8:	mov	r9, #4096	; 0x1000
   29edc:	b	29ef4 <ftello64@plt+0x188b4>
   29ee0:	ldrd	r2, [r4, #-12]
   29ee4:	sub	r3, r3, r4
   29ee8:	cmp	r2, #0
   29eec:	add	sl, sl, r3
   29ef0:	beq	29f30 <ftello64@plt+0x188f0>
   29ef4:	mov	r3, r7
   29ef8:	add	r2, sp, #20
   29efc:	str	r6, [sp]
   29f00:	add	r1, sp, #16
   29f04:	mov	r0, r5
   29f08:	stmdb	r4, {r4, r9}
   29f0c:	bl	112a4 <iconv@plt>
   29f10:	cmn	r0, #1
   29f14:	bne	29ee0 <ftello64@plt+0x188a0>
   29f18:	bl	114e4 <__errno_location@plt>
   29f1c:	ldr	r3, [r0]
   29f20:	cmp	r3, #7
   29f24:	beq	29ee0 <ftello64@plt+0x188a0>
   29f28:	cmp	r3, #22
   29f2c:	bne	2a0c0 <ftello64@plt+0x18a80>
   29f30:	mov	ip, #4096	; 0x1000
   29f34:	mov	r2, #0
   29f38:	str	r6, [sp]
   29f3c:	mov	r1, r2
   29f40:	mov	r3, r7
   29f44:	mov	r0, r5
   29f48:	stmdb	r4, {r4, ip}
   29f4c:	bl	112a4 <iconv@plt>
   29f50:	cmn	r0, #1
   29f54:	beq	2a0c0 <ftello64@plt+0x18a80>
   29f58:	ldr	r9, [r4, #-8]
   29f5c:	sub	r9, r9, r4
   29f60:	adds	r9, r9, sl
   29f64:	beq	2a078 <ftello64@plt+0x18a38>
   29f68:	ldr	r3, [sp, #8]
   29f6c:	ldr	fp, [r3]
   29f70:	cmp	fp, #0
   29f74:	beq	2a054 <ftello64@plt+0x18a14>
   29f78:	add	r3, sp, #4160	; 0x1040
   29f7c:	add	r3, r3, #8
   29f80:	ldr	r3, [r3]
   29f84:	ldr	r3, [r3]
   29f88:	cmp	r3, r9
   29f8c:	bcc	2a054 <ftello64@plt+0x18a14>
   29f90:	mov	r0, #0
   29f94:	mov	sl, r4
   29f98:	mov	r3, r0
   29f9c:	mov	r2, r0
   29fa0:	mov	r1, r0
   29fa4:	str	r0, [sp]
   29fa8:	mov	r0, r5
   29fac:	bl	112a4 <iconv@plt>
   29fb0:	ldr	r3, [sp, #12]
   29fb4:	str	r9, [sl], #-12
   29fb8:	stmdb	r4, {r3, r8, fp}
   29fbc:	b	29fe4 <ftello64@plt+0x189a4>
   29fc0:	mov	r3, r6
   29fc4:	mov	r2, r7
   29fc8:	str	r4, [sp]
   29fcc:	mov	r1, sl
   29fd0:	mov	r0, r5
   29fd4:	bl	112a4 <iconv@plt>
   29fd8:	cmn	r0, #1
   29fdc:	beq	2a090 <ftello64@plt+0x18a50>
   29fe0:	ldr	r8, [r4, #-8]
   29fe4:	cmp	r8, #0
   29fe8:	bne	29fc0 <ftello64@plt+0x18980>
   29fec:	mov	r2, #0
   29ff0:	mov	r3, r6
   29ff4:	str	r4, [sp]
   29ff8:	mov	r0, r5
   29ffc:	mov	r1, r2
   2a000:	bl	112a4 <iconv@plt>
   2a004:	cmn	r0, #1
   2a008:	beq	2a0a0 <ftello64@plt+0x18a60>
   2a00c:	ldr	r3, [r4]
   2a010:	cmp	r3, #0
   2a014:	bne	2a0d8 <ftello64@plt+0x18a98>
   2a018:	ldr	r2, [sp, #8]
   2a01c:	str	fp, [r2]
   2a020:	add	r2, sp, #4160	; 0x1040
   2a024:	add	r2, r2, #8
   2a028:	ldr	r2, [r2]
   2a02c:	str	r9, [r2]
   2a030:	mov	r0, r3
   2a034:	add	sp, sp, #4096	; 0x1000
   2a038:	add	sp, sp, #36	; 0x24
   2a03c:	ldrd	r4, [sp]
   2a040:	ldrd	r6, [sp, #8]
   2a044:	ldrd	r8, [sp, #16]
   2a048:	ldrd	sl, [sp, #24]
   2a04c:	add	sp, sp, #32
   2a050:	pop	{pc}		; (ldr pc, [sp], #4)
   2a054:	mov	r0, r9
   2a058:	bl	28118 <ftello64@plt+0x16ad8>
   2a05c:	subs	fp, r0, #0
   2a060:	bne	29f90 <ftello64@plt+0x18950>
   2a064:	bl	114e4 <__errno_location@plt>
   2a068:	mov	r2, #12
   2a06c:	mvn	r3, #0
   2a070:	str	r2, [r0]
   2a074:	b	2a030 <ftello64@plt+0x189f0>
   2a078:	add	r2, sp, #4160	; 0x1040
   2a07c:	mov	r3, r9
   2a080:	add	r2, r2, #8
   2a084:	ldr	r2, [r2]
   2a088:	str	r9, [r2]
   2a08c:	b	2a030 <ftello64@plt+0x189f0>
   2a090:	bl	114e4 <__errno_location@plt>
   2a094:	ldr	r3, [r0]
   2a098:	cmp	r3, #22
   2a09c:	beq	29fec <ftello64@plt+0x189ac>
   2a0a0:	ldr	r3, [sp, #8]
   2a0a4:	ldr	r3, [r3]
   2a0a8:	cmp	r3, fp
   2a0ac:	beq	2a0c0 <ftello64@plt+0x18a80>
   2a0b0:	mov	r0, fp
   2a0b4:	bl	1500c <ftello64@plt+0x39cc>
   2a0b8:	mvn	r3, #0
   2a0bc:	b	2a030 <ftello64@plt+0x189f0>
   2a0c0:	mvn	r3, #0
   2a0c4:	b	2a030 <ftello64@plt+0x189f0>
   2a0c8:	mov	sl, r8
   2a0cc:	add	r7, sp, #24
   2a0d0:	add	r6, sp, #28
   2a0d4:	b	29f30 <ftello64@plt+0x188f0>
   2a0d8:	bl	1161c <abort@plt>
   2a0dc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2a0e0:	strd	r6, [sp, #8]
   2a0e4:	strd	r8, [sp, #16]
   2a0e8:	mov	r8, r1
   2a0ec:	str	sl, [sp, #24]
   2a0f0:	str	lr, [sp, #28]
   2a0f4:	sub	sp, sp, #24
   2a0f8:	str	r0, [sp, #8]
   2a0fc:	bl	114cc <strlen@plt>
   2a100:	cmp	r0, #4096	; 0x1000
   2a104:	mov	r4, r0
   2a108:	str	r0, [sp, #12]
   2a10c:	lslcc	r4, r0, #4
   2a110:	add	r7, r4, #1
   2a114:	mov	r0, r7
   2a118:	bl	28118 <ftello64@plt+0x16ad8>
   2a11c:	subs	r6, r0, #0
   2a120:	beq	2a2b8 <ftello64@plt+0x18c78>
   2a124:	mov	r0, #0
   2a128:	add	r9, sp, #20
   2a12c:	mov	r3, r0
   2a130:	mov	r2, r0
   2a134:	mov	r1, r0
   2a138:	str	r0, [sp]
   2a13c:	mov	r0, r8
   2a140:	bl	112a4 <iconv@plt>
   2a144:	str	r6, [sp, #16]
   2a148:	str	r4, [sp, #20]
   2a14c:	b	2a1ac <ftello64@plt+0x18b6c>
   2a150:	bl	114e4 <__errno_location@plt>
   2a154:	mov	sl, r0
   2a158:	mov	r1, r4
   2a15c:	ldr	r3, [sl]
   2a160:	mov	r0, r6
   2a164:	cmp	r3, #22
   2a168:	beq	2a228 <ftello64@plt+0x18be8>
   2a16c:	cmp	r3, #7
   2a170:	bne	2a28c <ftello64@plt+0x18c4c>
   2a174:	ldr	r5, [sp, #16]
   2a178:	cmp	r7, r4
   2a17c:	mov	r7, r4
   2a180:	sub	r5, r5, r6
   2a184:	bcs	2a284 <ftello64@plt+0x18c44>
   2a188:	bl	28154 <ftello64@plt+0x16b14>
   2a18c:	sub	r4, r4, #1
   2a190:	cmp	r0, #0
   2a194:	add	r3, r0, r5
   2a198:	sub	r4, r4, r5
   2a19c:	beq	2a284 <ftello64@plt+0x18c44>
   2a1a0:	mov	r6, r0
   2a1a4:	str	r3, [sp, #16]
   2a1a8:	str	r4, [sp, #20]
   2a1ac:	add	r3, sp, #16
   2a1b0:	add	r2, sp, #12
   2a1b4:	str	r9, [sp]
   2a1b8:	add	r1, sp, #8
   2a1bc:	mov	r0, r8
   2a1c0:	lsl	r4, r7, #1
   2a1c4:	bl	112a4 <iconv@plt>
   2a1c8:	cmn	r0, #1
   2a1cc:	beq	2a150 <ftello64@plt+0x18b10>
   2a1d0:	b	2a228 <ftello64@plt+0x18be8>
   2a1d4:	bl	114e4 <__errno_location@plt>
   2a1d8:	mov	sl, r0
   2a1dc:	mov	r1, r4
   2a1e0:	ldr	r3, [sl]
   2a1e4:	mov	r0, r6
   2a1e8:	cmp	r3, #7
   2a1ec:	bne	2a28c <ftello64@plt+0x18c4c>
   2a1f0:	ldr	r5, [sp, #16]
   2a1f4:	cmp	r7, r4
   2a1f8:	mov	r7, r4
   2a1fc:	sub	r5, r5, r6
   2a200:	bcs	2a284 <ftello64@plt+0x18c44>
   2a204:	bl	28154 <ftello64@plt+0x16b14>
   2a208:	sub	r4, r4, #1
   2a20c:	cmp	r0, #0
   2a210:	add	r3, r0, r5
   2a214:	sub	r4, r4, r5
   2a218:	beq	2a284 <ftello64@plt+0x18c44>
   2a21c:	mov	r6, r0
   2a220:	str	r3, [sp, #16]
   2a224:	str	r4, [sp, #20]
   2a228:	mov	r2, #0
   2a22c:	add	r3, sp, #16
   2a230:	str	r9, [sp]
   2a234:	mov	r1, r2
   2a238:	mov	r0, r8
   2a23c:	lsl	r4, r7, #1
   2a240:	bl	112a4 <iconv@plt>
   2a244:	cmn	r0, #1
   2a248:	beq	2a1d4 <ftello64@plt+0x18b94>
   2a24c:	ldr	r3, [sp, #16]
   2a250:	mov	r2, #0
   2a254:	add	r1, r3, #1
   2a258:	str	r1, [sp, #16]
   2a25c:	strb	r2, [r3]
   2a260:	ldr	r1, [sp, #16]
   2a264:	sub	r1, r1, r6
   2a268:	cmp	r7, r1
   2a26c:	bls	2a298 <ftello64@plt+0x18c58>
   2a270:	mov	r0, r6
   2a274:	bl	28154 <ftello64@plt+0x16b14>
   2a278:	cmp	r0, #0
   2a27c:	movne	r6, r0
   2a280:	b	2a298 <ftello64@plt+0x18c58>
   2a284:	mov	r3, #12
   2a288:	str	r3, [sl]
   2a28c:	mov	r0, r6
   2a290:	mov	r6, #0
   2a294:	bl	1500c <ftello64@plt+0x39cc>
   2a298:	mov	r0, r6
   2a29c:	add	sp, sp, #24
   2a2a0:	ldrd	r4, [sp]
   2a2a4:	ldrd	r6, [sp, #8]
   2a2a8:	ldrd	r8, [sp, #16]
   2a2ac:	ldr	sl, [sp, #24]
   2a2b0:	add	sp, sp, #28
   2a2b4:	pop	{pc}		; (ldr pc, [sp], #4)
   2a2b8:	bl	114e4 <__errno_location@plt>
   2a2bc:	mov	r3, #12
   2a2c0:	str	r3, [r0]
   2a2c4:	b	2a298 <ftello64@plt+0x18c58>
   2a2c8:	strd	r4, [sp, #-16]!
   2a2cc:	mov	r4, r0
   2a2d0:	str	r6, [sp, #8]
   2a2d4:	str	lr, [sp, #12]
   2a2d8:	ldrb	r3, [r0]
   2a2dc:	cmp	r3, #0
   2a2e0:	beq	2a300 <ftello64@plt+0x18cc0>
   2a2e4:	mov	r6, r1
   2a2e8:	mov	r1, r2
   2a2ec:	mov	r0, r6
   2a2f0:	mov	r5, r2
   2a2f4:	bl	281ac <ftello64@plt+0x16b6c>
   2a2f8:	cmp	r0, #0
   2a2fc:	bne	2a324 <ftello64@plt+0x18ce4>
   2a300:	mov	r0, r4
   2a304:	bl	11388 <strdup@plt>
   2a308:	subs	r4, r0, #0
   2a30c:	beq	2a374 <ftello64@plt+0x18d34>
   2a310:	mov	r0, r4
   2a314:	ldrd	r4, [sp]
   2a318:	ldr	r6, [sp, #8]
   2a31c:	add	sp, sp, #12
   2a320:	pop	{pc}		; (ldr pc, [sp], #4)
   2a324:	mov	r0, r5
   2a328:	mov	r1, r6
   2a32c:	bl	11448 <iconv_open@plt>
   2a330:	cmn	r0, #1
   2a334:	mov	r5, r0
   2a338:	moveq	r4, #0
   2a33c:	beq	2a310 <ftello64@plt+0x18cd0>
   2a340:	mov	r0, r4
   2a344:	mov	r1, r5
   2a348:	bl	2a0dc <ftello64@plt+0x18a9c>
   2a34c:	subs	r4, r0, #0
   2a350:	beq	2a384 <ftello64@plt+0x18d44>
   2a354:	mov	r0, r5
   2a358:	bl	1128c <iconv_close@plt>
   2a35c:	cmp	r0, #0
   2a360:	bge	2a310 <ftello64@plt+0x18cd0>
   2a364:	mov	r0, r4
   2a368:	mov	r4, #0
   2a36c:	bl	1500c <ftello64@plt+0x39cc>
   2a370:	b	2a310 <ftello64@plt+0x18cd0>
   2a374:	bl	114e4 <__errno_location@plt>
   2a378:	mov	r3, #12
   2a37c:	str	r3, [r0]
   2a380:	b	2a310 <ftello64@plt+0x18cd0>
   2a384:	bl	114e4 <__errno_location@plt>
   2a388:	mov	r6, r0
   2a38c:	mov	r0, r5
   2a390:	ldr	r5, [r6]
   2a394:	bl	1128c <iconv_close@plt>
   2a398:	str	r5, [r6]
   2a39c:	b	2a310 <ftello64@plt+0x18cd0>
   2a3a0:	push	{lr}		; (str lr, [sp, #-4]!)
   2a3a4:	sub	sp, sp, #268	; 0x10c
   2a3a8:	movw	r2, #257	; 0x101
   2a3ac:	add	r1, sp, #4
   2a3b0:	bl	2a684 <ftello64@plt+0x19044>
   2a3b4:	cmp	r0, #0
   2a3b8:	movne	r0, #0
   2a3bc:	bne	2a3f0 <ftello64@plt+0x18db0>
   2a3c0:	movw	r1, #48152	; 0xbc18
   2a3c4:	movt	r1, #2
   2a3c8:	add	r0, sp, #4
   2a3cc:	bl	112b0 <strcmp@plt>
   2a3d0:	cmp	r0, #0
   2a3d4:	beq	2a3f0 <ftello64@plt+0x18db0>
   2a3d8:	add	r0, sp, #4
   2a3dc:	movw	r1, #48156	; 0xbc1c
   2a3e0:	movt	r1, #2
   2a3e4:	bl	112b0 <strcmp@plt>
   2a3e8:	adds	r0, r0, #0
   2a3ec:	movne	r0, #1
   2a3f0:	add	sp, sp, #268	; 0x10c
   2a3f4:	pop	{pc}		; (ldr pc, [sp], #4)
   2a3f8:	adds	r3, r0, #16
   2a3fc:	bmi	2a448 <ftello64@plt+0x18e08>
   2a400:	cmp	r3, r0
   2a404:	bcc	2a448 <ftello64@plt+0x18e08>
   2a408:	mov	r0, r3
   2a40c:	str	r4, [sp, #-8]!
   2a410:	str	lr, [sp, #4]
   2a414:	bl	1143c <malloc@plt>
   2a418:	cmp	r0, #0
   2a41c:	moveq	r0, #0
   2a420:	beq	2a43c <ftello64@plt+0x18dfc>
   2a424:	add	r3, r0, #8
   2a428:	rsb	r2, r0, #8
   2a42c:	bic	r3, r3, #15
   2a430:	add	r3, r3, r2
   2a434:	add	r0, r0, r3
   2a438:	strb	r3, [r0, #-1]
   2a43c:	ldr	r4, [sp]
   2a440:	add	sp, sp, #4
   2a444:	pop	{pc}		; (ldr pc, [sp], #4)
   2a448:	mov	r0, #0
   2a44c:	bx	lr
   2a450:	tst	r0, #7
   2a454:	bne	2a46c <ftello64@plt+0x18e2c>
   2a458:	tst	r0, #8
   2a45c:	bxeq	lr
   2a460:	ldrb	r3, [r0, #-1]
   2a464:	sub	r0, r0, r3
   2a468:	b	1500c <ftello64@plt+0x39cc>
   2a46c:	str	r4, [sp, #-8]!
   2a470:	str	lr, [sp, #4]
   2a474:	bl	1161c <abort@plt>
   2a478:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2a47c:	mov	r4, r0
   2a480:	strd	r6, [sp, #8]
   2a484:	str	r8, [sp, #16]
   2a488:	str	lr, [sp, #20]
   2a48c:	sub	sp, sp, #56	; 0x38
   2a490:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2a494:	cmp	r0, #1
   2a498:	bhi	2a4c4 <ftello64@plt+0x18e84>
   2a49c:	mov	r0, r4
   2a4a0:	bl	114cc <strlen@plt>
   2a4a4:	mov	r5, r0
   2a4a8:	mov	r0, r5
   2a4ac:	add	sp, sp, #56	; 0x38
   2a4b0:	ldrd	r4, [sp]
   2a4b4:	ldrd	r6, [sp, #8]
   2a4b8:	ldr	r8, [sp, #16]
   2a4bc:	add	sp, sp, #20
   2a4c0:	pop	{pc}		; (ldr pc, [sp], #4)
   2a4c4:	mov	r3, #0
   2a4c8:	mov	r0, #0
   2a4cc:	mov	r1, #0
   2a4d0:	movw	r7, #48100	; 0xbbe4
   2a4d4:	movt	r7, #2
   2a4d8:	mov	r5, r3
   2a4dc:	strb	r3, [sp]
   2a4e0:	mov	r6, #1
   2a4e4:	strd	r0, [sp, #4]
   2a4e8:	strb	r3, [sp, #12]
   2a4ec:	str	r4, [sp, #16]
   2a4f0:	b	2a548 <ftello64@plt+0x18f08>
   2a4f4:	ldrb	r3, [r4]
   2a4f8:	lsr	r2, r3, #5
   2a4fc:	and	r3, r3, #31
   2a500:	ldr	r2, [r7, r2, lsl #2]
   2a504:	lsr	r3, r2, r3
   2a508:	tst	r3, #1
   2a50c:	beq	2a5b8 <ftello64@plt+0x18f78>
   2a510:	str	r6, [sp, #20]
   2a514:	ldrb	r3, [r4]
   2a518:	strb	r6, [sp, #24]
   2a51c:	mov	r4, r3
   2a520:	str	r3, [sp, #28]
   2a524:	cmp	r4, #0
   2a528:	beq	2a4a8 <ftello64@plt+0x18e68>
   2a52c:	ldr	r4, [sp, #16]
   2a530:	mov	r2, #0
   2a534:	add	r5, r5, #1
   2a538:	ldr	r3, [sp, #20]
   2a53c:	strb	r2, [sp, #12]
   2a540:	add	r4, r4, r3
   2a544:	str	r4, [sp, #16]
   2a548:	ldrb	r3, [sp]
   2a54c:	cmp	r3, #0
   2a550:	addne	r8, sp, #4
   2a554:	beq	2a4f4 <ftello64@plt+0x18eb4>
   2a558:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2a55c:	mov	r1, r0
   2a560:	mov	r0, r4
   2a564:	bl	262e0 <ftello64@plt+0x14ca0>
   2a568:	mov	r2, r0
   2a56c:	mov	r3, r8
   2a570:	mov	r1, r4
   2a574:	add	r0, sp, #28
   2a578:	bl	2866c <ftello64@plt+0x1702c>
   2a57c:	cmn	r0, #1
   2a580:	str	r0, [sp, #20]
   2a584:	beq	2a5d4 <ftello64@plt+0x18f94>
   2a588:	cmn	r0, #2
   2a58c:	beq	2a5e8 <ftello64@plt+0x18fa8>
   2a590:	cmp	r0, #0
   2a594:	beq	2a604 <ftello64@plt+0x18fc4>
   2a598:	ldr	r4, [sp, #28]
   2a59c:	mov	r0, r8
   2a5a0:	strb	r6, [sp, #24]
   2a5a4:	bl	11340 <mbsinit@plt>
   2a5a8:	cmp	r0, #0
   2a5ac:	movne	r3, #0
   2a5b0:	strbne	r3, [sp]
   2a5b4:	b	2a524 <ftello64@plt+0x18ee4>
   2a5b8:	add	r8, sp, #4
   2a5bc:	mov	r0, r8
   2a5c0:	bl	11340 <mbsinit@plt>
   2a5c4:	cmp	r0, #0
   2a5c8:	beq	2a644 <ftello64@plt+0x19004>
   2a5cc:	strb	r6, [sp]
   2a5d0:	b	2a558 <ftello64@plt+0x18f18>
   2a5d4:	mov	r3, #0
   2a5d8:	str	r6, [sp, #20]
   2a5dc:	ldr	r4, [sp, #16]
   2a5e0:	strb	r3, [sp, #24]
   2a5e4:	b	2a530 <ftello64@plt+0x18ef0>
   2a5e8:	ldr	r4, [sp, #16]
   2a5ec:	mov	r0, r4
   2a5f0:	bl	114cc <strlen@plt>
   2a5f4:	mov	r3, #0
   2a5f8:	str	r0, [sp, #20]
   2a5fc:	strb	r3, [sp, #24]
   2a600:	b	2a530 <ftello64@plt+0x18ef0>
   2a604:	ldr	r4, [sp, #16]
   2a608:	str	r6, [sp, #20]
   2a60c:	ldrb	r3, [r4]
   2a610:	cmp	r3, #0
   2a614:	bne	2a664 <ftello64@plt+0x19024>
   2a618:	ldr	r4, [sp, #28]
   2a61c:	cmp	r4, #0
   2a620:	beq	2a59c <ftello64@plt+0x18f5c>
   2a624:	movw	r3, #48164	; 0xbc24
   2a628:	movt	r3, #2
   2a62c:	movw	r1, #46260	; 0xb4b4
   2a630:	movt	r1, #2
   2a634:	movw	r0, #46276	; 0xb4c4
   2a638:	movt	r0, #2
   2a63c:	mov	r2, #172	; 0xac
   2a640:	bl	11634 <__assert_fail@plt>
   2a644:	movw	r3, #48164	; 0xbc24
   2a648:	movt	r3, #2
   2a64c:	movw	r1, #46260	; 0xb4b4
   2a650:	movt	r1, #2
   2a654:	movw	r0, #46296	; 0xb4d8
   2a658:	movt	r0, #2
   2a65c:	mov	r2, #143	; 0x8f
   2a660:	bl	11634 <__assert_fail@plt>
   2a664:	movw	r3, #48164	; 0xbc24
   2a668:	movt	r3, #2
   2a66c:	movw	r1, #46260	; 0xb4b4
   2a670:	movt	r1, #2
   2a674:	movw	r0, #46320	; 0xb4f0
   2a678:	movt	r0, #2
   2a67c:	mov	r2, #171	; 0xab
   2a680:	bl	11634 <__assert_fail@plt>
   2a684:	strd	r4, [sp, #-16]!
   2a688:	mov	r5, r1
   2a68c:	mov	r1, #0
   2a690:	mov	r4, r2
   2a694:	str	r6, [sp, #8]
   2a698:	str	lr, [sp, #12]
   2a69c:	bl	11598 <setlocale@plt>
   2a6a0:	subs	r6, r0, #0
   2a6a4:	beq	2a724 <ftello64@plt+0x190e4>
   2a6a8:	bl	114cc <strlen@plt>
   2a6ac:	cmp	r4, r0
   2a6b0:	bhi	2a6d0 <ftello64@plt+0x19090>
   2a6b4:	cmp	r4, #0
   2a6b8:	moveq	r0, #34	; 0x22
   2a6bc:	bne	2a6f4 <ftello64@plt+0x190b4>
   2a6c0:	ldrd	r4, [sp]
   2a6c4:	ldr	r6, [sp, #8]
   2a6c8:	add	sp, sp, #12
   2a6cc:	pop	{pc}		; (ldr pc, [sp], #4)
   2a6d0:	add	r2, r0, #1
   2a6d4:	mov	r1, r6
   2a6d8:	mov	r0, r5
   2a6dc:	bl	1131c <memcpy@plt>
   2a6e0:	ldrd	r4, [sp]
   2a6e4:	mov	r0, #0
   2a6e8:	ldr	r6, [sp, #8]
   2a6ec:	add	sp, sp, #12
   2a6f0:	pop	{pc}		; (ldr pc, [sp], #4)
   2a6f4:	sub	r4, r4, #1
   2a6f8:	mov	r1, r6
   2a6fc:	mov	r2, r4
   2a700:	mov	r0, r5
   2a704:	bl	1131c <memcpy@plt>
   2a708:	mov	r3, #0
   2a70c:	mov	r0, #34	; 0x22
   2a710:	strb	r3, [r5, r4]
   2a714:	ldrd	r4, [sp]
   2a718:	ldr	r6, [sp, #8]
   2a71c:	add	sp, sp, #12
   2a720:	pop	{pc}		; (ldr pc, [sp], #4)
   2a724:	cmp	r4, #0
   2a728:	mov	r0, #22
   2a72c:	strbne	r6, [r5]
   2a730:	ldrd	r4, [sp]
   2a734:	ldr	r6, [sp, #8]
   2a738:	add	sp, sp, #12
   2a73c:	pop	{pc}		; (ldr pc, [sp], #4)
   2a740:	mov	r1, #0
   2a744:	b	11598 <setlocale@plt>
   2a748:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a74c:	mov	r7, r0
   2a750:	ldr	r6, [pc, #72]	; 2a7a0 <ftello64@plt+0x19160>
   2a754:	ldr	r5, [pc, #72]	; 2a7a4 <ftello64@plt+0x19164>
   2a758:	add	r6, pc, r6
   2a75c:	add	r5, pc, r5
   2a760:	sub	r6, r6, r5
   2a764:	mov	r8, r1
   2a768:	mov	r9, r2
   2a76c:	bl	11230 <pthread_mutex_unlock@plt-0x20>
   2a770:	asrs	r6, r6, #2
   2a774:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a778:	mov	r4, #0
   2a77c:	add	r4, r4, #1
   2a780:	ldr	r3, [r5], #4
   2a784:	mov	r2, r9
   2a788:	mov	r1, r8
   2a78c:	mov	r0, r7
   2a790:	blx	r3
   2a794:	cmp	r6, r4
   2a798:	bne	2a77c <ftello64@plt+0x1913c>
   2a79c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a7a0:			; <UNDEFINED> instruction: 0x000117b4
   2a7a4:	andeq	r1, r1, ip, lsr #15
   2a7a8:	bx	lr
   2a7ac:	ldr	r3, [pc, #12]	; 2a7c0 <ftello64@plt+0x19180>
   2a7b0:	mov	r1, #0
   2a7b4:	add	r3, pc, r3
   2a7b8:	ldr	r2, [r3]
   2a7bc:	b	11508 <__cxa_atexit@plt>
   2a7c0:	andeq	r1, r1, ip, lsr #19

Disassembly of section .fini:

0002a7c4 <.fini>:
   2a7c4:	push	{r3, lr}
   2a7c8:	pop	{r3, pc}
