# Info: [9566]: Logging project transcript to file /home/pwatts/design_projects/bee3_top/bee3_top_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /home/pwatts/design_projects/bee3_top/bee3_top_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation bee3_top_impl_1 in project /home/pwatts/design_projects/bee3_top/bee3_top.psp.
new_project -name bee3_top -folder /home/pwatts/design_projects/bee3_top -createimpl_name bee3_top_impl_1
# COMMAND: setup_design -manufacturer Xilinx -family VIRTEX-5 -part 5VLX110TFF1136 -speed -3
# Info: [15297]: Setting up the design to use synthesis library "xcv5.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-5.
# Info: [15323]: Setting Part to: "5VLX110TFF1136".
# Info: [15324]: Setting Process to: "3".
# Warning: [556]: transform_tristates option is set to value all internally for the current technology.
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family VIRTEX-5 -part 5VLX110TFF1136 -speed -3
# COMMAND: setup_design -max_fanout=10000
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-5.
setup_design -max_fanout=10000
# COMMAND: add_input_file {bee3_top.sdc bee3_top.sv clock_manager.sv counter.sv ring32b_bidir.v}
add_input_file {bee3_top.sdc bee3_top.sv clock_manager.sv counter.sv ring32b_bidir.v}
# COMMAND: add_input_file {ipcore_dir/cs_icon.edif ipcore_dir/cs_scope.edif ipcore_dir/cs_vio.edif}
add_input_file {ipcore_dir/cs_icon.edif ipcore_dir/cs_scope.edif ipcore_dir/cs_vio.edif}
