# //  ModelSim SE-64 10.7f Mar 24 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {.\stimmy.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is mathm@SPECTREGOLEM.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is mathm@SPECTREGOLEM.
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.7f Compiler 2020.03 Mar 24 2020
# Start time: 02:03:16 on Apr 16,2023
# vlog -reportprogress 300 bench.sv top.sv bnn.sv bconv_layer.sv bview_layer.sv blin_layer.sv blast_layer.sv popcnt.sv data.sv 
# -- Compiling module stimulus
# -- Compiling module top
# ** Warning: top.sv(2): (vlog-13314) Defaulting port 'layer_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module bnn
# ** Warning: bnn.sv(2): (vlog-13314) Defaulting port 'layer_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(4): (vlog-13314) Defaulting port 'weights_i_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(5): (vlog-13314) Defaulting port 'threshold_i_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(6): (vlog-13314) Defaulting port 'sign_i_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(7): (vlog-13314) Defaulting port 'weights_i_1' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(8): (vlog-13314) Defaulting port 'threshold_i_1' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(9): (vlog-13314) Defaulting port 'sign_i_1' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(10): (vlog-13314) Defaulting port 'weights_i_2' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(11): (vlog-13314) Defaulting port 'threshold_i_2' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(12): (vlog-13314) Defaulting port 'sign_i_2' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module bconv_layer
# ** Warning: bconv_layer.sv(35): (vlog-13314) Defaulting port 'layer_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bconv_layer.sv(36): (vlog-13314) Defaulting port 'weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bconv_layer.sv(37): (vlog-13314) Defaulting port 'threshold_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bconv_layer.sv(38): (vlog-13314) Defaulting port 'sign_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module bview_layer
# ** Warning: bview_layer.sv(15): (vlog-13314) Defaulting port 'layer_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module blin_layer
# ** Warning: blin_layer.sv(16): (vlog-13314) Defaulting port 'weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: blin_layer.sv(17): (vlog-13314) Defaulting port 'threshold_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: blin_layer.sv(18): (vlog-13314) Defaulting port 'sign_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module blast_layer
# ** Warning: blast_layer.sv(16): (vlog-13314) Defaulting port 'weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module popcnt_hw
# -- Compiling module parameters
# 
# Top level modules:
# 	stimulus
# End time: 02:03:16 on Apr 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# vsim -voptargs="+acc" work.stimulus 
# Start time: 02:03:16 on Apr 16,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: bconv_layer.sv(35): (vopt-13314) Defaulting port 'layer_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bconv_layer.sv(36): (vopt-13314) Defaulting port 'weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bconv_layer.sv(37): (vopt-13314) Defaulting port 'threshold_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bconv_layer.sv(38): (vopt-13314) Defaulting port 'sign_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bview_layer.sv(15): (vopt-13314) Defaulting port 'layer_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: blin_layer.sv(16): (vopt-13314) Defaulting port 'weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: blin_layer.sv(17): (vopt-13314) Defaulting port 'threshold_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: blin_layer.sv(18): (vopt-13314) Defaulting port 'sign_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: blast_layer.sv(16): (vopt-13314) Defaulting port 'weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(2): (vopt-13314) Defaulting port 'layer_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(4): (vopt-13314) Defaulting port 'weights_i_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(5): (vopt-13314) Defaulting port 'threshold_i_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(6): (vopt-13314) Defaulting port 'sign_i_0' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(7): (vopt-13314) Defaulting port 'weights_i_1' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(8): (vopt-13314) Defaulting port 'threshold_i_1' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(9): (vopt-13314) Defaulting port 'sign_i_1' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(10): (vopt-13314) Defaulting port 'weights_i_2' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(11): (vopt-13314) Defaulting port 'threshold_i_2' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: bnn.sv(12): (vopt-13314) Defaulting port 'sign_i_2' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: top.sv(2): (vopt-13314) Defaulting port 'layer_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.top(fast)
# Loading work.bnn(fast)
# Loading work.bconv_layer(fast)
# Loading work.popcnt_hw(fast)
# Loading work.bview_layer(fast)
# Loading work.blin_layer(fast)
# Loading work.popcnt_hw(fast__1)
# Loading work.blast_layer(fast)
# Loading work.popcnt_hw(fast__2)
# Loading work.parameters(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mathm  Hostname: SPECTREGOLEM  ProcessID: 17192
#           Attempting to use alternate WLF file "./wlftbe33sn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbe33sn
run 5
# OUTPUT[9]:	  3	 3 (BIN: 00000011, HEX: 0x03 )
# OUTPUT[8]:	  7	 7 (BIN: 00000111, HEX: 0x07 )
# OUTPUT[7]:	  2	 2 (BIN: 00000010, HEX: 0x02 )
# OUTPUT[6]:	  2	 2 (BIN: 00000010, HEX: 0x02 )
# OUTPUT[5]:	  1	 1 (BIN: 00000001, HEX: 0x01 )
# OUTPUT[4]:	 -7	25 (BIN: 00011001, HEX: 0x19 )
# OUTPUT[3]:	 -1	31 (BIN: 00011111, HEX: 0x1f )
# OUTPUT[2]:	 -1	31 (BIN: 00011111, HEX: 0x1f )
# OUTPUT[1]:	  1	 1 (BIN: 00000001, HEX: 0x01 )
# OUTPUT[0]:	  2	 2 (BIN: 00000010, HEX: 0x02 )
run 5
run 5
run 5
run 5
run 10
run 10
# OUTPUT[9]:	  3	 3 (BIN: 00000011, HEX: 0x03 )
# OUTPUT[8]:	  7	 7 (BIN: 00000111, HEX: 0x07 )
# OUTPUT[7]:	  2	 2 (BIN: 00000010, HEX: 0x02 )
# OUTPUT[6]:	  2	 2 (BIN: 00000010, HEX: 0x02 )
# OUTPUT[5]:	  1	 1 (BIN: 00000001, HEX: 0x01 )
# OUTPUT[4]:	 -7	25 (BIN: 00011001, HEX: 0x19 )
# OUTPUT[3]:	 -1	31 (BIN: 00011111, HEX: 0x1f )
# OUTPUT[2]:	 -1	31 (BIN: 00011111, HEX: 0x1f )
# OUTPUT[1]:	  1	 1 (BIN: 00000001, HEX: 0x01 )
# OUTPUT[0]:	  2	 2 (BIN: 00000010, HEX: 0x02 )
run 10
run 10
run 5
run 5
run 5
run 5
run 10
# OUTPUT[9]:	  2	 2 (BIN: 00000010, HEX: 0x02 )
# OUTPUT[8]:	  8	 8 (BIN: 00001000, HEX: 0x08 )
# OUTPUT[7]:	  3	 3 (BIN: 00000011, HEX: 0x03 )
# OUTPUT[6]:	  1	 1 (BIN: 00000001, HEX: 0x01 )
# OUTPUT[5]:	  0	 0 (BIN: 00000000, HEX: 0x00 )
# OUTPUT[4]:	 -8	24 (BIN: 00011000, HEX: 0x18 )
# OUTPUT[3]:	 -2	30 (BIN: 00011110, HEX: 0x1e )
# OUTPUT[2]:	 -2	30 (BIN: 00011110, HEX: 0x1e )
# OUTPUT[1]:	  2	 2 (BIN: 00000010, HEX: 0x02 )
# OUTPUT[0]:	  3	 3 (BIN: 00000011, HEX: 0x03 )

q
# End time: 02:05:47 on Apr 16,2023, Elapsed time: 0:02:31
# Errors: 0, Warnings: 22
