# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k17 -work Bitcell_NAND_Latch $dsn/src/Testbench_bitcell.v
# Unit top modules: testbench_bitcell.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +w_nets +ml +w_nets +inv +accb +accr +access +r testbench_bitcell
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 6 (85.71%) primitives and 1 (14.29%) other processes in SLP
# SLP: 0 signals in SLP and 14 (100.00%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5374 kB (elbread=427 elab2=4812 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\dev\DIC_SRAM\Integrated_circuits\Verilog\Bitcell_NAND_Latch\Bitcell_NAND_Latch\Bitcell_NAND_Latch\src\wave.asdb
#  15:40, Tuesday, 12 November 2024
#  Simulation has been initialized
run
# KERNEL: Time	 r_w sel inp | out stored_value
# KERNEL: -----------------------------
# KERNEL:    0ns	 1   0   0  |  0  x
# KERNEL:   10ns	 0   0   0  |  0  x
# KERNEL:   20ns	 1   0   1  |  0  x
# KERNEL:   30ns	 0   0   1  |  0  x
# KERNEL:   40ns	 1   1   0  |  0  0
# KERNEL:   50ns	 0   1   0  |  0  0
# KERNEL:   60ns	 0   1   1  |  0  0
# KERNEL:   70ns	 1   1   1  |  0  1
# KERNEL:   80ns	 0   1   1  |  1  1
# KERNEL:   90ns	 0   1   0  |  1  1
# RUNTIME: Info: RUNTIME_0070 Testbench_bitcell.v (66): $stop called.
# KERNEL: Time: 100 ps,  Iteration: 0,  Instance: /testbench_bitcell,  Process: @INITIAL#15_1@.
# KERNEL: Stopped at time 100 ps + 0.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k17 -work Bitcell_NAND_Latch $dsn/src/Testbench_address_decoder.v
# Unit top modules: testbench_decoder.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
asim -O5 +access +w_nets +ml +w_nets +inv +accb +accr +access +r testbench_decoder
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 11 (91.67%) primitives and 1 (8.33%) other processes in SLP
# SLP: 0 signals in SLP and 11 (100.00%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5374 kB (elbread=427 elab2=4813 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\dev\DIC_SRAM\Integrated_circuits\Verilog\Bitcell_NAND_Latch\Bitcell_NAND_Latch\Bitcell_NAND_Latch\src\wave.asdb
#  15:41, Tuesday, 12 November 2024
#  Simulation has been initialized
run
# KERNEL: Time	 address select | sel_x
# KERNEL: -----------------------------
# KERNEL:    0ns	 000   0 |  00000000
# KERNEL:   10ns	 100   0 |  00000000
# KERNEL:   20ns	 010   0 |  00000000
# KERNEL:   30ns	 110   0 |  00000000
# KERNEL:   40ns	 001   0 |  00000000
# KERNEL:   50ns	 101   0 |  00000000
# KERNEL:   60ns	 011   0 |  00000000
# KERNEL:   70ns	 111   0 |  00000000
# KERNEL:   80ns	 000   1 |  00000001
# KERNEL:   90ns	 100   1 |  00000010
# KERNEL:  100ns	 010   1 |  00000100
# KERNEL:  110ns	 110   1 |  00001000
# KERNEL:  120ns	 001   1 |  00010000
# KERNEL:  130ns	 101   1 |  00100000
# KERNEL:  140ns	 011   1 |  01000000
# KERNEL:  150ns	 111   1 |  10000000
# RUNTIME: Info: RUNTIME_0070 Testbench_address_decoder.v (44): $stop called.
# KERNEL: Time: 160 ps,  Iteration: 0,  Instance: /testbench_decoder,  Process: @INITIAL#18_1@.
# KERNEL: Stopped at time 160 ps + 0.
alog -O2 -sve -msg 5 -sv2k17 -work Bitcell_NAND_Latch $dsn/src/Testbench_wordcell.v
# Unit top modules: Testbench_wordcell.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +w_nets +ml +w_nets +inv +accb +accr +access +r Testbench_wordcell
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 48 (97.96%) primitives and 1 (2.04%) other processes in SLP
# SLP: 0 signals in SLP and 82 (100.00%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5380 kB (elbread=428 elab2=4818 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\dev\DIC_SRAM\Integrated_circuits\Verilog\Bitcell_NAND_Latch\Bitcell_NAND_Latch\Bitcell_NAND_Latch\src\wave.asdb
#  15:42, Tuesday, 12 November 2024
#  Simulation has been initialized
run
# KERNEL: Time			op		sel_x		in_bus		 | out_bus		stored_value
# KERNEL: ---------------------------------------------------
# KERNEL:    0ns	1			0						01010101 | 00000000	xxxxxxxx
# KERNEL:   10ns	0			0						01010101 | 00000000	xxxxxxxx
# KERNEL:   20ns	0			1						01010101 | xxxxxxxx	xxxxxxxx
# KERNEL:   30ns	1			1						01010101 | 00000000	01010101
# KERNEL:   40ns	0			1						00000000 | 01010101	01010101
# KERNEL:   50ns	0			0						00000000 | 00000000	01010101
# KERNEL:   60ns	1			1						11001100 | 00000000	11001100
# KERNEL:   70ns	0			1						00000000 | 11001100	11001100
# RUNTIME: Info: RUNTIME_0070 Testbench_wordcell.v (59): $stop called.
# KERNEL: Time: 80 ps,  Iteration: 0,  Instance: /Testbench_wordcell,  Process: @INITIAL#16_1@.
# KERNEL: Stopped at time 80 ps + 0.
alog -O2 -sve -msg 5 -sv2k17 -work Bitcell_NAND_Latch $dsn/src/Testbench_memory_unit.v
# Unit top modules: Testbench_memory_unit.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work Bitcell_NAND_Latch $dsn/src/Bitcell_NAND.v $dsn/src/Testbench_bitcell.v $dsn/src/Wordcell.v $dsn/src/Testbench_wordcell.v $dsn/src/Memory_unit.v $dsn/src/Address_decoder.v $dsn/src/Testbench_address_decoder.v $dsn/src/Testbench_memory_unit.v
# Unit top modules: testbench_bitcell Testbench_wordcell testbench_decoder Testbench_memory_unit.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +w_nets +ml +w_nets +inv +accb +accr +access +r Testbench_memory_unit
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 395 (99.75%) primitives and 1 (0.25%) other processes in SLP
# SLP: 0 signals in SLP and 637 (100.00%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5425 kB (elbread=436 elab2=4854 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\dev\DIC_SRAM\Integrated_circuits\Verilog\Bitcell_NAND_Latch\Bitcell_NAND_Latch\Bitcell_NAND_Latch\src\wave.asdb
#  15:43, Tuesday, 12 November 2024
#  Simulation has been initialized
run
# KERNEL: Time			op		sel		adr		in_bus		 | out_bus		stored_value
# KERNEL: ---------------------------------------------------
# KERNEL:    0ns	1				0			000		01010101 | 00000000	xxxxxxxx
# KERNEL:   10ns	1				1			000		01010101 | 00000000	xxxxxxxx
# KERNEL:   20ns	0				1			000		01010101 | xxxxxxxx	xxxxxxxx
# KERNEL:   30ns	0				0			000		01010101 | 00000000	xxxxxxxx
# RUNTIME: Info: RUNTIME_0070 Testbench_memory_unit.v (31): $stop called.
# KERNEL: Time: 40 ps,  Iteration: 0,  Instance: /Testbench_memory_unit,  Process: @INITIAL#17_1@.
# KERNEL: Stopped at time 40 ps + 0.
endsim
# VSIM: Simulation has finished.
