<stg><name>dense_latency<ap_ufixed<8, 1, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5></name>


<trans_list>

<trans id="589" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8.0:2 %p_read_17 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8.0:3 %p_read_18 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8.0:4 %p_read_19 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8.0:5 %p_read_20 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8.0:6 %p_read_21 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8.0:7 %p_read34 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read34"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="8">
<![CDATA[
.split8.0:61 %zext_ln1171_13 = zext i8 %p_read_21

]]></Node>
<StgValue><ssdm name="zext_ln1171_13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:65 %mul_ln1171_5 = mul i14 %zext_ln1171_13, i14 16359

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:71 %mul_ln1171_6 = mul i14 %zext_ln1171_13, i14 45

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="8">
<![CDATA[
.split8.0:100 %zext_ln1171_20 = zext i8 %p_read_20

]]></Node>
<StgValue><ssdm name="zext_ln1171_20"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:101 %mul_ln1171_12 = mul i14 %zext_ln1171_20, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split8.0:102 %shl_ln1171_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_20, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:103 %zext_ln1171_21 = zext i13 %shl_ln1171_s

]]></Node>
<StgValue><ssdm name="zext_ln1171_21"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:104 %sub_ln1171_12 = sub i14 0, i14 %zext_ln1171_21

]]></Node>
<StgValue><ssdm name="sub_ln1171_12"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:127 %lshr_ln717_2 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %p_read_20, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln717_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="15" op_0_bw="8">
<![CDATA[
.split8.0:133 %zext_ln1171_25 = zext i8 %p_read_19

]]></Node>
<StgValue><ssdm name="zext_ln1171_25"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="8">
<![CDATA[
.split8.0:134 %zext_ln1171_26 = zext i8 %p_read_19

]]></Node>
<StgValue><ssdm name="zext_ln1171_26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="8">
<![CDATA[
.split8.0:135 %zext_ln1171_27 = zext i8 %p_read_19

]]></Node>
<StgValue><ssdm name="zext_ln1171_27"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:136 %mul_ln1171_17 = mul i14 %zext_ln1171_27, i14 38

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:148 %mul_ln717 = mul i13 %zext_ln1171_26, i13 25

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:159 %mul_ln1171_22 = mul i15 %zext_ln1171_25, i15 32709

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:171 %lshr_ln717_4 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %p_read_19, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln717_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="8">
<![CDATA[
.split8.0:182 %zext_ln1171_34 = zext i8 %p_read_18

]]></Node>
<StgValue><ssdm name="zext_ln1171_34"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="8">
<![CDATA[
.split8.0:183 %zext_ln1171_35 = zext i8 %p_read_18

]]></Node>
<StgValue><ssdm name="zext_ln1171_35"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="15" op_0_bw="8">
<![CDATA[
.split8.0:185 %zext_ln1171_37 = zext i8 %p_read_18

]]></Node>
<StgValue><ssdm name="zext_ln1171_37"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:188 %mul_ln717_1 = mul i13 %zext_ln1171_34, i13 26

]]></Node>
<StgValue><ssdm name="mul_ln717_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:201 %mul_ln1171_28 = mul i14 %zext_ln1171_35, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:205 %mul_ln1171_30 = mul i15 %zext_ln1171_37, i15 71

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="8">
<![CDATA[
.split8.0:227 %zext_ln1171_43 = zext i8 %p_read_17

]]></Node>
<StgValue><ssdm name="zext_ln1171_43"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="8">
<![CDATA[
.split8.0:228 %zext_ln1171_44 = zext i8 %p_read_17

]]></Node>
<StgValue><ssdm name="zext_ln1171_44"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="8">
<![CDATA[
.split8.0:229 %zext_ln1171_45 = zext i8 %p_read_17

]]></Node>
<StgValue><ssdm name="zext_ln1171_45"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split8.0:230 %shl_ln1171_18 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_17, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_18"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:231 %zext_ln1171_46 = zext i13 %shl_ln1171_18

]]></Node>
<StgValue><ssdm name="zext_ln1171_46"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:232 %sub_ln1171_25 = sub i14 0, i14 %zext_ln1171_46

]]></Node>
<StgValue><ssdm name="sub_ln1171_25"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:242 %mul_ln717_2 = mul i13 %zext_ln1171_45, i13 29

]]></Node>
<StgValue><ssdm name="mul_ln717_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:247 %mul_ln1171_32 = mul i14 %zext_ln1171_43, i14 16362

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:251 %mul_ln1171_34 = mul i15 %zext_ln1171_44, i15 32716

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:255 %mul_ln1171_36 = mul i14 %zext_ln1171_43, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:257 %mul_ln1171_37 = mul i14 %zext_ln1171_43, i14 39

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="8">
<![CDATA[
.split8.0:11 %zext_ln1171_3 = zext i8 %p_read34

]]></Node>
<StgValue><ssdm name="zext_ln1171_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:17 %mul_ln1171 = mul i14 %zext_ln1171_3, i14 52

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:42 %mul_ln1171_1 = mul i14 %zext_ln1171_3, i14 16357

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="8">
<![CDATA[
.split8.0:60 %zext_ln1171_12 = zext i8 %p_read_21

]]></Node>
<StgValue><ssdm name="zext_ln1171_12"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:65 %mul_ln1171_5 = mul i14 %zext_ln1171_13, i14 16359

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:71 %mul_ln1171_6 = mul i14 %zext_ln1171_13, i14 45

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:76 %mul_ln1171_7 = mul i15 %zext_ln1171_12, i15 32731

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:84 %mul_ln1171_8 = mul i15 %zext_ln1171_12, i15 32714

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:90 %mul_ln1171_9 = mul i15 %zext_ln1171_12, i15 32709

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
.split8.0:98 %r_V_2 = zext i8 %p_read_20

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="8">
<![CDATA[
.split8.0:99 %zext_ln1171_19 = zext i8 %p_read_20

]]></Node>
<StgValue><ssdm name="zext_ln1171_19"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:101 %mul_ln1171_12 = mul i14 %zext_ln1171_20, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="14">
<![CDATA[
.split8.0:105 %sext_ln1171_17 = sext i14 %sub_ln1171_12

]]></Node>
<StgValue><ssdm name="sext_ln1171_17"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:106 %sub_ln1171_13 = sub i15 %sext_ln1171_17, i15 %zext_ln1171_19

]]></Node>
<StgValue><ssdm name="sub_ln1171_13"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:107 %trunc_ln717_38 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_13, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_38"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:112 %mul_ln1171_13 = mul i16 %r_V_2, i16 65426

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:114 %mul_ln1171_14 = mul i16 %r_V_2, i16 65447

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:128 %mul_ln1171_15 = mul i15 %zext_ln1171_19, i15 32713

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:130 %mul_ln1171_16 = mul i15 %zext_ln1171_19, i15 32715

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="8">
<![CDATA[
.split8.0:132 %r_V_3 = zext i8 %p_read_19

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:136 %mul_ln1171_17 = mul i14 %zext_ln1171_27, i14 38

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:137 %mul_ln1171_18 = mul i16 %r_V_3, i16 65434

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:139 %mul_ln1171_19 = mul i16 %r_V_3, i16 65439

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:141 %mul_ln1171_20 = mul i16 %r_V_3, i16 65444

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:148 %mul_ln717 = mul i13 %zext_ln1171_26, i13 25

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split8.0:149 %shl_ln1171_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_19, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_11"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:150 %zext_ln1171_28 = zext i13 %shl_ln1171_11

]]></Node>
<StgValue><ssdm name="zext_ln1171_28"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:151 %sub_ln1171_16 = sub i14 0, i14 %zext_ln1171_28

]]></Node>
<StgValue><ssdm name="sub_ln1171_16"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:157 %mul_ln1171_21 = mul i16 %r_V_3, i16 65460

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:159 %mul_ln1171_22 = mul i15 %zext_ln1171_25, i15 32709

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:165 %mul_ln1171_23 = mul i16 %r_V_3, i16 65455

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split8.0:167 %tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_19, i7 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:168 %zext_ln1171_31 = zext i15 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1171_31"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:169 %sub_ln1171_31 = sub i16 %r_V_3, i16 %zext_ln1171_31

]]></Node>
<StgValue><ssdm name="sub_ln1171_31"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:170 %trunc_ln717_53 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_31, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_53"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:172 %mul_ln1171_24 = mul i16 %r_V_3, i16 65457

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="8">
<![CDATA[
.split8.0:181 %r_V_5 = zext i8 %p_read_18

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:188 %mul_ln717_1 = mul i13 %zext_ln1171_34, i13 26

]]></Node>
<StgValue><ssdm name="mul_ln717_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:195 %mul_ln1171_26 = mul i16 %r_V_5, i16 65428

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:197 %mul_ln1171_27 = mul i16 %r_V_5, i16 65445

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:201 %mul_ln1171_28 = mul i14 %zext_ln1171_35, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:203 %mul_ln1171_29 = mul i16 %r_V_5, i16 65465

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:205 %mul_ln1171_30 = mul i15 %zext_ln1171_37, i15 71

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split8.0:210 %shl_ln1171_15 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_18, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_15"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:211 %zext_ln1171_40 = zext i13 %shl_ln1171_15

]]></Node>
<StgValue><ssdm name="zext_ln1171_40"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:212 %sub_ln1171_21 = sub i14 0, i14 %zext_ln1171_40

]]></Node>
<StgValue><ssdm name="sub_ln1171_21"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:216 %mul_ln1171_31 = mul i15 %zext_ln1171_37, i15 32729

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="8">
<![CDATA[
.split8.0:226 %r_V_6 = zext i8 %p_read_17

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="14">
<![CDATA[
.split8.0:233 %sext_ln1171_22 = sext i14 %sub_ln1171_25

]]></Node>
<StgValue><ssdm name="sext_ln1171_22"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:234 %sub_ln1171_26 = sub i15 %sext_ln1171_22, i15 %zext_ln1171_44

]]></Node>
<StgValue><ssdm name="sub_ln1171_26"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:235 %trunc_ln717_67 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_26, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_67"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:242 %mul_ln717_2 = mul i13 %zext_ln1171_45, i13 29

]]></Node>
<StgValue><ssdm name="mul_ln717_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:247 %mul_ln1171_32 = mul i14 %zext_ln1171_43, i14 16362

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:249 %mul_ln1171_33 = mul i16 %r_V_6, i16 65469

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:251 %mul_ln1171_34 = mul i15 %zext_ln1171_44, i15 32716

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:253 %mul_ln1171_35 = mul i16 %r_V_6, i16 65419

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:255 %mul_ln1171_36 = mul i14 %zext_ln1171_43, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:257 %mul_ln1171_37 = mul i14 %zext_ln1171_43, i14 39

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:262 %mul_ln1171_38 = mul i16 %r_V_6, i16 65436

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="8">
<![CDATA[
.split8.0:8 %r_V_0 = zext i8 %p_read34

]]></Node>
<StgValue><ssdm name="r_V_0"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="8">
<![CDATA[
.split8.0:10 %zext_ln1171_2 = zext i8 %p_read34

]]></Node>
<StgValue><ssdm name="zext_ln1171_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:17 %mul_ln1171 = mul i14 %zext_ln1171_3, i14 52

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:42 %mul_ln1171_1 = mul i14 %zext_ln1171_3, i14 16357

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:44 %mul_ln1171_2 = mul i15 %zext_ln1171_2, i15 32733

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:52 %mul_ln1171_3 = mul i15 %zext_ln1171_2, i15 32730

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:54 %mul_ln1171_4 = mul i16 %r_V_0, i16 65462

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="8">
<![CDATA[
.split8.0:58 %r_V_1 = zext i8 %p_read_21

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="8">
<![CDATA[
.split8.0:59 %zext_ln1171_11 = zext i8 %p_read_21

]]></Node>
<StgValue><ssdm name="zext_ln1171_11"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split8.0:63 %shl_ln717_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_21, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln717_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:64 %sub_ln717_1 = sub i13 %shl_ln717_2, i13 %zext_ln1171_11

]]></Node>
<StgValue><ssdm name="sub_ln717_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:65 %mul_ln1171_5 = mul i14 %zext_ln1171_13, i14 16359

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:66 %trunc_ln717_28 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_5, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln717_28"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:71 %mul_ln1171_6 = mul i14 %zext_ln1171_13, i14 45

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:76 %mul_ln1171_7 = mul i15 %zext_ln1171_12, i15 32731

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:84 %mul_ln1171_8 = mul i15 %zext_ln1171_12, i15 32714

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:90 %mul_ln1171_9 = mul i15 %zext_ln1171_12, i15 32709

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:94 %mul_ln1171_10 = mul i16 %r_V_1, i16 65435

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:96 %mul_ln1171_11 = mul i16 %r_V_1, i16 65439

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:101 %mul_ln1171_12 = mul i14 %zext_ln1171_20, i14 59

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:112 %mul_ln1171_13 = mul i16 %r_V_2, i16 65426

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:114 %mul_ln1171_14 = mul i16 %r_V_2, i16 65447

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:128 %mul_ln1171_15 = mul i15 %zext_ln1171_19, i15 32713

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:130 %mul_ln1171_16 = mul i15 %zext_ln1171_19, i15 32715

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:136 %mul_ln1171_17 = mul i14 %zext_ln1171_27, i14 38

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:137 %mul_ln1171_18 = mul i16 %r_V_3, i16 65434

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:139 %mul_ln1171_19 = mul i16 %r_V_3, i16 65439

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:141 %mul_ln1171_20 = mul i16 %r_V_3, i16 65444

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.split8.0:143 %shl_ln717_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_19, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln717_5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:144 %zext_ln717_5 = zext i12 %shl_ln717_5

]]></Node>
<StgValue><ssdm name="zext_ln717_5"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8.0:145 %shl_ln717_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_19, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln717_6"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="10">
<![CDATA[
.split8.0:146 %zext_ln717_6 = zext i10 %shl_ln717_6

]]></Node>
<StgValue><ssdm name="zext_ln717_6"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:147 %sub_ln717_3 = sub i13 %zext_ln717_5, i13 %zext_ln717_6

]]></Node>
<StgValue><ssdm name="sub_ln717_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:148 %mul_ln717 = mul i13 %zext_ln1171_26, i13 25

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="14">
<![CDATA[
.split8.0:152 %sext_ln1171_18 = sext i14 %sub_ln1171_16

]]></Node>
<StgValue><ssdm name="sext_ln1171_18"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split8.0:153 %shl_ln1171_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_19, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_12"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="9">
<![CDATA[
.split8.0:154 %zext_ln1171_29 = zext i9 %shl_ln1171_12

]]></Node>
<StgValue><ssdm name="zext_ln1171_29"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:155 %sub_ln1171_17 = sub i15 %sext_ln1171_18, i15 %zext_ln1171_29

]]></Node>
<StgValue><ssdm name="sub_ln1171_17"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:156 %trunc_ln717_49 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_17, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_49"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:157 %mul_ln1171_21 = mul i16 %r_V_3, i16 65460

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:159 %mul_ln1171_22 = mul i15 %zext_ln1171_25, i15 32709

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:160 %trunc_ln717_51 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_22, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_51"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="10">
<![CDATA[
.split8.0:161 %zext_ln1171_30 = zext i10 %shl_ln717_6

]]></Node>
<StgValue><ssdm name="zext_ln1171_30"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:162 %add_ln1171 = add i14 %zext_ln1171_28, i14 %zext_ln1171_30

]]></Node>
<StgValue><ssdm name="add_ln1171"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:163 %lshr_ln717_3 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln717_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:165 %mul_ln1171_23 = mul i16 %r_V_3, i16 65455

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:172 %mul_ln1171_24 = mul i16 %r_V_3, i16 65457

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.split8.0:174 %shl_ln1171_13 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_19, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_13"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="15" op_0_bw="14">
<![CDATA[
.split8.0:175 %zext_ln1171_32 = zext i14 %shl_ln1171_13

]]></Node>
<StgValue><ssdm name="zext_ln1171_32"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:176 %sub_ln1171_18 = sub i15 0, i15 %zext_ln1171_32

]]></Node>
<StgValue><ssdm name="sub_ln1171_18"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:186 %mul_ln1171_25 = mul i15 %zext_ln1171_37, i15 32713

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:188 %mul_ln717_1 = mul i13 %zext_ln1171_34, i13 26

]]></Node>
<StgValue><ssdm name="mul_ln717_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:195 %mul_ln1171_26 = mul i16 %r_V_5, i16 65428

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:197 %mul_ln1171_27 = mul i16 %r_V_5, i16 65445

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:201 %mul_ln1171_28 = mul i14 %zext_ln1171_35, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:202 %trunc_ln717_61 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_28, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln717_61"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:203 %mul_ln1171_29 = mul i16 %r_V_5, i16 65465

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:205 %mul_ln1171_30 = mul i15 %zext_ln1171_37, i15 71

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="14">
<![CDATA[
.split8.0:213 %sext_ln1171_20 = sext i14 %sub_ln1171_21

]]></Node>
<StgValue><ssdm name="sext_ln1171_20"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:214 %sub_ln1171_22 = sub i15 %sext_ln1171_20, i15 %zext_ln1171_37

]]></Node>
<StgValue><ssdm name="sub_ln1171_22"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:215 %trunc_ln717_64 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_22, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_64"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:216 %mul_ln1171_31 = mul i15 %zext_ln1171_37, i15 32729

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.split8.0:218 %shl_ln1171_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_18, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_16"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="14">
<![CDATA[
.split8.0:219 %zext_ln1171_41 = zext i14 %shl_ln1171_16

]]></Node>
<StgValue><ssdm name="zext_ln1171_41"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:220 %sub_ln1171_23 = sub i15 0, i15 %zext_ln1171_41

]]></Node>
<StgValue><ssdm name="sub_ln1171_23"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.split8.0:236 %shl_ln1171_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_17, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_19"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:237 %zext_ln1171_47 = zext i11 %shl_ln1171_19

]]></Node>
<StgValue><ssdm name="zext_ln1171_47"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:238 %sub_ln1171_27 = sub i12 0, i12 %zext_ln1171_47

]]></Node>
<StgValue><ssdm name="sub_ln1171_27"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:242 %mul_ln717_2 = mul i13 %zext_ln1171_45, i13 29

]]></Node>
<StgValue><ssdm name="mul_ln717_2"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split8.0:243 %shl_ln1171_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_17, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_20"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="9">
<![CDATA[
.split8.0:244 %zext_ln1171_48 = zext i9 %shl_ln1171_20

]]></Node>
<StgValue><ssdm name="zext_ln1171_48"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:245 %sub_ln1171_29 = sub i12 %zext_ln1171_48, i12 %zext_ln1171_47

]]></Node>
<StgValue><ssdm name="sub_ln1171_29"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:246 %trunc_ln717_69 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_29, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln717_69"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:247 %mul_ln1171_32 = mul i14 %zext_ln1171_43, i14 16362

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:248 %trunc_ln717_70 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_32, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln717_70"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:249 %mul_ln1171_33 = mul i16 %r_V_6, i16 65469

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:251 %mul_ln1171_34 = mul i15 %zext_ln1171_44, i15 32716

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:252 %trunc_ln717_72 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_34, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_72"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:253 %mul_ln1171_35 = mul i16 %r_V_6, i16 65419

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:255 %mul_ln1171_36 = mul i14 %zext_ln1171_43, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:256 %trunc_ln717_74 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_36, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln717_74"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:257 %mul_ln1171_37 = mul i14 %zext_ln1171_43, i14 39

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:262 %mul_ln1171_38 = mul i16 %r_V_6, i16 65436

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:278 %trunc_ln712_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_1, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln712_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:281 %trunc_ln712_2 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_6, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln712_2"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:295 %trunc_ln712_3 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_12, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln712_3"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:307 %trunc_ln712_4 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_17, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln712_4"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:311 %trunc_ln712_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717_3, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln712_5"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:313 %trunc_ln712_6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln712_6"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:324 %trunc_ln712_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_1, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln712_7"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:332 %trunc_ln712_8 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_30, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln712_8"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:340 %trunc_ln712_9 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln717_2, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln712_9"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:348 %trunc_ln712_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_37, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln712_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="8">
<![CDATA[
.split8.0:12 %zext_ln1171 = zext i8 %p_read34

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.split8.0:13 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read34, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:14 %zext_ln717 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln717"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:15 %add_ln717 = add i13 %zext_ln717, i13 %zext_ln1171

]]></Node>
<StgValue><ssdm name="add_ln717"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:16 %lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln717, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:17 %mul_ln1171 = mul i14 %zext_ln1171_3, i14 52

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:18 %lshr_ln717_s = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="lshr_ln717_s"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.split8.0:24 %shl_ln1171_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read34, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="14">
<![CDATA[
.split8.0:25 %zext_ln1171_5 = zext i14 %shl_ln1171_1

]]></Node>
<StgValue><ssdm name="zext_ln1171_5"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:26 %sub_ln1171_1 = sub i15 0, i15 %zext_ln1171_5

]]></Node>
<StgValue><ssdm name="sub_ln1171_1"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split8.0:35 %shl_ln717_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read34, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln717_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:36 %sub_ln717 = sub i13 %shl_ln717_1, i13 %zext_ln1171

]]></Node>
<StgValue><ssdm name="sub_ln717"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:42 %mul_ln1171_1 = mul i14 %zext_ln1171_3, i14 16357

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:43 %trunc_ln717_21 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_1, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln717_21"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:44 %mul_ln1171_2 = mul i15 %zext_ln1171_2, i15 32733

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:52 %mul_ln1171_3 = mul i15 %zext_ln1171_2, i15 32730

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:54 %mul_ln1171_4 = mul i16 %r_V_0, i16 65462

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="8">
<![CDATA[
.split8.0:62 %zext_ln717_1 = zext i8 %p_read_21

]]></Node>
<StgValue><ssdm name="zext_ln717_1"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split8.0:67 %shl_ln1171_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_21, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_6"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:68 %zext_ln1171_14 = zext i15 %shl_ln1171_6

]]></Node>
<StgValue><ssdm name="zext_ln1171_14"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:69 %sub_ln1171_8 = sub i16 0, i16 %zext_ln1171_14

]]></Node>
<StgValue><ssdm name="sub_ln1171_8"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:70 %trunc_ln717_29 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_8, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_29"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8.0:72 %shl_ln717_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_21, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln717_3"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="10">
<![CDATA[
.split8.0:73 %zext_ln717_2 = zext i10 %shl_ln717_3

]]></Node>
<StgValue><ssdm name="zext_ln717_2"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8.0:74 %add_ln717_1 = add i11 %zext_ln717_2, i11 %zext_ln717_1

]]></Node>
<StgValue><ssdm name="add_ln717_1"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:75 %lshr_ln717_1 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln717_1, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln717_1"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:76 %mul_ln1171_7 = mul i15 %zext_ln1171_12, i15 32731

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:77 %trunc_ln717_30 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_7, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_30"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.split8.0:78 %shl_ln1171_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_21, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_7"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="14">
<![CDATA[
.split8.0:79 %zext_ln1171_15 = zext i14 %shl_ln1171_7

]]></Node>
<StgValue><ssdm name="zext_ln1171_15"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.split8.0:80 %shl_ln1171_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_21, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_8"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="12">
<![CDATA[
.split8.0:81 %zext_ln1171_16 = zext i12 %shl_ln1171_8

]]></Node>
<StgValue><ssdm name="zext_ln1171_16"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:82 %sub_ln1171_9 = sub i15 %zext_ln1171_16, i15 %zext_ln1171_15

]]></Node>
<StgValue><ssdm name="sub_ln1171_9"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:83 %trunc_ln717_31 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_9, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_31"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:84 %mul_ln1171_8 = mul i15 %zext_ln1171_12, i15 32714

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:85 %trunc_ln717_32 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_8, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_32"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="13">
<![CDATA[
.split8.0:86 %zext_ln1171_17 = zext i13 %shl_ln717_2

]]></Node>
<StgValue><ssdm name="zext_ln1171_17"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:87 %zext_ln1171_18 = zext i13 %shl_ln717_2

]]></Node>
<StgValue><ssdm name="zext_ln1171_18"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:88 %sub_ln1171_10 = sub i16 %zext_ln1171_17, i16 %zext_ln1171_14

]]></Node>
<StgValue><ssdm name="sub_ln1171_10"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:89 %trunc_ln717_33 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_10, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_33"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:90 %mul_ln1171_9 = mul i15 %zext_ln1171_12, i15 32709

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:91 %trunc_ln717_34 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_9, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_34"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:92 %sub_ln1171_11 = sub i14 0, i14 %zext_ln1171_18

]]></Node>
<StgValue><ssdm name="sub_ln1171_11"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:93 %trunc_ln717_35 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_11, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln717_35"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:94 %mul_ln1171_10 = mul i16 %r_V_1, i16 65435

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:96 %mul_ln1171_11 = mul i16 %r_V_1, i16 65439

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split8.0:108 %shl_ln1171_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_20, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_2"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:109 %zext_ln1171_22 = zext i15 %shl_ln1171_2

]]></Node>
<StgValue><ssdm name="zext_ln1171_22"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:110 %sub_ln1171_14 = sub i16 0, i16 %zext_ln1171_22

]]></Node>
<StgValue><ssdm name="sub_ln1171_14"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:111 %trunc_ln717_39 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_14, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_39"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:112 %mul_ln1171_13 = mul i16 %r_V_2, i16 65426

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:113 %trunc_ln717_40 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_13, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_40"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:114 %mul_ln1171_14 = mul i16 %r_V_2, i16 65447

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:115 %trunc_ln717_41 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_14, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_41"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="8">
<![CDATA[
.split8.0:116 %zext_ln717_3 = zext i8 %p_read_20

]]></Node>
<StgValue><ssdm name="zext_ln717_3"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.split8.0:117 %shl_ln717_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_20, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln717_4"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:118 %zext_ln717_4 = zext i11 %shl_ln717_4

]]></Node>
<StgValue><ssdm name="zext_ln717_4"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:119 %sub_ln717_2 = sub i12 %zext_ln717_4, i12 %zext_ln717_3

]]></Node>
<StgValue><ssdm name="sub_ln717_2"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:120 %trunc_ln717_42 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_2, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln717_42"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.split8.0:121 %shl_ln1171_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %p_read_20, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_9"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="15" op_0_bw="14">
<![CDATA[
.split8.0:122 %zext_ln1171_23 = zext i14 %shl_ln1171_9

]]></Node>
<StgValue><ssdm name="zext_ln1171_23"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split8.0:123 %shl_ln1171_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_20, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_10"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="9">
<![CDATA[
.split8.0:124 %zext_ln1171_24 = zext i9 %shl_ln1171_10

]]></Node>
<StgValue><ssdm name="zext_ln1171_24"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:125 %sub_ln1171_15 = sub i15 %zext_ln1171_24, i15 %zext_ln1171_23

]]></Node>
<StgValue><ssdm name="sub_ln1171_15"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:126 %trunc_ln717_43 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_15, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_43"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:128 %mul_ln1171_15 = mul i15 %zext_ln1171_19, i15 32713

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:129 %trunc_ln717_44 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_15, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_44"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:130 %mul_ln1171_16 = mul i15 %zext_ln1171_19, i15 32715

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:131 %trunc_ln717_45 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_16, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_45"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:137 %mul_ln1171_18 = mul i16 %r_V_3, i16 65434

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:138 %trunc_ln717_46 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_18, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_46"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:139 %mul_ln1171_19 = mul i16 %r_V_3, i16 65439

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:140 %trunc_ln717_47 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_19, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_47"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:141 %mul_ln1171_20 = mul i16 %r_V_3, i16 65444

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:142 %trunc_ln717_48 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_20, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_48"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:157 %mul_ln1171_21 = mul i16 %r_V_3, i16 65460

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:158 %trunc_ln717_50 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_21, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_50"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:165 %mul_ln1171_23 = mul i16 %r_V_3, i16 65455

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:166 %trunc_ln717_52 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_23, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_52"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:172 %mul_ln1171_24 = mul i16 %r_V_3, i16 65457

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:173 %trunc_ln717_54 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_24, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_54"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:177 %sext_ln1171_19 = sext i15 %sub_ln1171_18

]]></Node>
<StgValue><ssdm name="sext_ln1171_19"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="12">
<![CDATA[
.split8.0:178 %zext_ln1171_33 = zext i12 %shl_ln717_5

]]></Node>
<StgValue><ssdm name="zext_ln1171_33"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:179 %sub_ln1171_19 = sub i16 %sext_ln1171_19, i16 %zext_ln1171_33

]]></Node>
<StgValue><ssdm name="sub_ln1171_19"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:180 %trunc_ln717_55 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_19, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_55"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="8">
<![CDATA[
.split8.0:184 %zext_ln1171_36 = zext i8 %p_read_18

]]></Node>
<StgValue><ssdm name="zext_ln1171_36"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:186 %mul_ln1171_25 = mul i15 %zext_ln1171_37, i15 32713

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.split8.0:189 %shl_ln717_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_18, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln717_7"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:190 %zext_ln717_8 = zext i11 %shl_ln717_7

]]></Node>
<StgValue><ssdm name="zext_ln717_8"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split8.0:191 %shl_ln717_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_18, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln717_8"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="9">
<![CDATA[
.split8.0:192 %zext_ln717_9 = zext i9 %shl_ln717_8

]]></Node>
<StgValue><ssdm name="zext_ln717_9"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:193 %sub_ln717_4 = sub i12 %zext_ln717_8, i12 %zext_ln717_9

]]></Node>
<StgValue><ssdm name="sub_ln717_4"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:194 %trunc_ln717_57 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln717_4, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln717_57"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:195 %mul_ln1171_26 = mul i16 %r_V_5, i16 65428

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:196 %trunc_ln717_58 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_26, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_58"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:197 %mul_ln1171_27 = mul i16 %r_V_5, i16 65445

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:198 %trunc_ln717_59 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_27, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_59"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:199 %sub_ln1171_32 = sub i12 %zext_ln1171_36, i12 %zext_ln717_8

]]></Node>
<StgValue><ssdm name="sub_ln1171_32"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:200 %trunc_ln717_60 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_32, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln717_60"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:203 %mul_ln1171_29 = mul i16 %r_V_5, i16 65465

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:204 %trunc_ln717_62 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_29, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_62"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split8.0:206 %shl_ln1171_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_18, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_14"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:207 %zext_ln1171_39 = zext i15 %shl_ln1171_14

]]></Node>
<StgValue><ssdm name="zext_ln1171_39"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:208 %sub_ln1171_20 = sub i16 0, i16 %zext_ln1171_39

]]></Node>
<StgValue><ssdm name="sub_ln1171_20"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:209 %trunc_ln717_63 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_20, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_63"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:216 %mul_ln1171_31 = mul i15 %zext_ln1171_37, i15 32729

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:217 %trunc_ln717_65 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_31, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_65"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:221 %sext_ln1171_21 = sext i15 %sub_ln1171_23

]]></Node>
<StgValue><ssdm name="sext_ln1171_21"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8.0:222 %shl_ln1171_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_17"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="10">
<![CDATA[
.split8.0:223 %zext_ln1171_42 = zext i10 %shl_ln1171_17

]]></Node>
<StgValue><ssdm name="zext_ln1171_42"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:224 %sub_ln1171_24 = sub i16 %sext_ln1171_21, i16 %zext_ln1171_42

]]></Node>
<StgValue><ssdm name="sub_ln1171_24"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:225 %trunc_ln717_66 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_24, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_66"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:239 %sext_ln1171_23 = sext i12 %sub_ln1171_27

]]></Node>
<StgValue><ssdm name="sext_ln1171_23"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:240 %sub_ln1171_28 = sub i13 %sext_ln1171_23, i13 %zext_ln1171_45

]]></Node>
<StgValue><ssdm name="sub_ln1171_28"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:241 %trunc_ln717_68 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_28, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln717_68"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:249 %mul_ln1171_33 = mul i16 %r_V_6, i16 65469

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:250 %trunc_ln717_71 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_33, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_71"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:253 %mul_ln1171_35 = mul i16 %r_V_6, i16 65419

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:254 %trunc_ln717_73 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_35, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_73"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split8.0:258 %shl_ln1171_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_17, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_21"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:259 %zext_ln1171_49 = zext i15 %shl_ln1171_21

]]></Node>
<StgValue><ssdm name="zext_ln1171_49"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:260 %sub_ln1171_30 = sub i16 0, i16 %zext_ln1171_49

]]></Node>
<StgValue><ssdm name="sub_ln1171_30"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:261 %trunc_ln717_75 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_30, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_75"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:262 %mul_ln1171_38 = mul i16 %r_V_6, i16 65436

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:263 %trunc_ln717_76 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_38, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_76"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:268 %trunc_ln3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln717, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="10">
<![CDATA[
.split8.0:279 %zext_ln712_2 = zext i10 %trunc_ln712_1

]]></Node>
<StgValue><ssdm name="zext_ln712_2"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:282 %zext_ln712_3 = zext i11 %trunc_ln712_2

]]></Node>
<StgValue><ssdm name="zext_ln712_3"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:296 %zext_ln712_5 = zext i11 %trunc_ln712_3

]]></Node>
<StgValue><ssdm name="zext_ln712_5"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="6">
<![CDATA[
.split8.0:305 %zext_ln712_7 = zext i6 %lshr_ln717_2

]]></Node>
<StgValue><ssdm name="zext_ln712_7"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="10">
<![CDATA[
.split8.0:312 %zext_ln712_8 = zext i10 %trunc_ln712_5

]]></Node>
<StgValue><ssdm name="zext_ln712_8"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="10">
<![CDATA[
.split8.0:314 %zext_ln712_9 = zext i10 %trunc_ln712_6

]]></Node>
<StgValue><ssdm name="zext_ln712_9"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:315 %sext_ln712_42 = sext i12 %trunc_ln717_49

]]></Node>
<StgValue><ssdm name="sext_ln712_42"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:317 %sext_ln712_45 = sext i12 %trunc_ln717_51

]]></Node>
<StgValue><ssdm name="sext_ln712_45"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="10">
<![CDATA[
.split8.0:325 %zext_ln712_11 = zext i10 %trunc_ln712_7

]]></Node>
<StgValue><ssdm name="zext_ln712_11"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="13" op_0_bw="11">
<![CDATA[
.split8.0:331 %sext_ln712_49 = sext i11 %trunc_ln717_61

]]></Node>
<StgValue><ssdm name="sext_ln712_49"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="10">
<![CDATA[
.split8.0:341 %zext_ln712_13 = zext i10 %trunc_ln712_9

]]></Node>
<StgValue><ssdm name="zext_ln712_13"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:345 %sext_ln712_59 = sext i12 %trunc_ln717_72

]]></Node>
<StgValue><ssdm name="sext_ln712_59"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="11">
<![CDATA[
.split8.0:347 %sext_ln712_60 = sext i11 %trunc_ln717_74

]]></Node>
<StgValue><ssdm name="sext_ln712_60"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="8">
<![CDATA[
.split8.0:350 %zext_ln712_14 = zext i8 %p_read_17

]]></Node>
<StgValue><ssdm name="zext_ln712_14"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:355 %add_ln740_17 = add i12 %zext_ln712_2, i12 %zext_ln712_5

]]></Node>
<StgValue><ssdm name="add_ln740_17"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8.0:357 %add_ln740_18 = add i11 %trunc_ln712_4, i11 1520

]]></Node>
<StgValue><ssdm name="add_ln740_18"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8.0:366 %add_ln740_23 = add i11 %zext_ln712_11, i11 1896

]]></Node>
<StgValue><ssdm name="add_ln740_23"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8.0:375 %add_ln740_28 = add i11 %zext_ln712_13, i11 1936

]]></Node>
<StgValue><ssdm name="add_ln740_28"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:383 %add_ln740_33 = add i12 %zext_ln712_3, i12 3984

]]></Node>
<StgValue><ssdm name="add_ln740_33"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8.0:391 %add_ln740_38 = add i11 %zext_ln712_8, i11 1640

]]></Node>
<StgValue><ssdm name="add_ln740_38"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8.0:401 %add_ln740_43 = add i11 %zext_ln712_9, i11 1488

]]></Node>
<StgValue><ssdm name="add_ln740_43"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:410 %add_ln740_47 = add i13 %sext_ln712_42, i13 %sext_ln712_49

]]></Node>
<StgValue><ssdm name="add_ln740_47"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:412 %add_ln740_48 = add i13 %sext_ln712_59, i13 7432

]]></Node>
<StgValue><ssdm name="add_ln740_48"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8.0:420 %add_ln740_53 = add i11 %zext_ln712_7, i11 1064

]]></Node>
<StgValue><ssdm name="add_ln740_53"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:426 %add_ln740_56 = add i13 %sext_ln712_45, i13 %sext_ln712_60

]]></Node>
<StgValue><ssdm name="add_ln740_56"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:428 %add_ln740_57 = add i12 %trunc_ln712_8, i12 3752

]]></Node>
<StgValue><ssdm name="add_ln740_57"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8.0:436 %add_ln740_62 = add i11 %trunc_ln712_s, i11 192

]]></Node>
<StgValue><ssdm name="add_ln740_62"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8.0:459 %add_ln740_75 = add i10 %zext_ln712_14, i10 640

]]></Node>
<StgValue><ssdm name="add_ln740_75"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="8">
<![CDATA[
.split8.0:9 %zext_ln1171_1 = zext i8 %p_read34

]]></Node>
<StgValue><ssdm name="zext_ln1171_1"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="11">
<![CDATA[
.split8.0:19 %zext_ln1171_38 = zext i11 %lshr_ln717_s

]]></Node>
<StgValue><ssdm name="zext_ln1171_38"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.split8.0:20 %shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read34, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:21 %zext_ln1171_4 = zext i15 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1171_4"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:22 %sub_ln1171 = sub i16 0, i16 %zext_ln1171_4

]]></Node>
<StgValue><ssdm name="sub_ln1171"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:23 %trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="15">
<![CDATA[
.split8.0:27 %sext_ln1171 = sext i15 %sub_ln1171_1

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="12">
<![CDATA[
.split8.0:28 %zext_ln1171_6 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1171_6"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:29 %sub_ln1171_2 = sub i16 %sext_ln1171, i16 %zext_ln1171_6

]]></Node>
<StgValue><ssdm name="sub_ln1171_2"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:30 %trunc_ln717_s = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_2, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.split8.0:31 %shl_ln1171_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read34, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_3"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="11">
<![CDATA[
.split8.0:32 %zext_ln1171_7 = zext i11 %shl_ln1171_3

]]></Node>
<StgValue><ssdm name="zext_ln1171_7"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:33 %sub_ln1171_3 = sub i16 %sext_ln1171, i16 %zext_ln1171_7

]]></Node>
<StgValue><ssdm name="sub_ln1171_3"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:34 %trunc_ln717_19 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_3, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_19"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split8.0:37 %shl_ln1171_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read34, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_4"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="9">
<![CDATA[
.split8.0:38 %zext_ln1171_8 = zext i9 %shl_ln1171_4

]]></Node>
<StgValue><ssdm name="zext_ln1171_8"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="9">
<![CDATA[
.split8.0:39 %zext_ln1171_9 = zext i9 %shl_ln1171_4

]]></Node>
<StgValue><ssdm name="zext_ln1171_9"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:40 %sub_ln1171_4 = sub i13 %zext_ln1171_9, i13 %zext_ln717

]]></Node>
<StgValue><ssdm name="sub_ln1171_4"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:41 %trunc_ln717_20 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_4, i32 3, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln717_20"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:44 %mul_ln1171_2 = mul i15 %zext_ln1171_2, i15 32733

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:45 %trunc_ln717_22 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_2, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_22"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8.0:46 %shl_ln1171_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read34, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_5"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="10">
<![CDATA[
.split8.0:47 %zext_ln1171_10 = zext i10 %shl_ln1171_5

]]></Node>
<StgValue><ssdm name="zext_ln1171_10"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:48 %sub_ln1171_5 = sub i16 %sext_ln1171, i16 %zext_ln1171_10

]]></Node>
<StgValue><ssdm name="sub_ln1171_5"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:49 %trunc_ln717_23 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_5, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_23"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8.0:50 %sub_ln1171_6 = sub i10 0, i10 %zext_ln1171_8

]]></Node>
<StgValue><ssdm name="sub_ln1171_6"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:51 %trunc_ln717_24 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_6, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln717_24"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:52 %mul_ln1171_3 = mul i15 %zext_ln1171_2, i15 32730

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:53 %trunc_ln717_25 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_3, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_25"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:54 %mul_ln1171_4 = mul i16 %r_V_0, i16 65462

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:55 %trunc_ln717_26 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_4, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_26"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8.0:56 %sub_ln1171_7 = sub i9 0, i9 %zext_ln1171_1

]]></Node>
<StgValue><ssdm name="sub_ln1171_7"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:57 %trunc_ln717_27 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %sub_ln1171_7, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln717_27"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:94 %mul_ln1171_10 = mul i16 %r_V_1, i16 65435

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:95 %trunc_ln717_36 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_10, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_36"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8.0:96 %mul_ln1171_11 = mul i16 %r_V_1, i16 65439

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:97 %trunc_ln717_37 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_11, i32 3, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln717_37"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="11">
<![CDATA[
.split8.0:164 %zext_ln717_7 = zext i11 %lshr_ln717_3

]]></Node>
<StgValue><ssdm name="zext_ln717_7"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split8.0:186 %mul_ln1171_25 = mul i15 %zext_ln1171_37, i15 32713

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8.0:187 %trunc_ln717_56 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_25, i32 3, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln717_56"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="10">
<![CDATA[
.split8.0:264 %zext_ln712 = zext i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="10">
<![CDATA[
.split8.0:269 %zext_ln712_1 = zext i10 %trunc_ln3

]]></Node>
<StgValue><ssdm name="zext_ln712_1"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="6">
<![CDATA[
.split8.0:277 %sext_ln712_10 = sext i6 %trunc_ln717_27

]]></Node>
<StgValue><ssdm name="sext_ln712_10"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="8">
<![CDATA[
.split8.0:283 %zext_ln712_4 = zext i8 %lshr_ln717_1

]]></Node>
<StgValue><ssdm name="zext_ln712_4"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:285 %sext_ln712_13 = sext i12 %trunc_ln717_31

]]></Node>
<StgValue><ssdm name="sext_ln712_13"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:286 %sext_ln712_14 = sext i12 %trunc_ln717_32

]]></Node>
<StgValue><ssdm name="sext_ln712_14"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:287 %sext_ln712_15 = sext i13 %trunc_ln717_29

]]></Node>
<StgValue><ssdm name="sext_ln712_15"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:288 %sext_ln712_16 = sext i13 %trunc_ln717_33

]]></Node>
<StgValue><ssdm name="sext_ln712_16"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:289 %sext_ln712_17 = sext i12 %trunc_ln717_34

]]></Node>
<StgValue><ssdm name="sext_ln712_17"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="11">
<![CDATA[
.split8.0:290 %sext_ln712_18 = sext i11 %trunc_ln717_35

]]></Node>
<StgValue><ssdm name="sext_ln712_18"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:292 %add_ln712 = add i12 %sext_ln712_10, i12 3072

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:297 %sext_ln712_21 = sext i12 %trunc_ln717_38

]]></Node>
<StgValue><ssdm name="sext_ln712_21"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:298 %sext_ln712_22 = sext i13 %trunc_ln717_40

]]></Node>
<StgValue><ssdm name="sext_ln712_22"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:299 %sext_ln712_23 = sext i13 %trunc_ln717_41

]]></Node>
<StgValue><ssdm name="sext_ln712_23"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="9">
<![CDATA[
.split8.0:300 %sext_ln712_27 = sext i9 %trunc_ln717_42

]]></Node>
<StgValue><ssdm name="sext_ln712_27"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="10">
<![CDATA[
.split8.0:301 %zext_ln712_6 = zext i10 %sext_ln712_27

]]></Node>
<StgValue><ssdm name="zext_ln712_6"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:302 %sext_ln712_31 = sext i12 %trunc_ln717_43

]]></Node>
<StgValue><ssdm name="sext_ln712_31"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:303 %sext_ln712_25 = sext i13 %trunc_ln717_39

]]></Node>
<StgValue><ssdm name="sext_ln712_25"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:304 %sext_ln712_26 = sext i12 %trunc_ln717_44

]]></Node>
<StgValue><ssdm name="sext_ln712_26"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:306 %sext_ln712_33 = sext i12 %trunc_ln717_45

]]></Node>
<StgValue><ssdm name="sext_ln712_33"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:308 %sext_ln712_28 = sext i13 %trunc_ln717_46

]]></Node>
<StgValue><ssdm name="sext_ln712_28"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:309 %sext_ln712_29 = sext i13 %trunc_ln717_47

]]></Node>
<StgValue><ssdm name="sext_ln712_29"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:310 %sext_ln712_30 = sext i13 %trunc_ln717_48

]]></Node>
<StgValue><ssdm name="sext_ln712_30"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:316 %sext_ln712_32 = sext i13 %trunc_ln717_50

]]></Node>
<StgValue><ssdm name="sext_ln712_32"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:318 %sext_ln712_34 = sext i13 %trunc_ln717_52

]]></Node>
<StgValue><ssdm name="sext_ln712_34"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:319 %sext_ln712_35 = sext i13 %trunc_ln717_53

]]></Node>
<StgValue><ssdm name="sext_ln712_35"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="5">
<![CDATA[
.split8.0:320 %zext_ln712_10 = zext i5 %lshr_ln717_4

]]></Node>
<StgValue><ssdm name="zext_ln712_10"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:321 %sext_ln712_36 = sext i13 %trunc_ln717_54

]]></Node>
<StgValue><ssdm name="sext_ln712_36"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:322 %sext_ln712_37 = sext i13 %trunc_ln717_55

]]></Node>
<StgValue><ssdm name="sext_ln712_37"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="9">
<![CDATA[
.split8.0:326 %sext_ln712_48 = sext i9 %trunc_ln717_57

]]></Node>
<StgValue><ssdm name="sext_ln712_48"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="10">
<![CDATA[
.split8.0:327 %zext_ln712_12 = zext i10 %sext_ln712_48

]]></Node>
<StgValue><ssdm name="zext_ln712_12"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:328 %sext_ln712_39 = sext i13 %trunc_ln717_58

]]></Node>
<StgValue><ssdm name="sext_ln712_39"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:329 %sext_ln712_40 = sext i13 %trunc_ln717_59

]]></Node>
<StgValue><ssdm name="sext_ln712_40"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="9">
<![CDATA[
.split8.0:330 %sext_ln712_41 = sext i9 %trunc_ln717_60

]]></Node>
<StgValue><ssdm name="sext_ln712_41"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:333 %sext_ln712_43 = sext i13 %trunc_ln717_63

]]></Node>
<StgValue><ssdm name="sext_ln712_43"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:334 %sext_ln712_44 = sext i12 %trunc_ln717_64

]]></Node>
<StgValue><ssdm name="sext_ln712_44"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:335 %sext_ln712_51 = sext i12 %trunc_ln717_65

]]></Node>
<StgValue><ssdm name="sext_ln712_51"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:336 %sext_ln712_46 = sext i13 %trunc_ln717_66

]]></Node>
<StgValue><ssdm name="sext_ln712_46"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:337 %sext_ln712_47 = sext i13 %trunc_ln717_62

]]></Node>
<StgValue><ssdm name="sext_ln712_47"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:338 %sext_ln712_53 = sext i12 %trunc_ln717_67

]]></Node>
<StgValue><ssdm name="sext_ln712_53"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="13" op_0_bw="10">
<![CDATA[
.split8.0:339 %sext_ln712_55 = sext i10 %trunc_ln717_68

]]></Node>
<StgValue><ssdm name="sext_ln712_55"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="9">
<![CDATA[
.split8.0:342 %sext_ln712_50 = sext i9 %trunc_ln717_69

]]></Node>
<StgValue><ssdm name="sext_ln712_50"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:343 %sext_ln712_58 = sext i11 %trunc_ln717_70

]]></Node>
<StgValue><ssdm name="sext_ln712_58"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:344 %sext_ln712_52 = sext i13 %trunc_ln717_71

]]></Node>
<StgValue><ssdm name="sext_ln712_52"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:346 %sext_ln712_54 = sext i13 %trunc_ln717_73

]]></Node>
<StgValue><ssdm name="sext_ln712_54"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:349 %sext_ln712_56 = sext i13 %trunc_ln717_76

]]></Node>
<StgValue><ssdm name="sext_ln712_56"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:351 %sext_ln712_57 = sext i13 %trunc_ln717_75

]]></Node>
<StgValue><ssdm name="sext_ln712_57"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:352 %add_ln740_15 = add i13 %sext_ln712_53, i13 %zext_ln712

]]></Node>
<StgValue><ssdm name="add_ln740_15"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="13" op_0_bw="12">
<![CDATA[
.split8.0:356 %zext_ln740 = zext i12 %add_ln740_17

]]></Node>
<StgValue><ssdm name="zext_ln740"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="13" op_0_bw="11">
<![CDATA[
.split8.0:358 %sext_ln740 = sext i11 %add_ln740_18

]]></Node>
<StgValue><ssdm name="sext_ln740"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:359 %add_ln740_19 = add i13 %sext_ln740, i13 %zext_ln740

]]></Node>
<StgValue><ssdm name="add_ln740_19"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:363 %add_ln740_20 = add i14 %sext_ln712_21, i14 %sext_ln712_28

]]></Node>
<StgValue><ssdm name="add_ln740_20"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:365 %add_ln740_22 = add i13 %sext_ln712_55, i13 %zext_ln1171_38

]]></Node>
<StgValue><ssdm name="add_ln740_22"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="11">
<![CDATA[
.split8.0:367 %sext_ln740_5 = sext i11 %add_ln740_23

]]></Node>
<StgValue><ssdm name="sext_ln740_5"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:368 %add_ln740_24 = add i13 %sext_ln740_5, i13 %add_ln740_22

]]></Node>
<StgValue><ssdm name="add_ln740_24"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:372 %add_ln740_25 = add i14 %sext_ln712_15, i14 %sext_ln712_25

]]></Node>
<StgValue><ssdm name="add_ln740_25"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:374 %add_ln740_27 = add i14 %sext_ln712_29, i14 %zext_ln712_12

]]></Node>
<StgValue><ssdm name="add_ln740_27"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="14" op_0_bw="11">
<![CDATA[
.split8.0:376 %sext_ln740_3 = sext i11 %add_ln740_28

]]></Node>
<StgValue><ssdm name="sext_ln740_3"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:377 %add_ln740_29 = add i14 %sext_ln740_3, i14 %add_ln740_27

]]></Node>
<StgValue><ssdm name="add_ln740_29"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:380 %add_ln740_30 = add i14 %sext_ln712_22, i14 %sext_ln712_30

]]></Node>
<StgValue><ssdm name="add_ln740_30"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:382 %add_ln740_32 = add i14 %sext_ln712_39, i14 %sext_ln712_50

]]></Node>
<StgValue><ssdm name="add_ln740_32"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:384 %sext_ln740_4 = sext i12 %add_ln740_33

]]></Node>
<StgValue><ssdm name="sext_ln740_4"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:385 %add_ln740_34 = add i14 %sext_ln740_4, i14 %add_ln740_32

]]></Node>
<StgValue><ssdm name="add_ln740_34"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:388 %add_ln740_35 = add i14 %sext_ln712_23, i14 %sext_ln712_40

]]></Node>
<StgValue><ssdm name="add_ln740_35"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:390 %add_ln740_37 = add i12 %sext_ln712_58, i12 %zext_ln712_4

]]></Node>
<StgValue><ssdm name="add_ln740_37"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="11">
<![CDATA[
.split8.0:392 %sext_ln740_12 = sext i11 %add_ln740_38

]]></Node>
<StgValue><ssdm name="sext_ln740_12"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8.0:393 %add_ln740_39 = add i12 %sext_ln740_12, i12 %add_ln740_37

]]></Node>
<StgValue><ssdm name="add_ln740_39"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:397 %add_ln740_40 = add i14 %sext_ln712_41, i14 %sext_ln712_52

]]></Node>
<StgValue><ssdm name="add_ln740_40"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8.0:399 %add_ln740_42 = add i11 %zext_ln712_1, i11 %zext_ln712_6

]]></Node>
<StgValue><ssdm name="add_ln740_42"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="13" op_0_bw="11">
<![CDATA[
.split8.0:400 %zext_ln740_1 = zext i11 %add_ln740_42

]]></Node>
<StgValue><ssdm name="zext_ln740_1"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="11">
<![CDATA[
.split8.0:402 %sext_ln740_6 = sext i11 %add_ln740_43

]]></Node>
<StgValue><ssdm name="sext_ln740_6"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:403 %add_ln740_44 = add i13 %sext_ln740_6, i13 %zext_ln740_1

]]></Node>
<StgValue><ssdm name="add_ln740_44"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:407 %add_ln740_45 = add i13 %sext_ln712_13, i13 %sext_ln712_31

]]></Node>
<StgValue><ssdm name="add_ln740_45"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:411 %sext_ln740_15 = sext i13 %add_ln740_47

]]></Node>
<StgValue><ssdm name="sext_ln740_15"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:413 %sext_ln740_16 = sext i13 %add_ln740_48

]]></Node>
<StgValue><ssdm name="sext_ln740_16"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:414 %add_ln740_49 = add i14 %sext_ln740_16, i14 %sext_ln740_15

]]></Node>
<StgValue><ssdm name="add_ln740_49"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:417 %add_ln740_50 = add i14 %sext_ln712_14, i14 %sext_ln712_32

]]></Node>
<StgValue><ssdm name="add_ln740_50"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:419 %add_ln740_52 = add i14 %sext_ln712_47, i14 %sext_ln712_54

]]></Node>
<StgValue><ssdm name="add_ln740_52"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="11">
<![CDATA[
.split8.0:421 %sext_ln740_8 = sext i11 %add_ln740_53

]]></Node>
<StgValue><ssdm name="sext_ln740_8"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:422 %add_ln740_54 = add i14 %sext_ln740_8, i14 %add_ln740_52

]]></Node>
<StgValue><ssdm name="add_ln740_54"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:427 %sext_ln740_17 = sext i13 %add_ln740_56

]]></Node>
<StgValue><ssdm name="sext_ln740_17"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:429 %sext_ln740_9 = sext i12 %add_ln740_57

]]></Node>
<StgValue><ssdm name="sext_ln740_9"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:430 %add_ln740_58 = add i14 %sext_ln740_9, i14 %sext_ln740_17

]]></Node>
<StgValue><ssdm name="add_ln740_58"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:433 %add_ln740_59 = add i14 %sext_ln712_15, i14 %sext_ln712_26

]]></Node>
<StgValue><ssdm name="add_ln740_59"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:435 %add_ln740_61 = add i14 %sext_ln712_43, i14 %zext_ln717_7

]]></Node>
<StgValue><ssdm name="add_ln740_61"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="14" op_0_bw="11">
<![CDATA[
.split8.0:437 %zext_ln740_2 = zext i11 %add_ln740_62

]]></Node>
<StgValue><ssdm name="zext_ln740_2"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:438 %add_ln740_63 = add i14 %zext_ln740_2, i14 %add_ln740_61

]]></Node>
<StgValue><ssdm name="add_ln740_63"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:441 %add_ln740_64 = add i14 %sext_ln712_16, i14 %sext_ln712_34

]]></Node>
<StgValue><ssdm name="add_ln740_64"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:443 %add_ln740_66 = add i14 %sext_ln712_57, i14 15360

]]></Node>
<StgValue><ssdm name="add_ln740_66"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:444 %add_ln740_67 = add i14 %add_ln740_66, i14 %sext_ln712_47

]]></Node>
<StgValue><ssdm name="add_ln740_67"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:447 %add_ln740_68 = add i14 %sext_ln712_17, i14 %sext_ln712_35

]]></Node>
<StgValue><ssdm name="add_ln740_68"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:449 %add_ln740_70 = add i14 %sext_ln712_44, i14 %sext_ln712_56

]]></Node>
<StgValue><ssdm name="add_ln740_70"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
.split8.0:450 %or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 17, i6 %lshr_ln717_2

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="14" op_0_bw="11">
<![CDATA[
.split8.0:451 %sext_ln740_10 = sext i11 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln740_10"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:452 %add_ln740_71 = add i14 %sext_ln740_10, i14 %add_ln740_70

]]></Node>
<StgValue><ssdm name="add_ln740_71"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:455 %add_ln740_72 = add i13 %sext_ln712_18, i13 %sext_ln712_33

]]></Node>
<StgValue><ssdm name="add_ln740_72"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:458 %add_ln740_74 = add i13 %sext_ln712_51, i13 %zext_ln712_10

]]></Node>
<StgValue><ssdm name="add_ln740_74"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="13" op_0_bw="10">
<![CDATA[
.split8.0:460 %sext_ln740_19 = sext i10 %add_ln740_75

]]></Node>
<StgValue><ssdm name="sext_ln740_19"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split8.0:461 %add_ln740_76 = add i13 %sext_ln740_19, i13 %add_ln740_74

]]></Node>
<StgValue><ssdm name="add_ln740_76"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:466 %add_ln740_78 = add i14 %sext_ln712_46, i14 %sext_ln712_57

]]></Node>
<StgValue><ssdm name="add_ln740_78"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:467 %add_ln740_79 = add i14 %add_ln740_78, i14 %sext_ln712_36

]]></Node>
<StgValue><ssdm name="add_ln740_79"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:471 %add_ln740_81 = add i14 %sext_ln712_47, i14 %sext_ln712_57

]]></Node>
<StgValue><ssdm name="add_ln740_81"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:472 %add_ln740_82 = add i14 %add_ln740_81, i14 %sext_ln712_37

]]></Node>
<StgValue><ssdm name="add_ln740_82"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split8.0:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split8.0:1 %specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 92, void @empty_2, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln31"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:265 %sext_ln712 = sext i13 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:266 %sext_ln712_1 = sext i13 %trunc_ln717_s

]]></Node>
<StgValue><ssdm name="sext_ln712_1"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:267 %sext_ln712_2 = sext i13 %trunc_ln717_19

]]></Node>
<StgValue><ssdm name="sext_ln712_2"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="10">
<![CDATA[
.split8.0:270 %sext_ln712_3 = sext i10 %trunc_ln717_20

]]></Node>
<StgValue><ssdm name="sext_ln712_3"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="11">
<![CDATA[
.split8.0:271 %sext_ln712_4 = sext i11 %trunc_ln717_21

]]></Node>
<StgValue><ssdm name="sext_ln712_4"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:272 %sext_ln712_5 = sext i12 %trunc_ln717_22

]]></Node>
<StgValue><ssdm name="sext_ln712_5"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:273 %sext_ln712_6 = sext i13 %trunc_ln717_23

]]></Node>
<StgValue><ssdm name="sext_ln712_6"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="7">
<![CDATA[
.split8.0:274 %sext_ln712_7 = sext i7 %trunc_ln717_24

]]></Node>
<StgValue><ssdm name="sext_ln712_7"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:275 %sext_ln712_8 = sext i12 %trunc_ln717_25

]]></Node>
<StgValue><ssdm name="sext_ln712_8"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:276 %sext_ln712_9 = sext i13 %trunc_ln717_26

]]></Node>
<StgValue><ssdm name="sext_ln712_9"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="11">
<![CDATA[
.split8.0:280 %sext_ln712_11 = sext i11 %trunc_ln717_28

]]></Node>
<StgValue><ssdm name="sext_ln712_11"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:284 %sext_ln712_12 = sext i12 %trunc_ln717_30

]]></Node>
<StgValue><ssdm name="sext_ln712_12"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:291 %sext_ln712_19 = sext i13 %trunc_ln717_36

]]></Node>
<StgValue><ssdm name="sext_ln712_19"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:293 %sext_ln712_24 = sext i12 %add_ln712

]]></Node>
<StgValue><ssdm name="sext_ln712_24"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:294 %sext_ln712_20 = sext i13 %trunc_ln717_37

]]></Node>
<StgValue><ssdm name="sext_ln712_20"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:323 %sext_ln712_38 = sext i12 %trunc_ln717_56

]]></Node>
<StgValue><ssdm name="sext_ln712_38"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:353 %sext_ln740_2 = sext i13 %add_ln740_15

]]></Node>
<StgValue><ssdm name="sext_ln740_2"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:354 %add_ln740_16 = add i14 %sext_ln740_2, i14 %sext_ln712_38

]]></Node>
<StgValue><ssdm name="add_ln740_16"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:360 %sext_ln740_1 = sext i13 %add_ln740_19

]]></Node>
<StgValue><ssdm name="sext_ln740_1"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:361 %add_ln740 = add i14 %sext_ln740_1, i14 %add_ln740_16

]]></Node>
<StgValue><ssdm name="add_ln740"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:362 %shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:364 %add_ln740_21 = add i14 %add_ln740_20, i14 %sext_ln712_11

]]></Node>
<StgValue><ssdm name="add_ln740_21"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:369 %sext_ln740_11 = sext i13 %add_ln740_24

]]></Node>
<StgValue><ssdm name="sext_ln740_11"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:370 %add_ln740_1 = add i14 %sext_ln740_11, i14 %add_ln740_21

]]></Node>
<StgValue><ssdm name="add_ln740_1"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:371 %shl_ln740_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_1"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:373 %add_ln740_26 = add i14 %add_ln740_25, i14 %sext_ln712

]]></Node>
<StgValue><ssdm name="add_ln740_26"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:378 %add_ln740_2 = add i14 %add_ln740_29, i14 %add_ln740_26

]]></Node>
<StgValue><ssdm name="add_ln740_2"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:379 %shl_ln740_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_2"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:381 %add_ln740_31 = add i14 %add_ln740_30, i14 %sext_ln712_1

]]></Node>
<StgValue><ssdm name="add_ln740_31"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:386 %add_ln740_3 = add i14 %add_ln740_34, i14 %add_ln740_31

]]></Node>
<StgValue><ssdm name="add_ln740_3"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:387 %shl_ln740_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_3"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:389 %add_ln740_36 = add i14 %add_ln740_35, i14 %sext_ln712_2

]]></Node>
<StgValue><ssdm name="add_ln740_36"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="12">
<![CDATA[
.split8.0:394 %sext_ln740_13 = sext i12 %add_ln740_39

]]></Node>
<StgValue><ssdm name="sext_ln740_13"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:395 %add_ln740_4 = add i14 %sext_ln740_13, i14 %add_ln740_36

]]></Node>
<StgValue><ssdm name="add_ln740_4"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:396 %shl_ln740_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_4"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:398 %add_ln740_41 = add i14 %add_ln740_40, i14 %sext_ln712_12

]]></Node>
<StgValue><ssdm name="add_ln740_41"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:404 %sext_ln740_7 = sext i13 %add_ln740_44

]]></Node>
<StgValue><ssdm name="sext_ln740_7"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:405 %add_ln740_5 = add i14 %sext_ln740_7, i14 %add_ln740_41

]]></Node>
<StgValue><ssdm name="add_ln740_5"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:406 %shl_ln740_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_5"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:408 %sext_ln740_14 = sext i13 %add_ln740_45

]]></Node>
<StgValue><ssdm name="sext_ln740_14"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:409 %add_ln740_46 = add i14 %sext_ln740_14, i14 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="add_ln740_46"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:415 %add_ln740_6 = add i14 %add_ln740_49, i14 %add_ln740_46

]]></Node>
<StgValue><ssdm name="add_ln740_6"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:416 %shl_ln740_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_6"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:418 %add_ln740_51 = add i14 %add_ln740_50, i14 %sext_ln712_4

]]></Node>
<StgValue><ssdm name="add_ln740_51"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:423 %add_ln740_7 = add i14 %add_ln740_54, i14 %add_ln740_51

]]></Node>
<StgValue><ssdm name="add_ln740_7"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:424 %shl_ln740_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_7"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:425 %add_ln740_55 = add i14 %add_ln740_25, i14 %sext_ln712_5

]]></Node>
<StgValue><ssdm name="add_ln740_55"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:431 %add_ln740_8 = add i14 %add_ln740_58, i14 %add_ln740_55

]]></Node>
<StgValue><ssdm name="add_ln740_8"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:432 %shl_ln740_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_8"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:434 %add_ln740_60 = add i14 %add_ln740_59, i14 %sext_ln712_6

]]></Node>
<StgValue><ssdm name="add_ln740_60"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:439 %add_ln740_9 = add i14 %add_ln740_63, i14 %add_ln740_60

]]></Node>
<StgValue><ssdm name="add_ln740_9"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:440 %shl_ln740_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_9, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_9"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:442 %add_ln740_65 = add i14 %add_ln740_64, i14 %sext_ln712_7

]]></Node>
<StgValue><ssdm name="add_ln740_65"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:445 %add_ln740_10 = add i14 %add_ln740_67, i14 %add_ln740_65

]]></Node>
<StgValue><ssdm name="add_ln740_10"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:446 %shl_ln740_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_10, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_s"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:448 %add_ln740_69 = add i14 %add_ln740_68, i14 %sext_ln712_8

]]></Node>
<StgValue><ssdm name="add_ln740_69"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:453 %add_ln740_11 = add i14 %add_ln740_71, i14 %add_ln740_69

]]></Node>
<StgValue><ssdm name="add_ln740_11"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:454 %shl_ln740_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_10"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:456 %sext_ln740_18 = sext i13 %add_ln740_72

]]></Node>
<StgValue><ssdm name="sext_ln740_18"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:457 %add_ln740_73 = add i14 %sext_ln740_18, i14 %sext_ln712_9

]]></Node>
<StgValue><ssdm name="add_ln740_73"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="14" op_0_bw="13">
<![CDATA[
.split8.0:462 %sext_ln740_20 = sext i13 %add_ln740_76

]]></Node>
<StgValue><ssdm name="sext_ln740_20"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:463 %add_ln740_12 = add i14 %sext_ln740_20, i14 %add_ln740_73

]]></Node>
<StgValue><ssdm name="add_ln740_12"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:464 %shl_ln740_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_12, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_11"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:465 %add_ln740_77 = add i14 %sext_ln712_24, i14 %sext_ln712_19

]]></Node>
<StgValue><ssdm name="add_ln740_77"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:468 %add_ln740_13 = add i14 %add_ln740_79, i14 %add_ln740_77

]]></Node>
<StgValue><ssdm name="add_ln740_13"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:469 %shl_ln740_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_13, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_12"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:470 %add_ln740_80 = add i14 %sext_ln712_24, i14 %sext_ln712_20

]]></Node>
<StgValue><ssdm name="add_ln740_80"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split8.0:473 %add_ln740_14 = add i14 %add_ln740_82, i14 %add_ln740_80

]]></Node>
<StgValue><ssdm name="add_ln740_14"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.split8.0:474 %shl_ln740_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_14, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln740_13"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:475 %mrv = insertvalue i256 <undef>, i16 %shl_ln2

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:476 %mrv_1 = insertvalue i256 %mrv, i16 %shl_ln740_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:477 %mrv_2 = insertvalue i256 %mrv_1, i16 %shl_ln740_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:478 %mrv_3 = insertvalue i256 %mrv_2, i16 %shl_ln740_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:479 %mrv_4 = insertvalue i256 %mrv_3, i16 %shl_ln740_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:480 %mrv_5 = insertvalue i256 %mrv_4, i16 %shl_ln740_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:481 %mrv_6 = insertvalue i256 %mrv_5, i16 %shl_ln740_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:482 %mrv_7 = insertvalue i256 %mrv_6, i16 %shl_ln740_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:483 %mrv_8 = insertvalue i256 %mrv_7, i16 %shl_ln740_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:484 %mrv_9 = insertvalue i256 %mrv_8, i16 %shl_ln740_9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:485 %mrv_10 = insertvalue i256 %mrv_9, i16 %shl_ln740_s

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:486 %mrv_11 = insertvalue i256 %mrv_10, i16 %shl_ln740_10

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:487 %mrv_12 = insertvalue i256 %mrv_11, i16 %shl_ln740_11

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:488 %mrv_13 = insertvalue i256 %mrv_12, i16 %shl_ln740_12

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:489 %mrv_14 = insertvalue i256 %mrv_13, i16 %shl_ln740_s

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
.split8.0:490 %mrv_s = insertvalue i256 %mrv_14, i16 %shl_ln740_13

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="256">
<![CDATA[
.split8.0:491 %ret_ln68 = ret i256 %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
