// Seed: 494375636
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2
);
  integer id_4;
  assign module_1.id_2  = 0;
  assign module_2.id_10 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri1 id_3
);
  wand id_5;
  assign id_5 = -1'b0;
  logic [1 : 1] id_6;
  time id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0
  );
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1
    , id_13,
    input uwire id_2,
    input tri id_3,
    input tri id_4,
    output wor id_5,
    input supply0 id_6
    , id_14,
    output supply0 id_7,
    input supply0 id_8,
    input wire id_9,
    output tri id_10,
    input wor id_11
);
  logic id_15;
  wire  id_16;
  or primCall (id_10, id_0, id_3, id_11, id_8, id_1, id_16, id_14, id_13, id_6, id_9, id_4);
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2
  );
endmodule
