Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 17 00:11:49 2024
| Host         : coolpeko running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------+--------------------------+------------------+----------------+--------------+
|               Clock Signal              |      Enable Signal     |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+------------------------+--------------------------+------------------+----------------+--------------+
|  CD0/Q_BUFG[0]                          |                        | rst_IBUF                 |                2 |              2 |         1.00 |
|  SC0/FSM_sequential_A_to_reg[1]_i_2_n_0 |                        |                          |                1 |              2 |         2.00 |
|  clk_d22_BUFG                           |                        |                          |                2 |              4 |         2.00 |
|  CD0/Q_BUFG[0]                          |                        | VC0/pixel_cnt[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  CD0/Q_BUFG[0]                          | VC0/line_cnt           | VC0/line_cnt[9]_i_1_n_0  |                4 |             10 |         2.50 |
|  clk_d22_BUFG                           | SC0/counter[9]_i_1_n_0 | OP1/SR[0]                |                5 |             10 |         2.00 |
|  CD0/Q_BUFG[0]                          |                        |                          |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG                          |                        |                          |                9 |             29 |         3.22 |
|  clk_d22_BUFG                           |                        | OP1/SR[0]                |               13 |             36 |         2.77 |
+-----------------------------------------+------------------------+--------------------------+------------------+----------------+--------------+


