// Seed: 3630286428
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input wor id_2,
    output wire id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    input supply1 id_11,
    input wand id_12,
    input wor id_13,
    input wor id_14,
    output uwire id_15,
    input supply1 id_16,
    output tri1 id_17,
    input tri1 id_18,
    output wand id_19,
    input uwire id_20
    , id_26,
    input tri0 id_21,
    input wor id_22,
    output supply1 id_23,
    input wire id_24
);
  wire id_27, id_28;
  wor id_29 = id_6;
  module_0(
      id_26, id_26, id_27
  );
endmodule
