; ModuleID = '/llk/IR_all_yes/drivers/media/dvb-frontends/drxd_firm.c_pt.bc'
source_filename = "../drivers/media/dvb-frontends/drxd_firm.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

@DRXD_InitAtomicRead = dso_local global { [28 x i8], [36 x i8] } { [28 x i8] c"\00\02C\00\09\00&\00`\04a\04\E3\07@\00d\04e\04&\008\00\FF\FF\FF\FF", [36 x i8] zeroinitializer }, align 32
@DRXD_HiI2cPatch_1 = dso_local global { [158 x i8], [34 x i8] } { [158 x i8] c"\09\02C\006\00\C8\07\01\00\E0\07\15\02\E1\07\12\00\A2\00#\00$\00\A5\02&\00B\00\C0\07\FF\0Fc\00e\02&\00\E1\078\00\A5\02&\00\E1\07\12\00#\00e\02&\00B\00\0F\04\1C\06\CF\04\D0\07p\00\D0\04\C8\04`\00\C2\07\10\00\01\00\01\06\C2\07 \00\01\00\01\06\C2\070\00\01\00\01\00\01\00h\00)\00(\00)\00\F8\07/\00\01\00C\00\01\00\09\02\03\00C\00\01\00\09\02\05\00C\00\01\00\09\02\07\00C\00\01\00\09\02\01\00A\00\01\00\00\00\FF\FF\FF\FF", [34 x i8] zeroinitializer }, align 32
@DRXD_HiI2cPatch_3 = dso_local global { [158 x i8], [34 x i8] } { [158 x i8] c"\09\02C\006\00\C8\07\03\00\E0\07\15\02\E1\07\12\00\A2\00#\00$\00\A5\02&\00B\00\C0\07\FF\0Fc\00e\02&\00\E1\078\00\A5\02&\00\E1\07\12\00#\00e\02&\00B\00\0F\04\1C\06\CF\04\D0\07p\00\D0\04\C8\04`\00\C2\07\10\00\01\00\01\06\C2\07 \00\01\00\01\06\C2\070\00\01\00\01\00\01\00h\00)\00(\00)\00\F8\07/\00\01\00C\00\01\00\09\02\03\00C\00\01\00\09\02\05\00C\00\01\00\09\02\07\00C\00\01\00\09\02\01\00A\00\01\00\00\00\FF\FF\FF\FF", [34 x i8] zeroinitializer }, align 32
@DRXD_ResetCEFR = dso_local global { [124 x i8], [36 x i8] } { [124 x i8] c"\10\00\82\019\00R\00\00\00R\00\00\00R\00\00\00R\00\00\00R\00\00\00R\00\00\00R\00\00\00R\00\00\00R\00\00\00R\00\00\00R\00\00\00R\00\00\00R\00\0B\00\0B\00\0B\00\0B\00\0B\00\0B\00\0B\00\0B\00\0B\00\0B\00\0B\00\0B\00\0B\00\FF\01\90\01\0B\01\C8\00\A0\00\85\00r\00d\00Y\00P\00I\00\10\00x\00\00\00\00\02\0D\00\07\00\04\00\06\00\FF\FF\FF\FF", [36 x i8] zeroinitializer }, align 32
@DRXD_InitFEA2_1 = dso_local global { [174 x i8], [50 x i8] } { [174 x i8] c"\13\00\C1\00\03\00\00\00\01\00\00\00\16\00\C2\00\02\00\10\00\10\00\1A\00\C2\00\02\00\0E\00\00\00&\00\C2\00\05\00\04\00\1F\00\00\00\00\00\00\003\00\C2\00\02\00\FF\01\00\FE<\00\C2\00\1D\00\00\00\05\00\0F\00\00\00\1E\00\0C\00\00\00\00\00\00\00\01\00\02\00\00\00\FF\FF\FF\FF\00\1F\00\00\02\00\0C\00\00\00\00\00\00\00\22\00\15\00\00\00\01\00\0A\00\00\00\10\00\10\00h\00\C2\00\02\00\00\00\00\00\10\00\C4\00\03\00\05\00\03\00\05\00\10\00\C6\00\05\00\16\00\04\00\06\00\00\00\01\00\11\00\C7\00\02\00\00\08\00\00\FF\FF\FF\FF", [50 x i8] zeroinitializer }, align 32
@DRXD_InitFEA2_2 = dso_local global { [92 x i8], [36 x i8] } { [92 x i8] c" \00\C2\00\01\00\10\00a\00\C2\00\01\000\00\14\00\C4\00\01\00\01\00\00\00\C7\00\01\00\01\00\00\00\C6\00\01\00\01\00\00\00\C5\00\01\00\01\00\00\00\C4\00\01\00\01\00\00\00\C3\00\01\00\01\00\00\00\C1\00\01\00\01\00\00\00\C2\00\01\00\01\00\10\00\C2\00\01\00^\89\FF\FF\FF\FF", [36 x i8] zeroinitializer }, align 32
@DRXD_InitFEB1_1 = dso_local global { [92 x i8], [36 x i8] } { [92 x i8] c"\13\00\C1\00\01\00\00\00\15\00\C1\00\01\00\00\00h\00\C2\00\01\00\00\00i\00\C2\00\01\00\00\00\10\00\C2\00\01\00\0A\00@\00\C2\00\01\00#\00<\00\C2\00\01\00\00\00=\00\C2\00\01\00\08\00>\00\C2\00\01\00\08\00\13\00\C6\00\01\00\01\00&\00\C2\00\01\00\07\00\FF\FF\FF\FF", [36 x i8] zeroinitializer }, align 32
@DRXD_InitFEB1_2 = dso_local global { [124 x i8], [36 x i8] } { [124 x i8] c"\00\00\C0\00\01\00\01\00A\00\C2\00\01\00\0C\00E\00\C2\00\01\00\01\00F\00\C2\00\01\00\02\00H\00\C2\00\01\00\FF\FFI\00\C2\00\01\00\FF\FFL\00\C2\00\01\00\02\00M\00\C2\00\01\00\0C\00Q\00\C2\00\01\00\22\00R\00\C2\00\01\00\15\00T\00\C2\00\01\00\01\00U\00\C2\00\01\00\0A\00'\00\C7\00\01\00\00\00!\00\C7\00\01\00\A8a \00\C7\00\01\00\01\00\FF\FF\FF\FF", [36 x i8] zeroinitializer }, align 32
@DRXD_InitCPA2 = dso_local global { [86 x i8], [42 x i8] } { [86 x i8] c"#\00A\01\02\00\07\00\0A\000\00A\01\04\00\00\00\00\00\03\00\03\00@\00A\01\05\002\00b\00\82\00&\00\0F\00G\00A\01\02\00\02\00\01\00\11\00A\01\01\00\05\00>\00A\01\01\00\04\00J\00A\01\01\00\03\00\00\00A\01\01\00\01\00\FF\FF\FF\FF", [42 x i8] zeroinitializer }, align 32
@DRXD_InitCPB1 = dso_local global { [20 x i8], [44 x i8] } { [20 x i8] c"#\00A\01\01\00\08\00\00\00@\01\01\00\01\00\FF\FF\FF\FF", [44 x i8] zeroinitializer }, align 32
@DRXD_InitCEA2 = dso_local global { [102 x i8], [58 x i8] } { [102 x i8] c"\12\00\81\01\04\00b\00x\00b\00\17\00C\00\81\01\02\00\07\00\EB\FFF\00\81\01\02\00\06\00\00\00P\00\81\01\02\00\00\00\00\00d\00\81\01\03\00\00\01\01\00\0E\00h\00\81\01\03\00\00\00\01\00\0A\00\90\00\81\01\02\00\12\00\0C\00\A0\00\81\01\03\00\00\00\00\00\FF\00p\00\81\01\01\00\00\00\FF\FF\FF\FF", [58 x i8] zeroinitializer }, align 32
@DRXD_InitCEB1 = dso_local global { [20 x i8], [44 x i8] } { [20 x i8] c"s\00\81\01\01\00\01\00E\00\82\01\01\00\0D\00\FF\FF\FF\FF", [44 x i8] zeroinitializer }, align 32
@DRXD_InitEQA2 = dso_local global { [58 x i8], [38 x i8] } { [58 x i8] c"H\00\C1\01\04\00\1E\00\1F\00\06\00\02\00a\00\C1\01\01\00\00\02\17\00\C1\01\01\00\1F\00+\00\C1\01\01\00\F9\FF2\00\C1\01\01\00\02\00\00\00\C1\01\01\00\01\00\FF\FF\FF\FF", [38 x i8] zeroinitializer }, align 32
@DRXD_InitEQB1 = dso_local global { [12 x i8], [20 x i8] } { [12 x i8] c"\00\00\C1\01\01\00\01\00\FF\FF\FF\FF", [20 x i8] zeroinitializer }, align 32
@DRXD_ResetECRAM = dso_local global { [108 x i8], [52 x i8] } { [108 x i8] c"\B7\03\12\02\01\00\00\00\C8\03\12\02\01\00\00\00\D9\03\12\02\01\00\00\00\EA\03\12\02\01\00\00\00\FB\03\12\02\01\00\00\00\0C\04\12\02\01\00\00\00\1D\04\12\02\01\00\00\00.\04\12\02\01\00\00\00?\04\12\02\01\00\00\00P\04\12\02\01\00\00\00a\04\12\02\01\00\00\00\00\00\14\02\01\00\00\00\CC\00\14\02\01\00\00\00\FF\FF\FF\FF", [52 x i8] zeroinitializer }, align 32
@DRXD_InitECA2 = dso_local global { [296 x i8], [88 x i8] } { [296 x i8] c"\14\00\01\02\06\00\1F\00\1E\00\01\00\7F\00\7F\00\7F\00\10\00\13\02\02\00\00\10\01\00\1D\00\15\02\05\00\03\00\F4\01\C0\03@\00\03\00#\00\15\02\02\00\06\00\02\00'\00\15\02\07\00\07\00\00\00\C0\00\00\10\00\00\FF\01\0D\002\00\15\02\02\00\00\00\C0\00\1D\00\01\02\01\00\01\00\10\00\09\02\01\00\02\00\12\00\09\02\01\00\01\00\14\00\09\02\01\00\01\00\10\00\11\02\01\00d\06\13\00\15\02\01\00\00\00\16\00\15\02\01\00\0C\0D9\00\15\02\01\00\FF\0F:\00\15\02\01\00\00\00\B7\03\12\02\01\00\00\00\C8\03\12\02\01\00\00\00\D9\03\12\02\01\00\00\00\EA\03\12\02\01\00\00\00\FB\03\12\02\01\00\00\00\0C\04\12\02\01\00\00\00\1D\04\12\02\01\00\00\00.\04\12\02\01\00\00\00?\04\12\02\01\00\00\00P\04\12\02\01\00\00\00a\04\12\02\01\00\00\00\00\00\14\02\01\00\00\00\CC\00\14\02\01\00\00\00\00\00\01\02\01\00\01\00\00\00\09\02\01\00\01\00\00\00\11\02\01\00\01\00\00\00\13\02\01\00\01\00\FF\FF\FF\FF", [88 x i8] zeroinitializer }, align 32
@DRXD_InitECB1 = dso_local global { [332 x i8], [84 x i8] } { [332 x i8] c"\1D\00\01\02\01\00\01\00\1E\00\01\02\01\00\01\00\1F\00\01\02\01\00\01\00\15\00\01\02\01\00\0C\00\14\00\01\02\01\00\18\00\17\00\01\02\01\00\7F\00\18\00\01\02\01\00\7F\00\19\00\01\02\01\00\7F\00G\00\15\02\01\00\02\00H\00\15\02\01\00\06\00I\00\15\02\01\00\01\00J\00\15\02\01\00\00\00-\00\15\02\01\00\0D\00\12\00\15\02\01\00\00\00*\00\15\02\01\00\00\10+\00\15\02\01\00\00\00(\00\15\02\01\00\00\00)\00\15\02\01\00\C0\002\00\15\02\01\00\00\003\00\15\02\01\00\C0\00\14\00\15\02\01\00\00\00\15\00\15\02\01\00\C0\00d\06\11\02\01\00d\06\10\00\13\02\01\00\00\10\B7\03\12\02\01\00\00\00\C8\03\12\02\01\00\00\00\D9\03\12\02\01\00\00\00\EA\03\12\02\01\00\00\00\FB\03\12\02\01\00\00\00\0C\04\12\02\01\00\00\00\1D\04\12\02\01\00\00\00.\04\12\02\01\00\00\00?\04\12\02\01\00\00\00P\04\12\02\01\00\00\00a\04\12\02\01\00\00\00\00\00\14\02\01\00\00\00\CC\00\14\02\01\00\00\00\00\00\01\02\01\00\01\00\00\00\09\02\01\00\01\00\00\00\11\02\01\00\01\00\00\00\13\02\01\00\01\00\FF\FF\FF\FF", [84 x i8] zeroinitializer }, align 32
@DRXD_ResetECA2 = dso_local global { [228 x i8], [60 x i8] } { [228 x i8] c"\00\00\15\02\01\00\00\00\00\00\11\02\01\00\00\00\1D\00\15\02\05\00\03\00\F4\01\C0\03@\00\03\00#\00\15\02\02\00\06\00\02\00'\00\15\02\07\00\07\00\00\00\C0\00\00\10\00\00\FF\01\0D\002\00\15\02\02\00\00\00\C0\00\10\00\11\02\01\00d\06\13\00\15\02\01\00\00\00\16\00\15\02\01\00\0C\0D9\00\15\02\01\00\FF\0F:\00\15\02\01\00\00\00\B7\03\12\02\01\00\00\00\C8\03\12\02\01\00\00\00\D9\03\12\02\01\00\00\00\EA\03\12\02\01\00\00\00\FB\03\12\02\01\00\00\00\0C\04\12\02\01\00\00\00\1D\04\12\02\01\00\00\00.\04\12\02\01\00\00\00?\04\12\02\01\00\00\00P\04\12\02\01\00\00\00a\04\12\02\01\00\00\00\00\00\14\02\01\00\00\00\CC\00\14\02\01\00\00\00\00\00\11\02\01\00\01\00\FF\FF\FF\FF", [60 x i8] zeroinitializer }, align 32
@DRXD_InitSC = dso_local global { [20 x i8], [44 x i8] } { [20 x i8] c"\00\00\80\00\01\00\00\00\01\00\80\00\01\00\00\00\FF\FF\FF\FF", [44 x i8] zeroinitializer }, align 32
@DRXD_InitDiversityFront = dso_local global { [188 x i8], [36 x i8] } { [188 x i8] c"P\00\82\00\01\00\14\00\F4\00\82\00\01\00\07\00\F5\00\82\00\01\00\07\00\D4\00\82\00\01\00\0A\00\D5\00\82\00\01\00\02\00\D6\00\82\00\01\00\80\00\DA\00\82\00\01\00\0A\00\DB\00\82\00\01\00\02\00\DC\00\82\00\01\00\80\00\D1\00\82\00\01\00\07\00\D2\00\82\00\01\00\10\00\D3\00\82\00\01\00\00\04\D7\00\82\00\01\00\09\00\D8\00\82\00\01\00\04\00\D9\00\82\00\01\00\00\01`\00\82\02\01\00\07\00a\00\82\02\01\00\04\00h\00\82\02\01\00\07\00i\00\82\02\01\00\04\00\1A\00\82\02\01\00\F4\01\1B\00A\02\01\00\01\00\11\00\15\02\01\00\10\002\00\C1\01\01\00*\00\FF\FF\FF\FF", [36 x i8] zeroinitializer }, align 32
@DRXD_InitDiversityEnd = dso_local global { [172 x i8], [52 x i8] } { [172 x i8] c"P\00\82\00\01\004\06\F4\00\82\00\01\00\07\00\F5\00\82\00\01\00\07\00\D4\00\82\00\01\00\0A\00\D5\00\82\00\01\00\02\00\D6\00\82\00\01\00\80\00\DA\00\82\00\01\00\0A\00\DB\00\82\00\01\00\02\00\DC\00\82\00\01\00\80\00\D1\00\82\00\01\00\07\00\D2\00\82\00\01\00\10\00\D3\00\82\00\01\00\00\04\D7\00\82\00\01\00\09\00\D8\00\82\00\01\00\04\00\D9\00\82\00\01\00\00\01`\00\82\02\01\00\07\00a\00\82\02\01\00\04\00h\00\82\02\01\00\07\00i\00\82\02\01\00\04\00\1A\00\82\02\01\00\F4\01\1B\00A\02\01\00\01\00\FF\FF\FF\FF", [52 x i8] zeroinitializer }, align 32
@DRXD_DisableDiversity = dso_local global { [172 x i8], [52 x i8] } { [172 x i8] c"\F4\00\82\00\01\00\1F\00\F5\00\82\00\01\00\1F\00\D4\00\82\00\01\00\08\00\D5\00\82\00\01\00\08\00\D6\00\82\00\01\00\00\02\DA\00\82\00\01\00\0B\00\DB\00\82\00\01\00\01\00\DC\00\82\00\01\00@\00\D1\00\82\00\01\00\09\00\D2\00\82\00\01\00\04\00\D3\00\82\00\01\00\00\01\D7\00\82\00\01\00\09\00\D8\00\82\00\01\00\04\00\D9\00\82\00\01\00\00\01`\00\82\02\01\00\04\00a\00\82\02\01\00\01\00h\00\82\02\01\00\04\00i\00\82\02\01\00\01\00\1A\00\82\02\01\00\E8\03\1B\00A\02\01\00\00\002\00\C1\01\01\00\02\00\FF\FF\FF\FF", [52 x i8] zeroinitializer }, align 32
@DRXD_StartDiversityFront = dso_local global { [52 x i8], [44 x i8] } { [52 x i8] c"\13\00\C6\00\01\00\00\00\12\00\C1\00\01\00\00\00\14\00\C1\00\01\00\00\00\02\00\C1\01\01\00\12\002\00\C1\01\01\00*\00\DD\00\82\00\01\00\02\00\FF\FF\FF\FF", [44 x i8] zeroinitializer }, align 32
@DRXD_StartDiversityEnd = dso_local global { [36 x i8], [60 x i8] } { [36 x i8] c"\13\00\C6\00\01\00\00\00\14\00\C1\00\01\00\00\00$\00A\01\01\00\0A\002\00\C1\01\01\00\01\00\FF\FF\FF\FF", [60 x i8] zeroinitializer }, align 32
@DRXD_DiversityDelay8MHZ = dso_local global { [68 x i8], [60 x i8] } { [68 x i8] c"\98\00\82\00\01\00L\04\99\00\82\00\01\00\1A\04\9A\00\82\00\01\00\B6\03\9B\00\82\00\01\00\EE\02\9C\00\82\00\01\00\FA\14\9D\00\82\00\01\00\1E\14\9E\00\82\00\01\00\8E\12\9F\00\82\00\01\00n\0F\FF\FF\FF\FF", [60 x i8] zeroinitializer }, align 32
@DRXD_DiversityDelay6MHZ = dso_local global { [68 x i8], [60 x i8] } { [68 x i8] c"\98\00\82\00\01\00\1A\04\99\00\82\00\01\00\B6\03\9A\00\82\00\01\00R\03\9B\00\82\00\01\00&\02\9C\00\82\00\01\00\82\14\9D\00\82\00\01\00V\13\9E\00\82\00\01\00b\11\9F\00\82\00\01\00z\0D\FF\FF\FF\FF", [60 x i8] zeroinitializer }, align 32
@___asan_gen_.1 = private unnamed_addr constant [20 x i8] c"DRXD_InitAtomicRead\00", align 1
@___asan_gen_.3 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 33, i32 4 }
@___asan_gen_.4 = private unnamed_addr constant [18 x i8] c"DRXD_HiI2cPatch_1\00", align 1
@___asan_gen_.6 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 54, i32 4 }
@___asan_gen_.7 = private unnamed_addr constant [18 x i8] c"DRXD_HiI2cPatch_3\00", align 1
@___asan_gen_.9 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 115, i32 4 }
@___asan_gen_.10 = private unnamed_addr constant [15 x i8] c"DRXD_ResetCEFR\00", align 1
@___asan_gen_.12 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 175, i32 4 }
@___asan_gen_.13 = private unnamed_addr constant [16 x i8] c"DRXD_InitFEA2_1\00", align 1
@___asan_gen_.15 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 242, i32 4 }
@___asan_gen_.16 = private unnamed_addr constant [16 x i8] c"DRXD_InitFEA2_2\00", align 1
@___asan_gen_.18 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 328, i32 4 }
@___asan_gen_.19 = private unnamed_addr constant [16 x i8] c"DRXD_InitFEB1_1\00", align 1
@___asan_gen_.21 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 346, i32 4 }
@___asan_gen_.22 = private unnamed_addr constant [16 x i8] c"DRXD_InitFEB1_2\00", align 1
@___asan_gen_.24 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 369, i32 4 }
@___asan_gen_.25 = private unnamed_addr constant [14 x i8] c"DRXD_InitCPA2\00", align 1
@___asan_gen_.27 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 391, i32 4 }
@___asan_gen_.28 = private unnamed_addr constant [14 x i8] c"DRXD_InitCPB1\00", align 1
@___asan_gen_.30 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 421, i32 4 }
@___asan_gen_.31 = private unnamed_addr constant [14 x i8] c"DRXD_InitCEA2\00", align 1
@___asan_gen_.33 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 427, i32 4 }
@___asan_gen_.34 = private unnamed_addr constant [14 x i8] c"DRXD_InitCEB1\00", align 1
@___asan_gen_.36 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 470, i32 4 }
@___asan_gen_.37 = private unnamed_addr constant [14 x i8] c"DRXD_InitEQA2\00", align 1
@___asan_gen_.39 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 477, i32 4 }
@___asan_gen_.40 = private unnamed_addr constant [14 x i8] c"DRXD_InitEQB1\00", align 1
@___asan_gen_.42 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 492, i32 4 }
@___asan_gen_.43 = private unnamed_addr constant [16 x i8] c"DRXD_ResetECRAM\00", align 1
@___asan_gen_.45 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 497, i32 4 }
@___asan_gen_.46 = private unnamed_addr constant [14 x i8] c"DRXD_InitECA2\00", align 1
@___asan_gen_.48 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 517, i32 4 }
@___asan_gen_.49 = private unnamed_addr constant [14 x i8] c"DRXD_InitECB1\00", align 1
@___asan_gen_.51 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 603, i32 4 }
@___asan_gen_.52 = private unnamed_addr constant [15 x i8] c"DRXD_ResetECA2\00", align 1
@___asan_gen_.54 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 658, i32 4 }
@___asan_gen_.55 = private unnamed_addr constant [12 x i8] c"DRXD_InitSC\00", align 1
@___asan_gen_.57 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 729, i32 4 }
@___asan_gen_.58 = private unnamed_addr constant [24 x i8] c"DRXD_InitDiversityFront\00", align 1
@___asan_gen_.60 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 743, i32 4 }
@___asan_gen_.61 = private unnamed_addr constant [22 x i8] c"DRXD_InitDiversityEnd\00", align 1
@___asan_gen_.63 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 780, i32 4 }
@___asan_gen_.64 = private unnamed_addr constant [22 x i8] c"DRXD_DisableDiversity\00", align 1
@___asan_gen_.66 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 822, i32 4 }
@___asan_gen_.67 = private unnamed_addr constant [25 x i8] c"DRXD_StartDiversityFront\00", align 1
@___asan_gen_.69 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 863, i32 4 }
@___asan_gen_.70 = private unnamed_addr constant [23 x i8] c"DRXD_StartDiversityEnd\00", align 1
@___asan_gen_.72 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 877, i32 4 }
@___asan_gen_.73 = private unnamed_addr constant [24 x i8] c"DRXD_DiversityDelay8MHZ\00", align 1
@___asan_gen_.75 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 890, i32 4 }
@___asan_gen_.76 = private unnamed_addr constant [24 x i8] c"DRXD_DiversityDelay6MHZ\00", align 1
@___asan_gen_.77 = private constant [43 x i8] c"../drivers/media/dvb-frontends/drxd_firm.c\00", align 1
@___asan_gen_.78 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.77, i32 902, i32 4 }
@llvm.compiler.used = appending global [26 x ptr] [ptr @DRXD_InitAtomicRead, ptr @DRXD_HiI2cPatch_1, ptr @DRXD_HiI2cPatch_3, ptr @DRXD_ResetCEFR, ptr @DRXD_InitFEA2_1, ptr @DRXD_InitFEA2_2, ptr @DRXD_InitFEB1_1, ptr @DRXD_InitFEB1_2, ptr @DRXD_InitCPA2, ptr @DRXD_InitCPB1, ptr @DRXD_InitCEA2, ptr @DRXD_InitCEB1, ptr @DRXD_InitEQA2, ptr @DRXD_InitEQB1, ptr @DRXD_ResetECRAM, ptr @DRXD_InitECA2, ptr @DRXD_InitECB1, ptr @DRXD_ResetECA2, ptr @DRXD_InitSC, ptr @DRXD_InitDiversityFront, ptr @DRXD_InitDiversityEnd, ptr @DRXD_DisableDiversity, ptr @DRXD_StartDiversityFront, ptr @DRXD_StartDiversityEnd, ptr @DRXD_DiversityDelay8MHZ, ptr @DRXD_DiversityDelay6MHZ], section "llvm.metadata"
@0 = internal global [26 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitAtomicRead to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_HiI2cPatch_1 to i32), i32 158, i32 192, i32 ptrtoint (ptr @___asan_gen_.4 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.6 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_HiI2cPatch_3 to i32), i32 158, i32 192, i32 ptrtoint (ptr @___asan_gen_.7 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.9 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_ResetCEFR to i32), i32 124, i32 160, i32 ptrtoint (ptr @___asan_gen_.10 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.12 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitFEA2_1 to i32), i32 174, i32 224, i32 ptrtoint (ptr @___asan_gen_.13 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.15 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitFEA2_2 to i32), i32 92, i32 128, i32 ptrtoint (ptr @___asan_gen_.16 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.18 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitFEB1_1 to i32), i32 92, i32 128, i32 ptrtoint (ptr @___asan_gen_.19 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.21 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitFEB1_2 to i32), i32 124, i32 160, i32 ptrtoint (ptr @___asan_gen_.22 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.24 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitCPA2 to i32), i32 86, i32 128, i32 ptrtoint (ptr @___asan_gen_.25 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.27 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitCPB1 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.28 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.30 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitCEA2 to i32), i32 102, i32 160, i32 ptrtoint (ptr @___asan_gen_.31 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.33 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitCEB1 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.34 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.36 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitEQA2 to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.37 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.39 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitEQB1 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.40 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.42 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_ResetECRAM to i32), i32 108, i32 160, i32 ptrtoint (ptr @___asan_gen_.43 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.45 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitECA2 to i32), i32 296, i32 384, i32 ptrtoint (ptr @___asan_gen_.46 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.48 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitECB1 to i32), i32 332, i32 416, i32 ptrtoint (ptr @___asan_gen_.49 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.51 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_ResetECA2 to i32), i32 228, i32 288, i32 ptrtoint (ptr @___asan_gen_.52 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.54 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitSC to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.55 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.57 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitDiversityFront to i32), i32 188, i32 224, i32 ptrtoint (ptr @___asan_gen_.58 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.60 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_InitDiversityEnd to i32), i32 172, i32 224, i32 ptrtoint (ptr @___asan_gen_.61 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.63 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_DisableDiversity to i32), i32 172, i32 224, i32 ptrtoint (ptr @___asan_gen_.64 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.66 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_StartDiversityFront to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.67 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.69 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_StartDiversityEnd to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.72 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_DiversityDelay8MHZ to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.73 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.75 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @DRXD_DiversityDelay6MHZ to i32), i32 68, i32 128, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.78 to i32), i32 0 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #0 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 26)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #0 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 26)
  ret void
}

attributes #0 = { nounwind uwtable(sync) "frame-pointer"="all" }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !10, !12, !14, !16, !18, !20, !22, !24, !26, !28, !30, !32, !34, !36, !38, !40, !42, !44, !46, !48, !50}
!llvm.module.flags = !{!52, !53, !54, !55, !56, !57, !58, !59}
!llvm.ident = !{!60}

!0 = !{ptr @DRXD_InitAtomicRead, !1, !"DRXD_InitAtomicRead", i1 false, i1 false}
!1 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 33, i32 4}
!2 = !{ptr @DRXD_HiI2cPatch_1, !3, !"DRXD_HiI2cPatch_1", i1 false, i1 false}
!3 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 54, i32 4}
!4 = !{ptr @DRXD_HiI2cPatch_3, !5, !"DRXD_HiI2cPatch_3", i1 false, i1 false}
!5 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 115, i32 4}
!6 = !{ptr @DRXD_ResetCEFR, !7, !"DRXD_ResetCEFR", i1 false, i1 false}
!7 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 175, i32 4}
!8 = !{ptr @DRXD_InitFEA2_1, !9, !"DRXD_InitFEA2_1", i1 false, i1 false}
!9 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 242, i32 4}
!10 = !{ptr @DRXD_InitFEA2_2, !11, !"DRXD_InitFEA2_2", i1 false, i1 false}
!11 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 328, i32 4}
!12 = !{ptr @DRXD_InitFEB1_1, !13, !"DRXD_InitFEB1_1", i1 false, i1 false}
!13 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 346, i32 4}
!14 = !{ptr @DRXD_InitFEB1_2, !15, !"DRXD_InitFEB1_2", i1 false, i1 false}
!15 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 369, i32 4}
!16 = !{ptr @DRXD_InitCPA2, !17, !"DRXD_InitCPA2", i1 false, i1 false}
!17 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 391, i32 4}
!18 = !{ptr @DRXD_InitCPB1, !19, !"DRXD_InitCPB1", i1 false, i1 false}
!19 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 421, i32 4}
!20 = !{ptr @DRXD_InitCEA2, !21, !"DRXD_InitCEA2", i1 false, i1 false}
!21 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 427, i32 4}
!22 = !{ptr @DRXD_InitCEB1, !23, !"DRXD_InitCEB1", i1 false, i1 false}
!23 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 470, i32 4}
!24 = !{ptr @DRXD_InitEQA2, !25, !"DRXD_InitEQA2", i1 false, i1 false}
!25 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 477, i32 4}
!26 = !{ptr @DRXD_InitEQB1, !27, !"DRXD_InitEQB1", i1 false, i1 false}
!27 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 492, i32 4}
!28 = !{ptr @DRXD_ResetECRAM, !29, !"DRXD_ResetECRAM", i1 false, i1 false}
!29 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 497, i32 4}
!30 = !{ptr @DRXD_InitECA2, !31, !"DRXD_InitECA2", i1 false, i1 false}
!31 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 517, i32 4}
!32 = !{ptr @DRXD_InitECB1, !33, !"DRXD_InitECB1", i1 false, i1 false}
!33 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 603, i32 4}
!34 = !{ptr @DRXD_ResetECA2, !35, !"DRXD_ResetECA2", i1 false, i1 false}
!35 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 658, i32 4}
!36 = !{ptr @DRXD_InitSC, !37, !"DRXD_InitSC", i1 false, i1 false}
!37 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 729, i32 4}
!38 = !{ptr @DRXD_InitDiversityFront, !39, !"DRXD_InitDiversityFront", i1 false, i1 false}
!39 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 743, i32 4}
!40 = !{ptr @DRXD_InitDiversityEnd, !41, !"DRXD_InitDiversityEnd", i1 false, i1 false}
!41 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 780, i32 4}
!42 = !{ptr @DRXD_DisableDiversity, !43, !"DRXD_DisableDiversity", i1 false, i1 false}
!43 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 822, i32 4}
!44 = !{ptr @DRXD_StartDiversityFront, !45, !"DRXD_StartDiversityFront", i1 false, i1 false}
!45 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 863, i32 4}
!46 = !{ptr @DRXD_StartDiversityEnd, !47, !"DRXD_StartDiversityEnd", i1 false, i1 false}
!47 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 877, i32 4}
!48 = !{ptr @DRXD_DiversityDelay8MHZ, !49, !"DRXD_DiversityDelay8MHZ", i1 false, i1 false}
!49 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 890, i32 4}
!50 = !{ptr @DRXD_DiversityDelay6MHZ, !51, !"DRXD_DiversityDelay6MHZ", i1 false, i1 false}
!51 = !{!"../drivers/media/dvb-frontends/drxd_firm.c", i32 902, i32 4}
!52 = !{i32 1, !"wchar_size", i32 2}
!53 = !{i32 1, !"min_enum_size", i32 4}
!54 = !{i32 8, !"branch-target-enforcement", i32 0}
!55 = !{i32 8, !"sign-return-address", i32 0}
!56 = !{i32 8, !"sign-return-address-all", i32 0}
!57 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!58 = !{i32 7, !"uwtable", i32 1}
!59 = !{i32 7, !"frame-pointer", i32 2}
!60 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
