
# Verilog-Hanyang

<p align="center">
    <img src="./images/FPGA.PNG" width="400"> 
</p>


Let's Design MIPS architecture processors ğŸ \
Repository Computer Architecture Class `@ Hanyang Univ`

## Project 1 - Verilog Basic ğŸƒâ€â™‚ï¸

Simulate the template code and have your student number printed out.

<img src="./week1_print_my_id/simulation_waveforms/print_my_id.png" width="600"> 

## Project 2 -  Mux / Full Adder

Using block diagrams and truth tables to design `mux`, `half adder`, and `full adder`.

<img src="./week2_mux_full_adder_clock_divider/simulation_waveforms/full_adder_block_diagram.png" width="600">

## Project 3 - ALU Design ğŸ–©

<img src="./images/ALU_Diagram.PNG" width="300"> 

Design **1-bit/32-bit ALU**, And it must meet the following conditions.

1. ALU must supports following operations.

<img src="./images/ALU_table.PNG" width="150"> 

2. ALU must handle `overflow` conditions.

<img src="./images/ALU_overflow.PNG" width="300"> 

## Project 4 - Clock Divider â°

Our processor clocks so fast, So design n-bit clock divider for future workds (using `posedge` of clock operating.)

<img src="./week2_mux_full_adder_clock_divider/simulation_waveforms/clock_divider_waveform.png" width="600"> 

## Project 5 - Data Memory ğŸ’¾

Design DRAM Memory for Read/Write Operation.
Consider **byte addressing** for indexing.

<img src="./images/Memory_map.PNG" width="400"> 

## Project 6 - Basic Pipeline ğŸš…

Design basic Pipeline Architecture for following instructions. 

> There's Report about this project in folder (Written in Korean)

```WebAssembly
$3 = 3, $4 = 3, $6= 0x40, mem[0x40] = 30

Label: add $2, $3, $4
       sub $1, $3, $4
       lw  $5, 0($6)
       beq $3, $4, Label
```

<img src="./images/basic_pipeline.png" width="600"> 

## Project 7 - Advanced Pipeline ğŸŒ 

Make our Pipeline more smarter!!

*  Supports **EX/WB Forwarding**
*  **Hazard Detection** and **Flush**
*  `jr`, `jal` operation supporting

For this project, you must convert these C codes into assembly language first. Then convert to MIPS instruction again.

* C code

```C
// a, b, c, d: $a0, $a1, $a2, $a3
// Set initial value for a,b,c,d arbitrarily
// in my case I set a=9,b=8,c=7,d=6
//
// values for results: $v0


int sum (int a, int b, int c, int d){
    int e;
    e = (a-b)+(c-d);
    return e;   
}
```

* Assembly code

```WebAssembly
main:
    jal sum
    lw $1, 4($2)

sum: 
    sub $9, $4, $5
    sub $10, $6, $7
    add $2, $9, $10
    jr $ra
```

> For `jr` and `jal` operations, you must build additional Unit and logic into following diagram

> There's Report about this project in folder (Written in Korean)

<img src="./images/advanced_pipeline.PNG" width="600"> 
