{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 4, 226, 226], "uint8"], ["TENSOR", [32, 4, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 4, 226, 226, "uint8"], [32, 4, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 18, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[7.07583444336646e-06], 0, 3.352240800857544, 1579899923.3195198], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 32, 114, 114], "uint8"], ["TENSOR", [32, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 32, 114, 114, "uint8"], [32, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 64, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.8239512357777698e-05], 0, 2.6391327381134033, 1579900010.4974658], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 112, 112], "uint8"], ["TENSOR", [16, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 112, 112, "uint8"], [16, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 6, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.443624457662988e-06], 0, 2.7841689586639404, 1579900824.2780783], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 16, 112, 112], "uint8"], ["TENSOR", [96, 16, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 16, 112, 112, "uint8"], [96, 16, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[1.2477337514591348e-05], 0, 2.3581860065460205, 1579901282.2446349], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 96, 114, 114], "uint8"], ["TENSOR", [96, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 96, 114, 114, "uint8"], [96, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 235, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[1.410549501920134e-05], 0, 2.611703395843506, 1579901536.5175478], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 96, 56, 56], "uint8"], ["TENSOR", [32, 96, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 96, 56, 56, "uint8"], [32, 96, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[8.64526987325205e-06], 0, 1.8512163162231445, 1579904545.9508429], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 24, 56, 56], "uint8"], ["TENSOR", [144, 24, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 24, 56, 56, "uint8"], [144, 24, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 24]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.077242663046201e-06], 0, 3.3570470809936523, 1579905187.150995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 144, 58, 58], "uint8"], ["TENSOR", [144, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 144, 58, 58, "uint8"], [144, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[2.4629205296733038e-05], 0, 2.461247444152832, 1579907204.6463768], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 144, 56, 56], "uint8"], ["TENSOR", [32, 144, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 144, 56, 56, "uint8"], [32, 144, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[1.2203836188011277e-05], 0, 2.4009957313537598, 1579909755.132026], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 24, 56, 56], "uint8"], ["TENSOR", [144, 24, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 24, 56, 56, "uint8"], [144, 24, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 15, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 24]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[8.077242663046201e-06], 0, 3.3570470809936523, 1579905187.150995], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 144, 58, 58], "uint8"], ["TENSOR", [144, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 144, 58, 58, "uint8"], [144, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 128, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[8.217533463873435e-06], 0, 1.777942419052124, 1579911027.3494823], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 144, 28, 28], "uint8"], ["TENSOR", [32, 144, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 144, 28, 28, "uint8"], [32, 144, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 3, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.182946602739461e-06], 0, 2.7488536834716797, 1579913895.301952], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 28, 28], "uint8"], ["TENSOR", [192, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 28, 28, "uint8"], [192, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.108182082908981e-06], 0, 3.1731579303741455, 1579914293.3396544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 192, 30, 30], "uint8"], ["TENSOR", [192, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 192, 30, 30, "uint8"], [192, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.258882862296134e-06], 0, 1.9895331859588623, 1579915816.9733646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 28, 28], "uint8"], ["TENSOR", [32, 192, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 28, 28, "uint8"], [32, 192, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.211213156116242e-06], 0, 3.376997232437134, 1579917958.6553383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 28, 28], "uint8"], ["TENSOR", [192, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 28, 28, "uint8"], [192, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 218, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[5.108182082908981e-06], 0, 3.1731579303741455, 1579914293.3396544], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 192, 30, 30], "uint8"], ["TENSOR", [192, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 192, 30, 30, "uint8"], [192, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 301, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]]]}], "r": [[8.258882862296134e-06], 0, 1.9895331859588623, 1579915816.9733646], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 28, 28], "uint8"], ["TENSOR", [32, 192, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 28, 28, "uint8"], [32, 192, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 23, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[5.211213156116242e-06], 0, 3.376997232437134, 1579917958.6553383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 32, 28, 28], "uint8"], ["TENSOR", [192, 32, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 32, 28, 28, "uint8"], [192, 32, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 102, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["tile_oh", "ot", 1]]}], "r": [[5.361672772689425e-06], 0, 3.529102087020874, 1579914833.6671057], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 192, 30, 30], "uint8"], ["TENSOR", [192, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 192, 30, 30, "uint8"], [192, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 135, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.112825723094617e-06], 0, 3.211629867553711, 1579920400.5694804], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 192, 14, 14], "uint8"], ["TENSOR", [64, 192, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 192, 14, 14, "uint8"], [64, 192, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 35, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[3.824718174289795e-06], 0, 3.315617799758911, 1579920716.1013415], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 14, 14], "uint8"], ["TENSOR", [384, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 14, 14, "uint8"], [384, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.2746702101544404e-06], 0, 3.3104946613311768, 1579921815.3845828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 384, 16, 16], "uint8"], ["TENSOR", [384, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 384, 16, 16, "uint8"], [384, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.32671679031856e-06], 0, 1.658172369003296, 1579922436.0545256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 14, 14], "uint8"], ["TENSOR", [64, 384, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 14, 14, "uint8"], [64, 384, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.763640889522282e-06], 0, 3.2674202919006348, 1579925174.5031705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 14, 14], "uint8"], ["TENSOR", [384, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 14, 14, "uint8"], [384, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.2746702101544404e-06], 0, 3.3104946613311768, 1579921815.3845828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 384, 16, 16], "uint8"], ["TENSOR", [384, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 384, 16, 16, "uint8"], [384, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.32671679031856e-06], 0, 1.658172369003296, 1579922436.0545256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 14, 14], "uint8"], ["TENSOR", [64, 384, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 14, 14, "uint8"], [64, 384, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.763640889522282e-06], 0, 3.2674202919006348, 1579925174.5031705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 14, 14], "uint8"], ["TENSOR", [384, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 14, 14, "uint8"], [384, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.2746702101544404e-06], 0, 3.3104946613311768, 1579921815.3845828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 384, 16, 16], "uint8"], ["TENSOR", [384, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 384, 16, 16, "uint8"], [384, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.32671679031856e-06], 0, 1.658172369003296, 1579922436.0545256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 14, 14], "uint8"], ["TENSOR", [64, 384, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 14, 14, "uint8"], [64, 384, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 39, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.763640889522282e-06], 0, 3.2674202919006348, 1579925174.5031705], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 64, 14, 14], "uint8"], ["TENSOR", [384, 64, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 14, 14, "uint8"], [384, 64, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 42, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[4.2746702101544404e-06], 0, 3.3104946613311768, 1579921815.3845828], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 384, 16, 16], "uint8"], ["TENSOR", [384, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 384, 16, 16, "uint8"], [384, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 119, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[5.32671679031856e-06], 0, 1.658172369003296, 1579922436.0545256], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 384, 14, 14], "uint8"], ["TENSOR", [96, 384, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 384, 14, 14, "uint8"], [96, 384, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 111, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.90204551076162e-06], 0, 3.3158299922943115, 1579925878.4939115], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 96, 14, 14], "uint8"], ["TENSOR", [576, 96, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 96, 14, 14, "uint8"], [576, 96, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.801528611709369e-06], 0, 3.4214389324188232, 1579927358.872959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 576, 16, 16], "uint8"], ["TENSOR", [576, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 576, 16, 16, "uint8"], [576, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.399873624551344e-06], 0, 1.7570886611938477, 1579929468.3482153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 576, 14, 14], "uint8"], ["TENSOR", [96, 576, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 576, 14, 14, "uint8"], [96, 576, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.161297361814849e-06], 0, 3.3688573837280273, 1579932932.6709604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 96, 14, 14], "uint8"], ["TENSOR", [576, 96, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 96, 14, 14, "uint8"], [576, 96, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 157, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.801528611709369e-06], 0, 3.4214389324188232, 1579927358.872959], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 576, 16, 16], "uint8"], ["TENSOR", [576, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 576, 16, 16, "uint8"], [576, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 242, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[7.399873624551344e-06], 0, 1.7570886611938477, 1579929468.3482153], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 576, 14, 14], "uint8"], ["TENSOR", [96, 576, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 576, 14, 14, "uint8"], [96, 576, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 140, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[6.161297361814849e-06], 0, 3.3688573837280273, 1579932932.6709604], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 96, 14, 14], "uint8"], ["TENSOR", [576, 96, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 96, 14, 14, "uint8"], [576, 96, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 77, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[6.6815880422677125e-06], 0, 1.6879551410675049, 1579926189.9951134], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 576, 16, 16], "uint8"], ["TENSOR", [576, 1, 3, 3], "int8"], [2, 2], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 576, 16, 16, "uint8"], [576, 1, 3, 3, "int8"], [2, 2], [0, 0], [1, 1], "int32"], {"i": 176, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[3.983113153673404e-06], 0, 3.3194003105163574, 1579934162.3956187], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 576, 7, 7], "uint8"], ["TENSOR", [160, 576, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 576, 7, 7, "uint8"], [160, 576, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 63, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[4.156478504692104e-06], 0, 3.2736947536468506, 1579935743.344089], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 7, 7], "uint8"], ["TENSOR", [960, 160, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 7, 7, "uint8"], [960, 160, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.273275533558541e-06], 0, 1.696934461593628, 1579936365.8123336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 960, 9, 9], "uint8"], ["TENSOR", [960, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 960, 9, 9, "uint8"], [960, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.215901324940224e-06], 0, 1.6915490627288818, 1579939528.3680356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 960, 7, 7], "uint8"], ["TENSOR", [160, 960, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 960, 7, 7, "uint8"], [160, 960, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 192]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.1025399347951565e-06], 0, 3.1042261123657227, 1579941620.2167635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 7, 7], "uint8"], ["TENSOR", [960, 160, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 7, 7, "uint8"], [960, 160, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 2, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.273275533558541e-06], 0, 1.696934461593628, 1579936365.8123336], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 960, 9, 9], "uint8"], ["TENSOR", [960, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 960, 9, 9, "uint8"], [960, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 290, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.215901324940224e-06], 0, 1.6915490627288818, 1579939528.3680356], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 960, 7, 7], "uint8"], ["TENSOR", [160, 960, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 960, 7, 7, "uint8"], [160, 960, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 95, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 192]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[5.1025399347951565e-06], 0, 3.1042261123657227, 1579941620.2167635], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 160, 7, 7], "uint8"], ["TENSOR", [960, 160, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 160, 7, 7, "uint8"], [960, 160, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 28, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[5.384736643436889e-06], 0, 3.2842743396759033, 1579936522.8976245], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_depthwise_conv2d_NCHWc_from_nchw", [["TENSOR", [1, 960, 9, 9], "uint8"], ["TENSOR", [960, 1, 3, 3], "int8"], [1, 1], [0, 0], [1, 1], "int32"], {}, ["depthwise_conv2d_nchw", [1, 960, 9, 9, "uint8"], [960, 1, 3, 3, "int8"], [1, 1], [0, 0], [1, 1], "int32"], {"i": 522, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]]]}], "r": [[4.104016261513566e-06], 0, 3.2067883014678955, 1579938318.9952316], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 960, 7, 7], "uint8"], ["TENSOR", [320, 960, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 960, 7, 7, "uint8"], [320, 960, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 150, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[7.049134504110362e-06], 0, 3.3215036392211914, 1579942097.3834383], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 320, 7, 7], "uint8"], ["TENSOR", [1280, 320, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 320, 7, 7, "uint8"], [1280, 320, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 14, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[9.06615366834349e-06], 0, 1.870131492614746, 1579943506.2810676], "v": 0.1}
{"i": ["llvm -mcpu=cascadelake", "topi_x86_conv2d_NCHWc_int8", [["TENSOR", [1, 1280, 1, 1], "uint8"], ["TENSOR", [1008, 1280, 1, 1], "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 1280, 1, 1, "uint8"], [1008, 1280, 1, 1, "int8"], [1, 1], [0, 0], [1, 1], "NCHW", "int32"], {"i": 32, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 112]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 1]]}], "r": [[4.06348203457436e-06], 0, 1.6412534713745117, 1579944206.3339343], "v": 0.1}
