
*** Running vivado
    with args -log master_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source master_controller.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source master_controller.tcl -notrace
Command: synth_design -top master_controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32606 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1305.152 ; gain = 87.988 ; free physical = 128 ; free virtual = 6120
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'master_controller' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:32]
INFO: [Synth 8-3491] module 'sampling' declared at '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:14' bound to instance 'SAMP' of component 'sampling' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:92]
INFO: [Synth 8-638] synthesizing module 'sampling' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'sampling' (1#1) [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:32]
INFO: [Synth 8-3491] module 'memo_controller' declared at '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd:7' bound to instance 'RAM' of component 'memo_controller' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:108]
INFO: [Synth 8-638] synthesizing module 'memo_controller' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd:19]
INFO: [Synth 8-3491] module 'ram_memory' declared at '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-32598-vhdl-2018/realtime/ram_memory_stub.vhdl:5' bound to instance 'ram' of component 'ram_memory' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ram_memory' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-32598-vhdl-2018/realtime/ram_memory_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'memo_controller' (2#1) [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd:19]
INFO: [Synth 8-3491] module 'shift_register' declared at '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd:4' bound to instance 'SHFT' of component 'shift_register' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:118]
INFO: [Synth 8-638] synthesizing module 'shift_register' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (3#1) [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd:12]
INFO: [Synth 8-3491] module 'display_interface' declared at '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd:12' bound to instance 'displays' of component 'display_interface' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:126]
INFO: [Synth 8-638] synthesizing module 'display_interface' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd:21]
INFO: [Synth 8-3491] module 'display_counter' declared at '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd:12' bound to instance 'counter_assig' of component 'display_counter' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd:35]
INFO: [Synth 8-638] synthesizing module 'display_counter' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd:20]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'display_counter' (4#1) [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd:20]
INFO: [Synth 8-226] default block is never used [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'display_interface' (5#1) [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd:21]
INFO: [Synth 8-3491] module 'clk_generator' declared at '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-32598-vhdl-2018/realtime/clk_generator_stub.vhdl:5' bound to instance 'clk_gen' of component 'clk_generator' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:133]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-32598-vhdl-2018/realtime/clk_generator_stub.vhdl:14]
WARNING: [Synth 8-614] signal 'DATA_OUTr' is read in the process but is not in the sensitivity list [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'master_controller' (6#1) [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:32]
WARNING: [Synth 8-3331] design memo_controller has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1347.684 ; gain = 130.520 ; free physical = 161 ; free virtual = 6133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1347.684 ; gain = 130.520 ; free physical = 161 ; free virtual = 6133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-32598-vhdl-2018/dcp2/ram_memory_in_context.xdc] for cell 'RAM/ram'
Finished Parsing XDC File [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-32598-vhdl-2018/dcp2/ram_memory_in_context.xdc] for cell 'RAM/ram'
Parsing XDC File [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-32598-vhdl-2018/dcp3/clk_generator_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-32598-vhdl-2018/dcp3/clk_generator_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/master_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/master_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1672.324 ; gain = 0.000 ; free physical = 106 ; free virtual = 5871
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'RAM/ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 183 ; free virtual = 5948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 183 ; free virtual = 5948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_fpga. (constraint file  /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-32598-vhdl-2018/dcp3/clk_generator_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_fpga. (constraint file  /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/.Xil/Vivado-32598-vhdl-2018/dcp3/clk_generator_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for RAM/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 182 ; free virtual = 5948
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 174 ; free virtual = 5940
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module master_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module sampling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module display_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module display_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element displays/counter_assig/counter_reg was removed.  [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element write_address_reg was removed.  [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element read_address_reg was removed.  [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element SAMP/count_reg was removed.  [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd:48]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 163 ; free virtual = 5931
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_100MHz' to pin 'clk_gen/bbstub_clk_100MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen/clk_50MHz' to pin 'clk_gen/bbstub_clk_50MHz/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 105 ; free virtual = 5809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 120 ; free virtual = 5808
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'SAMP/count_reg[0]' (FD) to 'SAMP/mc_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 121 ; free virtual = 5809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 121 ; free virtual = 5809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 121 ; free virtual = 5809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 121 ; free virtual = 5809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 121 ; free virtual = 5809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 121 ; free virtual = 5809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 121 ; free virtual = 5809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_generator |         1|
|2     |ram_memory    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |clk_generator_bbox_1 |     1|
|2     |ram_memory_bbox_0    |     1|
|3     |CARRY4               |    11|
|4     |LUT1                 |     9|
|5     |LUT2                 |    10|
|6     |LUT3                 |    18|
|7     |LUT4                 |    13|
|8     |LUT5                 |    30|
|9     |LUT6                 |    15|
|10    |MUXF7                |     1|
|11    |FDCE                 |     5|
|12    |FDRE                 |    94|
|13    |IBUF                 |     1|
|14    |OBUF                 |    22|
+------+---------------------+------+

Report Instance Areas: 
+------+------------------+------------------+------+
|      |Instance          |Module            |Cells |
+------+------------------+------------------+------+
|1     |top               |                  |   255|
|2     |  RAM             |memo_controller   |    30|
|3     |  SAMP            |sampling          |    81|
|4     |  SHFT            |shift_register    |    24|
|5     |  displays        |display_interface |    56|
|6     |    counter_assig |display_counter   |    35|
+------+------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.324 ; gain = 455.160 ; free physical = 121 ; free virtual = 5809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1672.324 ; gain = 130.520 ; free physical = 175 ; free virtual = 5863
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1672.332 ; gain = 455.160 ; free physical = 183 ; free virtual = 5871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1672.332 ; gain = 480.004 ; free physical = 168 ; free virtual = 5857
INFO: [Common 17-1381] The checkpoint '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/master_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file master_controller_utilization_synth.rpt -pb master_controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1696.336 ; gain = 0.000 ; free physical = 167 ; free virtual = 5857
INFO: [Common 17-206] Exiting Vivado at Wed Feb 27 16:43:34 2019...
