{
    "vlsi.core.sram_generator_tool_path": [
        "/tools/scratch/caderichard/hammer/hammer/technology/asap7",
        "/tools/scratch/caderichard/hammer/hammer/technology/asap7"
    ],
    "vlsi.inputs.sram_parameters": [
        {
            "type": "sram",
            "name": "SRAM1RW1024x16",
            "vt": "SRAM",
            "depth": "1024",
            "width": 16,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW1024x17",
            "vt": "SRAM",
            "depth": "1024",
            "width": 17,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW1024x32",
            "vt": "SRAM",
            "depth": "1024",
            "width": 32,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW1024x37",
            "vt": "SRAM",
            "depth": "1024",
            "width": 37,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW1024x38",
            "vt": "SRAM",
            "depth": "1024",
            "width": 38,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW1024x44",
            "vt": "SRAM",
            "depth": "1024",
            "width": 44,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW1024x64",
            "vt": "SRAM",
            "depth": "1024",
            "width": 64,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW1024x8",
            "vt": "SRAM",
            "depth": "1024",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW2048x8",
            "vt": "SRAM",
            "depth": "2048",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x12",
            "vt": "SRAM",
            "depth": "128",
            "width": 12,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x14",
            "vt": "SRAM",
            "depth": "128",
            "width": 14,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x22",
            "vt": "SRAM",
            "depth": "128",
            "width": 22,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x40",
            "vt": "SRAM",
            "depth": "128",
            "width": 40,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x46",
            "vt": "SRAM",
            "depth": "128",
            "width": 46,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x48",
            "vt": "SRAM",
            "depth": "128",
            "width": 48,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x64",
            "vt": "SRAM",
            "depth": "128",
            "width": 64,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW128x8",
            "vt": "SRAM",
            "depth": "128",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x128",
            "vt": "SRAM",
            "depth": "256",
            "width": 128,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x32",
            "vt": "SRAM",
            "depth": "256",
            "width": 32,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x46",
            "vt": "SRAM",
            "depth": "256",
            "width": 46,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x48",
            "vt": "SRAM",
            "depth": "256",
            "width": 48,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x64",
            "vt": "SRAM",
            "depth": "256",
            "width": 64,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW256x8",
            "vt": "SRAM",
            "depth": "256",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW32x50",
            "vt": "SRAM",
            "depth": "32",
            "width": 50,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW4096x16",
            "vt": "SRAM",
            "depth": "4096",
            "width": 16,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW4096x8",
            "vt": "SRAM",
            "depth": "4096",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW512x128",
            "vt": "SRAM",
            "depth": "512",
            "width": 128,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW512x32",
            "vt": "SRAM",
            "depth": "512",
            "width": 32,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW512x64",
            "vt": "SRAM",
            "depth": "512",
            "width": 64,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW512x8",
            "vt": "SRAM",
            "depth": "512",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x128",
            "vt": "SRAM",
            "depth": "64",
            "width": 128,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x20",
            "vt": "SRAM",
            "depth": "64",
            "width": 20,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x21",
            "vt": "SRAM",
            "depth": "64",
            "width": 21,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x22",
            "vt": "SRAM",
            "depth": "64",
            "width": 22,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x32",
            "vt": "SRAM",
            "depth": "64",
            "width": 32,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x34",
            "vt": "SRAM",
            "depth": "64",
            "width": 34,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM1RW64x8",
            "vt": "SRAM",
            "depth": "64",
            "width": 8,
            "mux": 1,
            "family": "1RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW128x16",
            "vt": "SRAM",
            "depth": "128",
            "width": 16,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW128x32",
            "vt": "SRAM",
            "depth": "128",
            "width": 32,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW128x4",
            "vt": "SRAM",
            "depth": "128",
            "width": 4,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW128x8",
            "vt": "SRAM",
            "depth": "128",
            "width": 8,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW16x16",
            "vt": "SRAM",
            "depth": "16",
            "width": 16,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW16x32",
            "vt": "SRAM",
            "depth": "16",
            "width": 32,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW16x4",
            "vt": "SRAM",
            "depth": "16",
            "width": 4,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW16x8",
            "vt": "SRAM",
            "depth": "16",
            "width": 8,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x16",
            "vt": "SRAM",
            "depth": "32",
            "width": 16,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x22",
            "vt": "SRAM",
            "depth": "32",
            "width": 22,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x32",
            "vt": "SRAM",
            "depth": "32",
            "width": 32,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x33",
            "vt": "SRAM",
            "depth": "32",
            "width": 33,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x39",
            "vt": "SRAM",
            "depth": "32",
            "width": 39,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x4",
            "vt": "SRAM",
            "depth": "32",
            "width": 4,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW32x8",
            "vt": "SRAM",
            "depth": "32",
            "width": 8,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW64x16",
            "vt": "SRAM",
            "depth": "64",
            "width": 16,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW64x24",
            "vt": "SRAM",
            "depth": "64",
            "width": 24,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW64x32",
            "vt": "SRAM",
            "depth": "64",
            "width": 32,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW64x4",
            "vt": "SRAM",
            "depth": "64",
            "width": 4,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        },
        {
            "type": "sram",
            "name": "SRAM2RW64x8",
            "vt": "SRAM",
            "depth": "64",
            "width": 8,
            "mux": 1,
            "family": "2RW",
            "mask": "false",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low"
                }
            ],
            "extra ports": []
        }
    ],
    "vlsi.core.technology": "hammer.technology.asap7",
    "vlsi.core.sram_generator_tool": "hammer.technology.asap7.sram_compiler",
    "vlsi.inputs.pin_mode": "generated",
    "vlsi.inputs.pin.generate_mode": "semi_auto",
    "vlsi.inputs.pin.assignments": [
        {
            "pins": "*",
            "layers": [
                "M5"
            ],
            "side": "bottom"
        }
    ],
    "vlsi.inputs.mmmc_corners": [
        {
            "name": "PVT_0P63V_100C",
            "type": "setup",
            "voltage": "0.63 V",
            "temp": "100 C"
        },
        {
            "name": "PVT_0P77V_0C",
            "type": "hold",
            "voltage": "0.77 V",
            "temp": "0 C"
        }
    ],
    "vlsi.core.build_system": "make",
    "vlsi.core.synthesis_tool": "hammer.synthesis.genus",
    "vlsi.core.par_tool": "hammer.par.innovus",
    "vlsi.core.sim_tool": "hammer.sim.vcs",
    "vlsi.core.timing_tool": "hammer.timing.tempus",
    "vlsi.core.formal_tool": "hammer.formal.conformal",
    "vlsi.core.power_tool": "hammer.power.voltus",
    "vlsi.core.drc_tool": "hammer.drc.calibre",
    "vlsi.core.lvs_tool": "hammer.lvs.calibre",
    "vlsi.inputs.power_spec_type": "cpf",
    "vlsi.inputs.power_spec_mode": "auto",
    "synthesis.inputs.top_module": "riscv_top",
    "synthesis.inputs.input_files": [
        "src-asic-lab/ALUdec.v",
        "src-asic-lab/ALU.v",
        "src-asic-lab/Memory151.v",
        "src-asic-lab/Riscv151.v",
        "src-asic-lab/riscv_arbiter.v",
        "src-asic-lab/riscv_top.v",
        "src-asic-lab/BranchComp.v",
        "src-asic-lab/BranchControl.v",
        "src-asic-lab/Cache.v",
        "src-asic-lab/CSR.v",
        "src-asic-lab/ImmDec.v",
        "src-asic-lab/ImmGen.v",
        "src-asic-lab/mux_21.v",
        "src-asic-lab/mux_41.v",
        "src-asic-lab/PCGen.v",
        "src-asic-lab/Regfile.v",
        "src-asic-lab/RiscvControl.v",
        "src-asic-lab/BranchControl.v",
        "src-asic-lab/HazardDetect.v",
        "src-asic-lab/RiscvDataFetch.v",
        "src-asic-lab/RiscvDataDX.v",
        "src-asic-lab/RiscvDataMW.v",
        "src-asic-lab/ALUop.vh",
        "src-asic-lab/ImmCode.vh",
        "src-asic-lab/const.vh",
        "src-asic-lab/LoadOp.vh",
        "src-asic-lab/Opcode.vh",
        "src-asic-lab/StoreOp.vh",
        "src-asic-lab/util.vh"
    ],
    "sim.inputs.top_module": "riscv_top",
    "sim.inputs.tb_name": "Riscv151_testbench",
    "sim.inputs.tb_dut": "CPU",
    "power.inputs.top_module": "riscv_top",
    "power.inputs.tb_name": "Riscv151_testbench",
    "power.inputs.tb_dut": "CPU",
    "sim.inputs.defines": [
        "CLOCK_PERIOD=5",
        "CLOCK_PERIOD=5"
    ],
    "sim.inputs.options": [
        "-timescale=1ns/10ps",
        "-timescale=1ns/10ps"
    ],
    "vlsi.inputs.clocks": [
        {
            "name": "clk",
            "period": "5ns",
            "uncertainty": "0.1ns"
        }
    ],
    "vlsi.inputs.placement_constraints": [
        {
            "path": "asic-lab",
            "type": "toplevel",
            "x": 0,
            "y": 0,
            "width": 100,
            "height": 100,
            "margins": {
                "left": 0,
                "right": 0,
                "top": 0,
                "bottom": 0
            }
        }
    ],
    "vlsi.inputs.delays": [
        {
            "name": "reset",
            "clock": "clk",
            "delay": "1",
            "direction": "input"
        },
        {
            "name": "operands_bits_A",
            "clock": "clk",
            "delay": "1",
            "direction": "input"
        },
        {
            "name": "operands_bits_B",
            "clock": "clk",
            "delay": "1",
            "direction": "input"
        },
        {
            "name": "operands_val",
            "clock": "clk",
            "delay": "1",
            "direction": "input"
        },
        {
            "name": "operands_rdy",
            "clock": "clk",
            "delay": "1",
            "direction": "output"
        },
        {
            "name": "result_bits_data",
            "clock": "clk",
            "delay": "1",
            "direction": "output"
        },
        {
            "name": "result_val",
            "clock": "clk",
            "delay": "1",
            "direction": "output"
        },
        {
            "name": "result_rdy",
            "clock": "clk",
            "delay": "1",
            "direction": "input"
        }
    ],
    "vlsi.technology.extra_libraries": [
        {
            "library": {
                "name": "SRAM1RW1024x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x17",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x17_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x17.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x37",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x37_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x37.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x38",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x38_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x38.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x44",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x44_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x44.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW2048x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x12",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x12_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x12.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x14",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x14_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x14.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x40",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x40_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x40.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW32x50",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW32x50.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x20",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x20_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x20.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x21",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x34",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x34.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x33",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x33_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x33.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x39",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x39.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x24",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x24_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x24.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x17",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x17_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x17.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x37",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x37_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x37.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x38",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x38_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x38.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x44",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x44_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x44.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW2048x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x12",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x12_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x12.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x14",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x14_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x14.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x40",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x40_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x40.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW32x50",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW32x50.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x20",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x20_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x20.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x21",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x34",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x34.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x33",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x33_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x33.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x39",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x39.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x24",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x24_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x24.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x17",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x17_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x17.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x37",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x37_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x37.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x38",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x38_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x38.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x44",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x44_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x44.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW2048x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x12",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x12_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x12.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x14",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x14_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x14.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x40",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x40_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x40.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW32x50",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW32x50.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x20",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x20_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x20.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x21",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x34",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x34.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x33",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x33_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x33.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x39",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x39.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x24",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x24_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x24.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x17",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x17_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x17.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x37",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x37_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x37.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x38",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x38_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x38.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x44",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x44_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x44.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW1024x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW2048x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x12",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x12_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x12.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x14",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x14_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x14.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x40",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x40_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x40.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x46",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x46.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x48",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x48.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW256x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW32x50",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW32x50.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW4096x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x64",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x64_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x64.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW512x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x128",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x128.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x20",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x20_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x20.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x21",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x34",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x34.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM1RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW128x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW16x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x22",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x22.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x33",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x33_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x33.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x39",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x39.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW32x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x16",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x16.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x24",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x24_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x24.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x32",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x32.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x4",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x4.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        },
        {
            "library": {
                "name": "SRAM2RW64x8",
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "itf_files": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "klayout_techfile": null,
                "spice_file": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x8.v",
                "verilog_synth": null,
                "spice_model_file": null,
                "power_grid_library": null,
                "extra_prefixes": null
            }
        }
    ],
    "sim.inputs.input_files": [
        "src-asic-lab/ALU.v",
        "src-asic-lab/ALUdec.v",
        "src-asic-lab/Riscv151.v",
        "src-asic-lab/Memory151.v",
        "src-asic-lab/ExtMemModel.v",
        "src-asic-lab/no_cache_mem.v",
        "src-asic-lab/riscv_top.v",
        "src-asic-lab/riscv_arbiter.v",
        "src-asic-lab/ALUTestbench.v",
        "src-asic-lab/ALUTestVectorTestbench.v",
        "src-asic-lab/riscv_test_harness.v",
        "src-asic-lab/Riscv151_testbench.v",
        "src-asic-lab/EECS151.v",
        "src-asic-lab/SRAM.v",
        "src-asic-lab/BranchComp.v",
        "src-asic-lab/CSR.v",
        "src-asic-lab/ImmDec.v",
        "src-asic-lab/ImmGen.v",
        "src-asic-lab/mux_21.v",
        "src-asic-lab/mux_41.v",
        "src-asic-lab/Regfile.v",
        "src-asic-lab/RiscvControl.v",
        "src-asic-lab/BranchControl.v",
        "src-asic-lab/HazardDetect.v",
        "src-asic-lab/RiscvDataFetch.v",
        "src-asic-lab/RiscvDataDX.v",
        "src-asic-lab/RiscvDataMW.v",
        "src-asic-lab/Cache.v",
        "src-asic-lab/PCGen.v"
    ],
    "sim.inputs.level": "syn",
    "sim.inputs.timing_annotated": true,
    "synthesis.genus.phys_flow_effort": "high",
    "synthesis.outputs.output_files": [
        "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.v"
    ],
    "synthesis.outputs.sdc": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.sdc",
    "synthesis.outputs.seq_cells": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/find_regs_cells.json",
    "synthesis.outputs.all_regs": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/find_regs_paths.json",
    "synthesis.outputs.sdf_file": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/riscv_top.mapped.sdf"
}