ffffffffffff
a35000001
aefe
e208
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mparam_top glbl -prj mparam.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mparam 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aswin/Desktop/Vivado_hls_projects/5_mplane_hls_ip/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aswin/Desktop/Vivado_hls_projects/5_mplane_hls_ip/solution1/sim/verilog/AESL_axi_s_out2data_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out2data_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aswin/Desktop/Vivado_hls_projects/5_mplane_hls_ip/solution1/sim/verilog/mparam.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mparam_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aswin/Desktop/Vivado_hls_projects/5_mplane_hls_ip/solution1/sim/verilog/AESL_axi_s_out1data_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out1data_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aswin/Desktop/Vivado_hls_projects/5_mplane_hls_ip/solution1/sim/verilog/AESL_axi_s_indata_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_indata_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aswin/Desktop/Vivado_hls_projects/5_mplane_hls_ip/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aswin/Desktop/Vivado_hls_projects/5_mplane_hls_ip/solution1/sim/verilog/mparam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mparam
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mparam
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_indata_V_V
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=112)
Compiling module xil_defaultlib.AESL_axi_s_out1data_V
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_out2data_V_V
Compiling module xil_defaultlib.apatb_mparam_top
Compiling module work.glbl
Built simulation snapshot mparam

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/aswin/Desktop/Vivado_hls_projects/5_mplane_hls_ip/solution1/sim/verilog/xsim.dir/mparam/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/aswin/Desktop/Vivado_hls_projects/5_mplane_hls_ip/solution1/sim/verilog/xsim.dir/mparam/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  4 14:41:17 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  4 14:41:17 2021...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mparam/xsim_script.tcl
# xsim {mparam} -autoloadwcfg -tclbatch {mparam.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source mparam.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "107000"
// RTL Simulation : 1 / 3 [100.00%] @ "117000"
// RTL Simulation : 2 / 3 [100.00%] @ "123000"
// RTL Simulation : 3 / 3 [100.00%] @ "130000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 142400 ps : File "/home/aswin/Desktop/Vivado_hls_projects/5_mplane_hls_ip/solution1/sim/verilog/mparam.autotb.v" Line 300
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb  4 14:41:47 2021...
ffffffffffff
a35000001
aefe
0
