Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  9 16:21:24 2025
| Host         : RHIT-R912GAAZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation
| Design       : caravel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 615 register/latch pins with no clock driven by root clock pin: mprj_io[3] (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: mprj_io[4] (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_sck_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2872 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.914        0.000                      0                40569        0.036        0.000                      0                40569        3.000        0.000                       0                 14047  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clock100            {0.000 5.000}      10.000          100.000         
  clkfbout_clk_fix  {0.000 25.000}     50.000          20.000          
  clock12           {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock100                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_clk_fix                                                                                                                                                   47.845        0.000                       0                     3  
  clock12                12.914        0.000                      0                40254        0.036        0.000                      0                40254       40.417        0.000                       0                 14043  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock12            clock12                 35.287        0.000                      0                  315        0.433        0.000                      0                  315  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock100
  To Clock:  clock100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_fix
  To Clock:  clkfbout_clk_fix

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_fix
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_fix/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       12.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.914ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/dbg_uart_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        70.225ns  (logic 20.732ns (29.522%)  route 49.493ns (70.478%))
  Logic Levels:           71  (CARRY4=19 DSP48E1=2 LUT2=6 LUT3=2 LUT4=4 LUT5=10 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    -0.905    chip_core/soc/core/clk_out1
    SLICE_X46Y51         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=200, routed)         1.073     0.686    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124     0.810 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_5/O
                         net (fo=13, routed)          1.104     1.914    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[26]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.038 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14/O
                         net (fo=1, routed)           0.363     2.402    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.526 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_8/O
                         net (fo=69, routed)          1.288     3.813    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[19]_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.150     3.963 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/Product_i_73/O
                         net (fo=2, routed)           0.455     4.418    chip_core/mprj/TopLevel/LUT/wb3_intf/Product
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=106, routed)         2.595     7.340    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.152     7.492 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542/O
                         net (fo=128, routed)         1.422     8.914    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I2_O)        0.348     9.262 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732/O
                         net (fo=2, routed)           1.618    10.880    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.004 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361/O
                         net (fo=1, routed)           0.514    11.518    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.044 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    12.044    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552/CO[3]
                         net (fo=1, routed)           0.000    12.158    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_272/CO[3]
                         net (fo=1, routed)           1.375    13.647    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f21/result2
    SLICE_X41Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.771 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118/O
                         net (fo=1, routed)           0.811    14.582    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118_n_0
    SLICE_X41Y139        LUT6 (Prop_lut6_I0_O)        0.124    14.706 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_40/O
                         net (fo=12, routed)          1.398    16.105    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[20]_51
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.257 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65/O
                         net (fo=4, routed)           0.986    17.243    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I1_O)        0.326    17.569 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34/O
                         net (fo=2, routed)           0.817    18.385    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.441    19.951    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.075 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         2.349    22.423    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X74Y148        LUT3 (Prop_lut3_I1_O)        0.124    22.547 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3/O
                         net (fo=1, routed)           1.211    23.758    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I1_O)        0.124    23.882 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3/O
                         net (fo=1, routed)           0.000    23.882    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3_n_0
    SLICE_X71Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3/O
                         net (fo=1, routed)           0.000    24.120    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3_n_0
    SLICE_X71Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    24.224 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_2__3/O
                         net (fo=4, routed)           1.173    25.397    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023_1[26]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.316    25.713 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79/O
                         net (fo=1, routed)           1.446    27.159    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79_n_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I0_O)        0.116    27.275 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45/O
                         net (fo=5, routed)           0.992    28.267    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I1_O)        0.328    28.595 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           0.813    29.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.964 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[1]
                         net (fo=2, routed)           1.147    36.111    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0_n_104
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.124    36.235 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.868    37.103    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    37.227 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.580    37.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124    37.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.931    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.463 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.463    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[0]
                         net (fo=2, routed)           0.903    39.702    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.299    40.001 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.452    40.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    40.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.663    41.240    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.124    41.364 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.152    chip_core/mprj/TopLevel/LUT/lut_arb/Zero0
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    42.276 f  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry__2_i_11/O
                         net (fo=41, routed)          1.395    43.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_5
    SLICE_X61Y112        LUT4 (Prop_lut4_I3_O)        0.152    43.823 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.678    44.501    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_1
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.326    44.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.827    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X63Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.377 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.377    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.491 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.491    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.605    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.719 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         0.993    46.712    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    46.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.613    47.448    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.124    47.572 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.996 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[1]
                         net (fo=26, routed)          0.700    48.697    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[1]
    SLICE_X64Y118        LUT2 (Prop_lut2_I1_O)        0.303    49.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_40[1]
    SLICE_X64Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[2]
                         net (fo=1, routed)           0.623    50.203    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[2]
    SLICE_X65Y118        LUT6 (Prop_lut6_I2_O)        0.302    50.505 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=32, routed)          0.811    51.317    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.124    51.441 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O
                         net (fo=169, routed)         0.976    52.417    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124    52.541 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.741    53.282    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub_complement1__0
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.124    53.406 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.406    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_0[0]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.919 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    53.919    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.234 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_32/O[3]
                         net (fo=2, routed)           0.618    54.852    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_12[3]
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.307    55.159 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71/O
                         net (fo=1, routed)           0.000    55.159    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.560 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.560    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.674 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.674    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.913 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_27/O[2]
                         net (fo=24, routed)          1.197    57.110    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[2]_i_5_0[10]
    SLICE_X76Y115        LUT3 (Prop_lut3_I0_O)        0.302    57.412 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/O
                         net (fo=2, routed)           0.604    58.016    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I0_O)        0.124    58.140 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65/O
                         net (fo=1, routed)           0.452    58.592    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I5_O)        0.124    58.716 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/O
                         net (fo=1, routed)           0.787    59.503    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I3_O)        0.124    59.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13/O
                         net (fo=1, routed)           0.726    60.354    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.124    60.478 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    60.478    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X67Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    61.028    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.341 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[3]
                         net (fo=1, routed)           0.426    61.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.306    62.072 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6/O
                         net (fo=1, routed)           0.974    63.046    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6_n_0
    SLICE_X66Y110        LUT2 (Prop_lut2_I0_O)        0.124    63.170 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_5/O
                         net (fo=1, routed)           1.332    64.503    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[18]
    SLICE_X49Y132        LUT6 (Prop_lut6_I1_O)        0.124    64.627 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_2/O
                         net (fo=2, routed)           1.918    66.545    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_2_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124    66.669 r  chip_core/mprj/TopLevel/LUT/lut_arb/dbg_uart_data[30]_i_5/O
                         net (fo=1, routed)           0.876    67.545    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[31]_i_4_0[28]
    SLICE_X49Y78         LUT6 (Prop_lut6_I2_O)        0.124    67.669 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[30]_i_4/O
                         net (fo=1, routed)           0.915    68.584    chip_core/soc/core/RAM128/mprj_dat_i_user[15]
    SLICE_X44Y67         LUT6 (Prop_lut6_I2_O)        0.124    68.708 r  chip_core/soc/core/RAM128/dbg_uart_data[30]_i_2/O
                         net (fo=1, routed)           0.489    69.197    chip_core/soc/core/RAM128/dbg_uart_data[30]_i_2_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I3_O)        0.124    69.321 r  chip_core/soc/core/RAM128/dbg_uart_data[30]_i_1/O
                         net (fo=1, routed)           0.000    69.321    chip_core/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[30]
    SLICE_X44Y66         FDRE                                         r  chip_core/soc/core/dbg_uart_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.508    81.821    chip_core/soc/core/clk_out1
    SLICE_X44Y66         FDRE                                         r  chip_core/soc/core/dbg_uart_data_reg[30]/C
                         clock pessimism              0.559    82.381    
                         clock uncertainty           -0.176    82.204    
    SLICE_X44Y66         FDRE (Setup_fdre_C_D)        0.031    82.235    chip_core/soc/core/dbg_uart_data_reg[30]
  -------------------------------------------------------------------
                         required time                         82.235    
                         arrival time                         -69.321    
  -------------------------------------------------------------------
                         slack                                 12.914    

Slack (MET) :             12.930ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        70.211ns  (logic 20.732ns (29.528%)  route 49.479ns (70.472%))
  Logic Levels:           71  (CARRY4=19 DSP48E1=2 LUT2=6 LUT3=2 LUT4=5 LUT5=10 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    -0.905    chip_core/soc/core/clk_out1
    SLICE_X46Y51         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=200, routed)         1.073     0.686    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124     0.810 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_5/O
                         net (fo=13, routed)          1.104     1.914    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[26]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.038 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14/O
                         net (fo=1, routed)           0.363     2.402    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.526 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_8/O
                         net (fo=69, routed)          1.288     3.813    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[19]_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.150     3.963 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/Product_i_73/O
                         net (fo=2, routed)           0.455     4.418    chip_core/mprj/TopLevel/LUT/wb3_intf/Product
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=106, routed)         2.595     7.340    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.152     7.492 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542/O
                         net (fo=128, routed)         1.422     8.914    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I2_O)        0.348     9.262 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732/O
                         net (fo=2, routed)           1.618    10.880    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.004 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361/O
                         net (fo=1, routed)           0.514    11.518    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.044 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    12.044    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552/CO[3]
                         net (fo=1, routed)           0.000    12.158    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_272/CO[3]
                         net (fo=1, routed)           1.375    13.647    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f21/result2
    SLICE_X41Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.771 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118/O
                         net (fo=1, routed)           0.811    14.582    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118_n_0
    SLICE_X41Y139        LUT6 (Prop_lut6_I0_O)        0.124    14.706 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_40/O
                         net (fo=12, routed)          1.398    16.105    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[20]_51
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.257 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65/O
                         net (fo=4, routed)           0.986    17.243    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I1_O)        0.326    17.569 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34/O
                         net (fo=2, routed)           0.817    18.385    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.441    19.951    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.075 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         2.349    22.423    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X74Y148        LUT3 (Prop_lut3_I1_O)        0.124    22.547 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3/O
                         net (fo=1, routed)           1.211    23.758    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I1_O)        0.124    23.882 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3/O
                         net (fo=1, routed)           0.000    23.882    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3_n_0
    SLICE_X71Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3/O
                         net (fo=1, routed)           0.000    24.120    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3_n_0
    SLICE_X71Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    24.224 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_2__3/O
                         net (fo=4, routed)           1.173    25.397    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023_1[26]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.316    25.713 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79/O
                         net (fo=1, routed)           1.446    27.159    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79_n_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I0_O)        0.116    27.275 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45/O
                         net (fo=5, routed)           0.992    28.267    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I1_O)        0.328    28.595 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           0.813    29.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.964 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[1]
                         net (fo=2, routed)           1.147    36.111    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0_n_104
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.124    36.235 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.868    37.103    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    37.227 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.580    37.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124    37.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.931    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.463 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.463    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[0]
                         net (fo=2, routed)           0.903    39.702    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.299    40.001 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.452    40.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    40.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.663    41.240    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.124    41.364 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.152    chip_core/mprj/TopLevel/LUT/lut_arb/Zero0
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    42.276 f  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry__2_i_11/O
                         net (fo=41, routed)          1.395    43.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_5
    SLICE_X61Y112        LUT4 (Prop_lut4_I3_O)        0.152    43.823 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.678    44.501    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_1
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.326    44.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.827    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X63Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.377 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.377    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.491 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.491    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.605    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.719 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         0.993    46.712    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    46.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.613    47.448    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.124    47.572 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.996 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[1]
                         net (fo=26, routed)          0.700    48.697    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[1]
    SLICE_X64Y118        LUT2 (Prop_lut2_I1_O)        0.303    49.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_40[1]
    SLICE_X64Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[2]
                         net (fo=1, routed)           0.623    50.203    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[2]
    SLICE_X65Y118        LUT6 (Prop_lut6_I2_O)        0.302    50.505 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=32, routed)          0.811    51.317    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.124    51.441 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O
                         net (fo=169, routed)         0.976    52.417    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124    52.541 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.741    53.282    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub_complement1__0
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.124    53.406 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.406    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_0[0]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.919 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    53.919    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.234 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_32/O[3]
                         net (fo=2, routed)           0.618    54.852    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_12[3]
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.307    55.159 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71/O
                         net (fo=1, routed)           0.000    55.159    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.560 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.560    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.674 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.674    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.913 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_27/O[2]
                         net (fo=24, routed)          1.197    57.110    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[2]_i_5_0[10]
    SLICE_X76Y115        LUT3 (Prop_lut3_I0_O)        0.302    57.412 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/O
                         net (fo=2, routed)           0.604    58.016    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I0_O)        0.124    58.140 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65/O
                         net (fo=1, routed)           0.452    58.592    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I5_O)        0.124    58.716 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/O
                         net (fo=1, routed)           0.787    59.503    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I3_O)        0.124    59.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13/O
                         net (fo=1, routed)           0.726    60.354    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.124    60.478 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    60.478    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X67Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    61.028    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.341 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[3]
                         net (fo=1, routed)           0.426    61.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.306    62.072 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6/O
                         net (fo=1, routed)           0.974    63.046    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6_n_0
    SLICE_X66Y110        LUT2 (Prop_lut2_I0_O)        0.124    63.170 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_5/O
                         net (fo=1, routed)           1.332    64.503    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[18]
    SLICE_X49Y132        LUT6 (Prop_lut6_I1_O)        0.124    64.627 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_2/O
                         net (fo=2, routed)           1.901    66.528    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_2_n_0
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.124    66.652 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_1/O
                         net (fo=4, routed)           0.764    67.416    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_1
    SLICE_X49Y78         LUT6 (Prop_lut6_I2_O)        0.124    67.540 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[30]_i_5/O
                         net (fo=1, routed)           0.947    68.487    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj/wbs_dat_o_user[30]
    SLICE_X44Y68         LUT6 (Prop_lut6_I2_O)        0.124    68.611 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[30]_i_2/O
                         net (fo=1, routed)           0.571    69.182    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[30]_i_2_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    69.306 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[30]_i_1/O
                         net (fo=1, routed)           0.000    69.306    chip_core/soc/core/VexRiscv/shared_dat_r[30]
    SLICE_X44Y65         FDRE                                         r  chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.509    81.822    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X44Y65         FDRE                                         r  chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[30]/C
                         clock pessimism              0.559    82.382    
                         clock uncertainty           -0.176    82.205    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)        0.031    82.236    chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[30]
  -------------------------------------------------------------------
                         required time                         82.236    
                         arrival time                         -69.306    
  -------------------------------------------------------------------
                         slack                                 12.930    

Slack (MET) :             13.418ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        69.708ns  (logic 20.732ns (29.741%)  route 48.976ns (70.259%))
  Logic Levels:           71  (CARRY4=19 DSP48E1=2 LUT2=6 LUT3=2 LUT4=5 LUT5=10 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 81.807 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    -0.905    chip_core/soc/core/clk_out1
    SLICE_X46Y51         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=200, routed)         1.073     0.686    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124     0.810 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_5/O
                         net (fo=13, routed)          1.104     1.914    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[26]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.038 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14/O
                         net (fo=1, routed)           0.363     2.402    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.526 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_8/O
                         net (fo=69, routed)          1.288     3.813    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[19]_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.150     3.963 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/Product_i_73/O
                         net (fo=2, routed)           0.455     4.418    chip_core/mprj/TopLevel/LUT/wb3_intf/Product
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=106, routed)         2.595     7.340    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.152     7.492 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542/O
                         net (fo=128, routed)         1.422     8.914    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I2_O)        0.348     9.262 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732/O
                         net (fo=2, routed)           1.618    10.880    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.004 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361/O
                         net (fo=1, routed)           0.514    11.518    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.044 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    12.044    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552/CO[3]
                         net (fo=1, routed)           0.000    12.158    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_272/CO[3]
                         net (fo=1, routed)           1.375    13.647    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f21/result2
    SLICE_X41Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.771 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118/O
                         net (fo=1, routed)           0.811    14.582    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118_n_0
    SLICE_X41Y139        LUT6 (Prop_lut6_I0_O)        0.124    14.706 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_40/O
                         net (fo=12, routed)          1.398    16.105    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[20]_51
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.257 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65/O
                         net (fo=4, routed)           0.986    17.243    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I1_O)        0.326    17.569 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34/O
                         net (fo=2, routed)           0.817    18.385    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.441    19.951    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.075 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         2.349    22.423    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X74Y148        LUT3 (Prop_lut3_I1_O)        0.124    22.547 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3/O
                         net (fo=1, routed)           1.211    23.758    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I1_O)        0.124    23.882 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3/O
                         net (fo=1, routed)           0.000    23.882    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3_n_0
    SLICE_X71Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3/O
                         net (fo=1, routed)           0.000    24.120    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3_n_0
    SLICE_X71Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    24.224 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_2__3/O
                         net (fo=4, routed)           1.173    25.397    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023_1[26]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.316    25.713 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79/O
                         net (fo=1, routed)           1.446    27.159    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79_n_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I0_O)        0.116    27.275 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45/O
                         net (fo=5, routed)           0.992    28.267    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I1_O)        0.328    28.595 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           0.813    29.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.964 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[1]
                         net (fo=2, routed)           1.147    36.111    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0_n_104
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.124    36.235 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.868    37.103    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    37.227 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.580    37.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124    37.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.931    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.463 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.463    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[0]
                         net (fo=2, routed)           0.903    39.702    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.299    40.001 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.452    40.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    40.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.663    41.240    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.124    41.364 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.152    chip_core/mprj/TopLevel/LUT/lut_arb/Zero0
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    42.276 f  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry__2_i_11/O
                         net (fo=41, routed)          1.395    43.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_5
    SLICE_X61Y112        LUT4 (Prop_lut4_I3_O)        0.152    43.823 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.678    44.501    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_1
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.326    44.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.827    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X63Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.377 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.377    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.491 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.491    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.605    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.719 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         0.993    46.712    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    46.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.613    47.448    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.124    47.572 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.996 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[1]
                         net (fo=26, routed)          0.700    48.697    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[1]
    SLICE_X64Y118        LUT2 (Prop_lut2_I1_O)        0.303    49.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_40[1]
    SLICE_X64Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[2]
                         net (fo=1, routed)           0.623    50.203    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[2]
    SLICE_X65Y118        LUT6 (Prop_lut6_I2_O)        0.302    50.505 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=32, routed)          0.811    51.317    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.124    51.441 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O
                         net (fo=169, routed)         0.976    52.417    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124    52.541 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.741    53.282    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub_complement1__0
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.124    53.406 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.406    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_0[0]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.919 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    53.919    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.234 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_32/O[3]
                         net (fo=2, routed)           0.618    54.852    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_12[3]
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.307    55.159 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71/O
                         net (fo=1, routed)           0.000    55.159    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.560 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.560    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.674 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.674    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.913 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_27/O[2]
                         net (fo=24, routed)          1.197    57.110    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[2]_i_5_0[10]
    SLICE_X76Y115        LUT3 (Prop_lut3_I0_O)        0.302    57.412 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/O
                         net (fo=2, routed)           0.604    58.016    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I0_O)        0.124    58.140 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65/O
                         net (fo=1, routed)           0.452    58.592    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I5_O)        0.124    58.716 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/O
                         net (fo=1, routed)           0.787    59.503    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I3_O)        0.124    59.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13/O
                         net (fo=1, routed)           0.726    60.354    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.124    60.478 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    60.478    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X67Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    61.028    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.341 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[3]
                         net (fo=1, routed)           0.426    61.766    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[7]
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.306    62.072 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6/O
                         net (fo=1, routed)           0.974    63.046    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_6_n_0
    SLICE_X66Y110        LUT2 (Prop_lut2_I0_O)        0.124    63.170 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[30]_i_5/O
                         net (fo=1, routed)           1.332    64.503    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[18]
    SLICE_X49Y132        LUT6 (Prop_lut6_I1_O)        0.124    64.627 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_2/O
                         net (fo=2, routed)           1.901    66.528    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_2_n_0
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.124    66.652 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[30]_i_1/O
                         net (fo=4, routed)           0.761    67.414    chip_core/mprj/TopLevel/LUT/lut_arb/D[18]
    SLICE_X50Y78         LUT6 (Prop_lut6_I3_O)        0.124    67.538 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[30]_i_13/O
                         net (fo=1, routed)           0.677    68.215    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg_reg[30]_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I3_O)        0.124    68.339 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[30]_i_5/O
                         net (fo=1, routed)           0.340    68.679    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[30]_i_5_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124    68.803 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[30]_i_1/O
                         net (fo=1, routed)           0.000    68.803    chip_core/mprj/TopLevel/DMA/u_mm2s/D[22]
    SLICE_X51Y74         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.494    81.807    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X51Y74         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]/C
                         clock pessimism              0.559    82.367    
                         clock uncertainty           -0.176    82.190    
    SLICE_X51Y74         FDRE (Setup_fdre_C_D)        0.031    82.221    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[30]
  -------------------------------------------------------------------
                         required time                         82.221    
                         arrival time                         -68.803    
  -------------------------------------------------------------------
                         slack                                 13.418    

Slack (MET) :             14.139ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/dbg_uart_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        69.003ns  (logic 20.385ns (29.542%)  route 48.618ns (70.458%))
  Logic Levels:           69  (CARRY4=18 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=10 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    -0.905    chip_core/soc/core/clk_out1
    SLICE_X46Y51         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=200, routed)         1.073     0.686    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124     0.810 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_5/O
                         net (fo=13, routed)          1.104     1.914    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[26]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.038 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14/O
                         net (fo=1, routed)           0.363     2.402    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.526 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_8/O
                         net (fo=69, routed)          1.288     3.813    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[19]_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.150     3.963 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/Product_i_73/O
                         net (fo=2, routed)           0.455     4.418    chip_core/mprj/TopLevel/LUT/wb3_intf/Product
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=106, routed)         2.595     7.340    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.152     7.492 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542/O
                         net (fo=128, routed)         1.422     8.914    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I2_O)        0.348     9.262 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732/O
                         net (fo=2, routed)           1.618    10.880    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.004 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361/O
                         net (fo=1, routed)           0.514    11.518    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.044 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    12.044    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552/CO[3]
                         net (fo=1, routed)           0.000    12.158    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_272/CO[3]
                         net (fo=1, routed)           1.375    13.647    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f21/result2
    SLICE_X41Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.771 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118/O
                         net (fo=1, routed)           0.811    14.582    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118_n_0
    SLICE_X41Y139        LUT6 (Prop_lut6_I0_O)        0.124    14.706 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_40/O
                         net (fo=12, routed)          1.398    16.105    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[20]_51
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.257 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65/O
                         net (fo=4, routed)           0.986    17.243    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I1_O)        0.326    17.569 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34/O
                         net (fo=2, routed)           0.817    18.385    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.441    19.951    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.075 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         2.349    22.423    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X74Y148        LUT3 (Prop_lut3_I1_O)        0.124    22.547 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3/O
                         net (fo=1, routed)           1.211    23.758    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I1_O)        0.124    23.882 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3/O
                         net (fo=1, routed)           0.000    23.882    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3_n_0
    SLICE_X71Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3/O
                         net (fo=1, routed)           0.000    24.120    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3_n_0
    SLICE_X71Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    24.224 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_2__3/O
                         net (fo=4, routed)           1.173    25.397    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023_1[26]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.316    25.713 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79/O
                         net (fo=1, routed)           1.446    27.159    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79_n_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I0_O)        0.116    27.275 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45/O
                         net (fo=5, routed)           0.992    28.267    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I1_O)        0.328    28.595 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           0.813    29.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.964 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[1]
                         net (fo=2, routed)           1.147    36.111    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0_n_104
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.124    36.235 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.868    37.103    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    37.227 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.580    37.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124    37.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.931    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.463 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.463    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[0]
                         net (fo=2, routed)           0.903    39.702    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.299    40.001 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.452    40.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    40.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.663    41.240    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.124    41.364 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.152    chip_core/mprj/TopLevel/LUT/lut_arb/Zero0
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    42.276 f  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry__2_i_11/O
                         net (fo=41, routed)          1.395    43.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_5
    SLICE_X61Y112        LUT4 (Prop_lut4_I3_O)        0.152    43.823 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.678    44.501    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_1
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.326    44.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.827    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X63Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.377 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.377    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.491 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.491    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.605    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.719 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         0.993    46.712    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    46.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.613    47.448    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.124    47.572 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.996 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[1]
                         net (fo=26, routed)          0.700    48.697    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[1]
    SLICE_X64Y118        LUT2 (Prop_lut2_I1_O)        0.303    49.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_40[1]
    SLICE_X64Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[2]
                         net (fo=1, routed)           0.623    50.203    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[2]
    SLICE_X65Y118        LUT6 (Prop_lut6_I2_O)        0.302    50.505 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=32, routed)          0.811    51.317    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.124    51.441 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O
                         net (fo=169, routed)         0.976    52.417    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124    52.541 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.741    53.282    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub_complement1__0
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.124    53.406 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.406    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_0[0]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.919 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    53.919    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.234 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_32/O[3]
                         net (fo=2, routed)           0.618    54.852    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_12[3]
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.307    55.159 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71/O
                         net (fo=1, routed)           0.000    55.159    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.560 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.560    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.674 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.674    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.913 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_27/O[2]
                         net (fo=24, routed)          1.197    57.110    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[2]_i_5_0[10]
    SLICE_X76Y115        LUT3 (Prop_lut3_I0_O)        0.302    57.412 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/O
                         net (fo=2, routed)           0.604    58.016    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I0_O)        0.124    58.140 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65/O
                         net (fo=1, routed)           0.452    58.592    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I5_O)        0.124    58.716 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/O
                         net (fo=1, routed)           0.787    59.503    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I3_O)        0.124    59.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13/O
                         net (fo=1, routed)           0.726    60.354    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.124    60.478 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    60.478    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X67Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    61.118 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/O[3]
                         net (fo=1, routed)           0.433    61.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[3]
    SLICE_X65Y120        LUT6 (Prop_lut6_I0_O)        0.306    61.856 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[26]_i_5/O
                         net (fo=1, routed)           1.143    62.999    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[14]
    SLICE_X57Y135        LUT6 (Prop_lut6_I1_O)        0.124    63.123 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[26]_i_2/O
                         net (fo=3, routed)           0.568    63.691    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[26]_i_2_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I0_O)        0.124    63.815 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[26]_i_15/O
                         net (fo=2, routed)           2.440    66.255    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[31]_i_4_0[24]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.124    66.379 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[26]_i_4/O
                         net (fo=2, routed)           0.920    67.299    chip_core/soc/core/RAM128/mprj_dat_i_user[11]
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124    67.423 r  chip_core/soc/core/RAM128/dbg_uart_data[26]_i_2/O
                         net (fo=1, routed)           0.551    67.974    chip_core/soc/core/RAM128/dbg_uart_data[26]_i_2_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I3_O)        0.124    68.098 r  chip_core/soc/core/RAM128/dbg_uart_data[26]_i_1/O
                         net (fo=1, routed)           0.000    68.098    chip_core/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[26]
    SLICE_X43Y64         FDRE                                         r  chip_core/soc/core/dbg_uart_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.510    81.823    chip_core/soc/core/clk_out1
    SLICE_X43Y64         FDRE                                         r  chip_core/soc/core/dbg_uart_data_reg[26]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.176    82.206    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)        0.031    82.237    chip_core/soc/core/dbg_uart_data_reg[26]
  -------------------------------------------------------------------
                         required time                         82.237    
                         arrival time                         -68.098    
  -------------------------------------------------------------------
                         slack                                 14.139    

Slack (MET) :             14.178ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.965ns  (logic 20.385ns (29.559%)  route 48.580ns (70.441%))
  Logic Levels:           69  (CARRY4=18 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=11 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    -0.905    chip_core/soc/core/clk_out1
    SLICE_X46Y51         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=200, routed)         1.073     0.686    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124     0.810 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_5/O
                         net (fo=13, routed)          1.104     1.914    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[26]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.038 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14/O
                         net (fo=1, routed)           0.363     2.402    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.526 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_8/O
                         net (fo=69, routed)          1.288     3.813    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[19]_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.150     3.963 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/Product_i_73/O
                         net (fo=2, routed)           0.455     4.418    chip_core/mprj/TopLevel/LUT/wb3_intf/Product
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=106, routed)         2.595     7.340    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.152     7.492 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542/O
                         net (fo=128, routed)         1.422     8.914    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I2_O)        0.348     9.262 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732/O
                         net (fo=2, routed)           1.618    10.880    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.004 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361/O
                         net (fo=1, routed)           0.514    11.518    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.044 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    12.044    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552/CO[3]
                         net (fo=1, routed)           0.000    12.158    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_272/CO[3]
                         net (fo=1, routed)           1.375    13.647    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f21/result2
    SLICE_X41Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.771 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118/O
                         net (fo=1, routed)           0.811    14.582    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118_n_0
    SLICE_X41Y139        LUT6 (Prop_lut6_I0_O)        0.124    14.706 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_40/O
                         net (fo=12, routed)          1.398    16.105    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[20]_51
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.257 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65/O
                         net (fo=4, routed)           0.986    17.243    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I1_O)        0.326    17.569 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34/O
                         net (fo=2, routed)           0.817    18.385    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.441    19.951    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.075 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         2.349    22.423    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X74Y148        LUT3 (Prop_lut3_I1_O)        0.124    22.547 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3/O
                         net (fo=1, routed)           1.211    23.758    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I1_O)        0.124    23.882 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3/O
                         net (fo=1, routed)           0.000    23.882    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3_n_0
    SLICE_X71Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3/O
                         net (fo=1, routed)           0.000    24.120    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3_n_0
    SLICE_X71Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    24.224 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_2__3/O
                         net (fo=4, routed)           1.173    25.397    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023_1[26]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.316    25.713 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79/O
                         net (fo=1, routed)           1.446    27.159    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79_n_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I0_O)        0.116    27.275 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45/O
                         net (fo=5, routed)           0.992    28.267    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I1_O)        0.328    28.595 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           0.813    29.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.964 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[1]
                         net (fo=2, routed)           1.147    36.111    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0_n_104
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.124    36.235 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.868    37.103    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    37.227 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.580    37.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124    37.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.931    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.463 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.463    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[0]
                         net (fo=2, routed)           0.903    39.702    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.299    40.001 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.452    40.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    40.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.663    41.240    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.124    41.364 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.152    chip_core/mprj/TopLevel/LUT/lut_arb/Zero0
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    42.276 f  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry__2_i_11/O
                         net (fo=41, routed)          1.395    43.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_5
    SLICE_X61Y112        LUT4 (Prop_lut4_I3_O)        0.152    43.823 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.678    44.501    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_1
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.326    44.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.827    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X63Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.377 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.377    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.491 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.491    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.605    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.719 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         0.993    46.712    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    46.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.613    47.448    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.124    47.572 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.996 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[1]
                         net (fo=26, routed)          0.700    48.697    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[1]
    SLICE_X64Y118        LUT2 (Prop_lut2_I1_O)        0.303    49.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_40[1]
    SLICE_X64Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[2]
                         net (fo=1, routed)           0.623    50.203    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[2]
    SLICE_X65Y118        LUT6 (Prop_lut6_I2_O)        0.302    50.505 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=32, routed)          0.811    51.317    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.124    51.441 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O
                         net (fo=169, routed)         0.976    52.417    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124    52.541 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.741    53.282    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub_complement1__0
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.124    53.406 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.406    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_0[0]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.919 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    53.919    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.234 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_32/O[3]
                         net (fo=2, routed)           0.618    54.852    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_12[3]
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.307    55.159 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71/O
                         net (fo=1, routed)           0.000    55.159    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.560 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.560    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.674 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.674    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.913 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_27/O[2]
                         net (fo=24, routed)          1.197    57.110    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[2]_i_5_0[10]
    SLICE_X76Y115        LUT3 (Prop_lut3_I0_O)        0.302    57.412 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/O
                         net (fo=2, routed)           0.604    58.016    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I0_O)        0.124    58.140 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65/O
                         net (fo=1, routed)           0.452    58.592    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I5_O)        0.124    58.716 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/O
                         net (fo=1, routed)           0.787    59.503    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I3_O)        0.124    59.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13/O
                         net (fo=1, routed)           0.726    60.354    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.124    60.478 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    60.478    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X67Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    61.118 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/O[3]
                         net (fo=1, routed)           0.433    61.550    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[3]
    SLICE_X65Y120        LUT6 (Prop_lut6_I0_O)        0.306    61.856 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[26]_i_5/O
                         net (fo=1, routed)           1.143    62.999    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[14]
    SLICE_X57Y135        LUT6 (Prop_lut6_I1_O)        0.124    63.123 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[26]_i_2/O
                         net (fo=3, routed)           0.568    63.691    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[26]_i_2_n_0
    SLICE_X57Y132        LUT6 (Prop_lut6_I0_O)        0.124    63.815 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[26]_i_15/O
                         net (fo=2, routed)           2.440    66.255    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[31]_i_4_0[24]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.124    66.379 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[26]_i_4/O
                         net (fo=2, routed)           0.843    67.221    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/wbs_dat_o_reg[30][18]
    SLICE_X49Y64         LUT6 (Prop_lut6_I4_O)        0.124    67.345 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[26]_i_2/O
                         net (fo=1, routed)           0.591    67.936    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[26]_i_2_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I1_O)        0.124    68.060 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[26]_i_1/O
                         net (fo=1, routed)           0.000    68.060    chip_core/soc/core/VexRiscv/shared_dat_r[26]
    SLICE_X44Y62         FDRE                                         r  chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.511    81.824    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X44Y62         FDRE                                         r  chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[26]/C
                         clock pessimism              0.559    82.384    
                         clock uncertainty           -0.176    82.207    
    SLICE_X44Y62         FDRE (Setup_fdre_C_D)        0.031    82.238    chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[26]
  -------------------------------------------------------------------
                         required time                         82.238    
                         arrival time                         -68.060    
  -------------------------------------------------------------------
                         slack                                 14.178    

Slack (MET) :             14.184ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/dbg_uart_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.958ns  (logic 20.626ns (29.911%)  route 48.332ns (70.089%))
  Logic Levels:           70  (CARRY4=19 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=10 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    -0.905    chip_core/soc/core/clk_out1
    SLICE_X46Y51         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=200, routed)         1.073     0.686    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124     0.810 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_5/O
                         net (fo=13, routed)          1.104     1.914    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[26]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.038 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14/O
                         net (fo=1, routed)           0.363     2.402    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.526 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_8/O
                         net (fo=69, routed)          1.288     3.813    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[19]_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.150     3.963 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/Product_i_73/O
                         net (fo=2, routed)           0.455     4.418    chip_core/mprj/TopLevel/LUT/wb3_intf/Product
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=106, routed)         2.595     7.340    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.152     7.492 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542/O
                         net (fo=128, routed)         1.422     8.914    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I2_O)        0.348     9.262 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732/O
                         net (fo=2, routed)           1.618    10.880    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.004 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361/O
                         net (fo=1, routed)           0.514    11.518    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.044 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    12.044    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552/CO[3]
                         net (fo=1, routed)           0.000    12.158    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_272/CO[3]
                         net (fo=1, routed)           1.375    13.647    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f21/result2
    SLICE_X41Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.771 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118/O
                         net (fo=1, routed)           0.811    14.582    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118_n_0
    SLICE_X41Y139        LUT6 (Prop_lut6_I0_O)        0.124    14.706 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_40/O
                         net (fo=12, routed)          1.398    16.105    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[20]_51
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.257 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65/O
                         net (fo=4, routed)           0.986    17.243    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I1_O)        0.326    17.569 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34/O
                         net (fo=2, routed)           0.817    18.385    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.441    19.951    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.075 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         2.349    22.423    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X74Y148        LUT3 (Prop_lut3_I1_O)        0.124    22.547 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3/O
                         net (fo=1, routed)           1.211    23.758    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I1_O)        0.124    23.882 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3/O
                         net (fo=1, routed)           0.000    23.882    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3_n_0
    SLICE_X71Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3/O
                         net (fo=1, routed)           0.000    24.120    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3_n_0
    SLICE_X71Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    24.224 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_2__3/O
                         net (fo=4, routed)           1.173    25.397    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023_1[26]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.316    25.713 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79/O
                         net (fo=1, routed)           1.446    27.159    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79_n_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I0_O)        0.116    27.275 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45/O
                         net (fo=5, routed)           0.992    28.267    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I1_O)        0.328    28.595 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           0.813    29.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.964 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[1]
                         net (fo=2, routed)           1.147    36.111    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0_n_104
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.124    36.235 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.868    37.103    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    37.227 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.580    37.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124    37.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.931    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.463 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.463    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[0]
                         net (fo=2, routed)           0.903    39.702    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.299    40.001 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.452    40.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    40.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.663    41.240    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.124    41.364 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.152    chip_core/mprj/TopLevel/LUT/lut_arb/Zero0
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    42.276 f  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry__2_i_11/O
                         net (fo=41, routed)          1.395    43.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_5
    SLICE_X61Y112        LUT4 (Prop_lut4_I3_O)        0.152    43.823 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.678    44.501    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_1
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.326    44.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.827    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X63Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.377 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.377    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.491 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.491    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.605    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.719 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         0.993    46.712    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    46.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.613    47.448    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.124    47.572 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.996 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[1]
                         net (fo=26, routed)          0.700    48.697    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[1]
    SLICE_X64Y118        LUT2 (Prop_lut2_I1_O)        0.303    49.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_40[1]
    SLICE_X64Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[2]
                         net (fo=1, routed)           0.623    50.203    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[2]
    SLICE_X65Y118        LUT6 (Prop_lut6_I2_O)        0.302    50.505 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=32, routed)          0.811    51.317    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.124    51.441 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O
                         net (fo=169, routed)         0.976    52.417    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124    52.541 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.741    53.282    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub_complement1__0
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.124    53.406 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.406    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_0[0]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.919 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    53.919    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.234 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_32/O[3]
                         net (fo=2, routed)           0.618    54.852    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_12[3]
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.307    55.159 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71/O
                         net (fo=1, routed)           0.000    55.159    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.560 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.560    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.674 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.674    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.913 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_27/O[2]
                         net (fo=24, routed)          1.197    57.110    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[2]_i_5_0[10]
    SLICE_X76Y115        LUT3 (Prop_lut3_I0_O)        0.302    57.412 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/O
                         net (fo=2, routed)           0.604    58.016    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I0_O)        0.124    58.140 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65/O
                         net (fo=1, routed)           0.452    58.592    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I5_O)        0.124    58.716 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/O
                         net (fo=1, routed)           0.787    59.503    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I3_O)        0.124    59.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13/O
                         net (fo=1, routed)           0.726    60.354    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.124    60.478 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    60.478    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X67Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    61.028    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.362 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[1]
                         net (fo=1, routed)           0.306    61.668    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[5]
    SLICE_X66Y120        LUT6 (Prop_lut6_I0_O)        0.303    61.971 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[28]_i_5/O
                         net (fo=1, routed)           1.186    63.157    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[16]
    SLICE_X55Y135        LUT6 (Prop_lut6_I1_O)        0.124    63.281 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[28]_i_2/O
                         net (fo=3, routed)           0.686    63.967    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[28]_i_2_n_0
    SLICE_X54Y130        LUT6 (Prop_lut6_I0_O)        0.124    64.091 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_15/O
                         net (fo=2, routed)           2.254    66.344    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[31]_i_4_0[26]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.124    66.468 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[28]_i_4/O
                         net (fo=2, routed)           0.870    67.339    chip_core/soc/core/RAM128/mprj_dat_i_user[13]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    67.463 r  chip_core/soc/core/RAM128/dbg_uart_data[28]_i_2/O
                         net (fo=1, routed)           0.467    67.930    chip_core/soc/core/RAM128/dbg_uart_data[28]_i_2_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.124    68.054 r  chip_core/soc/core/RAM128/dbg_uart_data[28]_i_1/O
                         net (fo=1, routed)           0.000    68.054    chip_core/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[28]
    SLICE_X45Y63         FDRE                                         r  chip_core/soc/core/dbg_uart_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.510    81.823    chip_core/soc/core/clk_out1
    SLICE_X45Y63         FDRE                                         r  chip_core/soc/core/dbg_uart_data_reg[28]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.176    82.206    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031    82.237    chip_core/soc/core/dbg_uart_data_reg[28]
  -------------------------------------------------------------------
                         required time                         82.237    
                         arrival time                         -68.054    
  -------------------------------------------------------------------
                         slack                                 14.184    

Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/dbg_uart_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.950ns  (logic 20.321ns (29.472%)  route 48.629ns (70.528%))
  Logic Levels:           69  (CARRY4=18 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=10 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 81.823 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    -0.905    chip_core/soc/core/clk_out1
    SLICE_X46Y51         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=200, routed)         1.073     0.686    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124     0.810 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_5/O
                         net (fo=13, routed)          1.104     1.914    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[26]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.038 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14/O
                         net (fo=1, routed)           0.363     2.402    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.526 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_8/O
                         net (fo=69, routed)          1.288     3.813    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[19]_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.150     3.963 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/Product_i_73/O
                         net (fo=2, routed)           0.455     4.418    chip_core/mprj/TopLevel/LUT/wb3_intf/Product
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=106, routed)         2.595     7.340    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.152     7.492 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542/O
                         net (fo=128, routed)         1.422     8.914    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I2_O)        0.348     9.262 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732/O
                         net (fo=2, routed)           1.618    10.880    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.004 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361/O
                         net (fo=1, routed)           0.514    11.518    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.044 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    12.044    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552/CO[3]
                         net (fo=1, routed)           0.000    12.158    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_272/CO[3]
                         net (fo=1, routed)           1.375    13.647    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f21/result2
    SLICE_X41Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.771 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118/O
                         net (fo=1, routed)           0.811    14.582    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118_n_0
    SLICE_X41Y139        LUT6 (Prop_lut6_I0_O)        0.124    14.706 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_40/O
                         net (fo=12, routed)          1.398    16.105    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[20]_51
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.257 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65/O
                         net (fo=4, routed)           0.986    17.243    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I1_O)        0.326    17.569 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34/O
                         net (fo=2, routed)           0.817    18.385    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.441    19.951    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.075 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         2.349    22.423    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X74Y148        LUT3 (Prop_lut3_I1_O)        0.124    22.547 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3/O
                         net (fo=1, routed)           1.211    23.758    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I1_O)        0.124    23.882 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3/O
                         net (fo=1, routed)           0.000    23.882    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3_n_0
    SLICE_X71Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3/O
                         net (fo=1, routed)           0.000    24.120    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3_n_0
    SLICE_X71Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    24.224 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_2__3/O
                         net (fo=4, routed)           1.173    25.397    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023_1[26]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.316    25.713 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79/O
                         net (fo=1, routed)           1.446    27.159    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79_n_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I0_O)        0.116    27.275 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45/O
                         net (fo=5, routed)           0.992    28.267    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I1_O)        0.328    28.595 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           0.813    29.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.964 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[1]
                         net (fo=2, routed)           1.147    36.111    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0_n_104
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.124    36.235 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.868    37.103    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    37.227 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.580    37.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124    37.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.931    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.463 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.463    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[0]
                         net (fo=2, routed)           0.903    39.702    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.299    40.001 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.452    40.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    40.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.663    41.240    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.124    41.364 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.152    chip_core/mprj/TopLevel/LUT/lut_arb/Zero0
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    42.276 f  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry__2_i_11/O
                         net (fo=41, routed)          1.395    43.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_5
    SLICE_X61Y112        LUT4 (Prop_lut4_I3_O)        0.152    43.823 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.678    44.501    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_1
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.326    44.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.827    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X63Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.377 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.377    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.491 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.491    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.605    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.719 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         0.993    46.712    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    46.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.613    47.448    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.124    47.572 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.996 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[1]
                         net (fo=26, routed)          0.700    48.697    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[1]
    SLICE_X64Y118        LUT2 (Prop_lut2_I1_O)        0.303    49.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_40[1]
    SLICE_X64Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[2]
                         net (fo=1, routed)           0.623    50.203    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[2]
    SLICE_X65Y118        LUT6 (Prop_lut6_I2_O)        0.302    50.505 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=32, routed)          0.811    51.317    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.124    51.441 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O
                         net (fo=169, routed)         0.976    52.417    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124    52.541 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.741    53.282    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub_complement1__0
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.124    53.406 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.406    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_0[0]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.919 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    53.919    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.234 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_32/O[3]
                         net (fo=2, routed)           0.618    54.852    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_12[3]
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.307    55.159 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71/O
                         net (fo=1, routed)           0.000    55.159    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.560 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.560    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.674 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.674    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.913 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_27/O[2]
                         net (fo=24, routed)          1.197    57.110    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[2]_i_5_0[10]
    SLICE_X76Y115        LUT3 (Prop_lut3_I0_O)        0.302    57.412 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/O
                         net (fo=2, routed)           0.604    58.016    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I0_O)        0.124    58.140 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65/O
                         net (fo=1, routed)           0.452    58.592    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I5_O)        0.124    58.716 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/O
                         net (fo=1, routed)           0.787    59.503    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I3_O)        0.124    59.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13/O
                         net (fo=1, routed)           0.726    60.354    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.124    60.478 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    60.478    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X67Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/O[2]
                         net (fo=1, routed)           0.428    61.486    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[2]
    SLICE_X65Y119        LUT6 (Prop_lut6_I0_O)        0.302    61.788 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[25]_i_5/O
                         net (fo=1, routed)           1.199    62.987    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[13]
    SLICE_X55Y133        LUT6 (Prop_lut6_I1_O)        0.124    63.111 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[25]_i_2/O
                         net (fo=3, routed)           0.424    63.535    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[25]_i_2_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I0_O)        0.124    63.659 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[25]_i_15/O
                         net (fo=2, routed)           2.469    66.129    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[31]_i_4_0[23]
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.124    66.253 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_4/O
                         net (fo=2, routed)           0.928    67.180    chip_core/soc/core/RAM128/mprj_dat_i_user[10]
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124    67.304 r  chip_core/soc/core/RAM128/dbg_uart_data[25]_i_2/O
                         net (fo=1, routed)           0.617    67.921    chip_core/soc/core/RAM128/dbg_uart_data[25]_i_2_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I3_O)        0.124    68.045 r  chip_core/soc/core/RAM128/dbg_uart_data[25]_i_1/O
                         net (fo=1, routed)           0.000    68.045    chip_core/soc/core/dbg_uart_data_uartwishbonebridge_next_value6[25]
    SLICE_X44Y63         FDRE                                         r  chip_core/soc/core/dbg_uart_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.510    81.823    chip_core/soc/core/clk_out1
    SLICE_X44Y63         FDRE                                         r  chip_core/soc/core/dbg_uart_data_reg[25]/C
                         clock pessimism              0.559    82.383    
                         clock uncertainty           -0.176    82.206    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031    82.237    chip_core/soc/core/dbg_uart_data_reg[25]
  -------------------------------------------------------------------
                         required time                         82.237    
                         arrival time                         -68.045    
  -------------------------------------------------------------------
                         slack                                 14.192    

Slack (MET) :             14.218ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.989ns  (logic 20.626ns (29.898%)  route 48.363ns (70.102%))
  Logic Levels:           70  (CARRY4=19 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=11 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    -0.905    chip_core/soc/core/clk_out1
    SLICE_X46Y51         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=200, routed)         1.073     0.686    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124     0.810 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_5/O
                         net (fo=13, routed)          1.104     1.914    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[26]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.038 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14/O
                         net (fo=1, routed)           0.363     2.402    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.526 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_8/O
                         net (fo=69, routed)          1.288     3.813    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[19]_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.150     3.963 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/Product_i_73/O
                         net (fo=2, routed)           0.455     4.418    chip_core/mprj/TopLevel/LUT/wb3_intf/Product
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=106, routed)         2.595     7.340    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.152     7.492 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542/O
                         net (fo=128, routed)         1.422     8.914    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I2_O)        0.348     9.262 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732/O
                         net (fo=2, routed)           1.618    10.880    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.004 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361/O
                         net (fo=1, routed)           0.514    11.518    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.044 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    12.044    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552/CO[3]
                         net (fo=1, routed)           0.000    12.158    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_272/CO[3]
                         net (fo=1, routed)           1.375    13.647    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f21/result2
    SLICE_X41Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.771 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118/O
                         net (fo=1, routed)           0.811    14.582    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118_n_0
    SLICE_X41Y139        LUT6 (Prop_lut6_I0_O)        0.124    14.706 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_40/O
                         net (fo=12, routed)          1.398    16.105    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[20]_51
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.257 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65/O
                         net (fo=4, routed)           0.986    17.243    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I1_O)        0.326    17.569 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34/O
                         net (fo=2, routed)           0.817    18.385    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.441    19.951    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.075 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         2.349    22.423    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X74Y148        LUT3 (Prop_lut3_I1_O)        0.124    22.547 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3/O
                         net (fo=1, routed)           1.211    23.758    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I1_O)        0.124    23.882 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3/O
                         net (fo=1, routed)           0.000    23.882    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3_n_0
    SLICE_X71Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3/O
                         net (fo=1, routed)           0.000    24.120    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3_n_0
    SLICE_X71Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    24.224 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_2__3/O
                         net (fo=4, routed)           1.173    25.397    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023_1[26]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.316    25.713 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79/O
                         net (fo=1, routed)           1.446    27.159    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79_n_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I0_O)        0.116    27.275 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45/O
                         net (fo=5, routed)           0.992    28.267    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I1_O)        0.328    28.595 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           0.813    29.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.964 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[1]
                         net (fo=2, routed)           1.147    36.111    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0_n_104
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.124    36.235 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.868    37.103    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    37.227 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.580    37.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124    37.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.931    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.463 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.463    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[0]
                         net (fo=2, routed)           0.903    39.702    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.299    40.001 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.452    40.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    40.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.663    41.240    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.124    41.364 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.152    chip_core/mprj/TopLevel/LUT/lut_arb/Zero0
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    42.276 f  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry__2_i_11/O
                         net (fo=41, routed)          1.395    43.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_5
    SLICE_X61Y112        LUT4 (Prop_lut4_I3_O)        0.152    43.823 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.678    44.501    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_1
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.326    44.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.827    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X63Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.377 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.377    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.491 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.491    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.605    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.719 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         0.993    46.712    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    46.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.613    47.448    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.124    47.572 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.996 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[1]
                         net (fo=26, routed)          0.700    48.697    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[1]
    SLICE_X64Y118        LUT2 (Prop_lut2_I1_O)        0.303    49.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_40[1]
    SLICE_X64Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[2]
                         net (fo=1, routed)           0.623    50.203    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[2]
    SLICE_X65Y118        LUT6 (Prop_lut6_I2_O)        0.302    50.505 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=32, routed)          0.811    51.317    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.124    51.441 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O
                         net (fo=169, routed)         0.976    52.417    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124    52.541 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.741    53.282    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub_complement1__0
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.124    53.406 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.406    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_0[0]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.919 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    53.919    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.234 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_32/O[3]
                         net (fo=2, routed)           0.618    54.852    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_12[3]
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.307    55.159 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71/O
                         net (fo=1, routed)           0.000    55.159    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.560 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.560    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.674 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.674    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.913 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_27/O[2]
                         net (fo=24, routed)          1.197    57.110    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[2]_i_5_0[10]
    SLICE_X76Y115        LUT3 (Prop_lut3_I0_O)        0.302    57.412 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/O
                         net (fo=2, routed)           0.604    58.016    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I0_O)        0.124    58.140 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65/O
                         net (fo=1, routed)           0.452    58.592    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I5_O)        0.124    58.716 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/O
                         net (fo=1, routed)           0.787    59.503    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I3_O)        0.124    59.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13/O
                         net (fo=1, routed)           0.726    60.354    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.124    60.478 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    60.478    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X67Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    61.028    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.362 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[1]
                         net (fo=1, routed)           0.306    61.668    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[5]
    SLICE_X66Y120        LUT6 (Prop_lut6_I0_O)        0.303    61.971 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[28]_i_5/O
                         net (fo=1, routed)           1.186    63.157    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[16]
    SLICE_X55Y135        LUT6 (Prop_lut6_I1_O)        0.124    63.281 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[28]_i_2/O
                         net (fo=3, routed)           0.686    63.967    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[28]_i_2_n_0
    SLICE_X54Y130        LUT6 (Prop_lut6_I0_O)        0.124    64.091 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[28]_i_15/O
                         net (fo=2, routed)           2.254    66.344    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[31]_i_4_0[26]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.124    66.468 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[28]_i_4/O
                         net (fo=2, routed)           0.874    67.343    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/wbs_dat_o_reg[30][20]
    SLICE_X46Y63         LUT6 (Prop_lut6_I4_O)        0.124    67.467 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[28]_i_2/O
                         net (fo=1, routed)           0.493    67.960    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[28]_i_2_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I1_O)        0.124    68.084 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[28]_i_1/O
                         net (fo=1, routed)           0.000    68.084    chip_core/soc/core/VexRiscv/shared_dat_r[28]
    SLICE_X46Y63         FDRE                                         r  chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.508    81.821    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X46Y63         FDRE                                         r  chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[28]/C
                         clock pessimism              0.576    82.398    
                         clock uncertainty           -0.176    82.221    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.081    82.302    chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[28]
  -------------------------------------------------------------------
                         required time                         82.302    
                         arrival time                         -68.084    
  -------------------------------------------------------------------
                         slack                                 14.218    

Slack (MET) :             14.302ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.900ns  (logic 20.321ns (29.493%)  route 48.580ns (70.507%))
  Logic Levels:           69  (CARRY4=18 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=11 LUT6=25 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 81.821 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    -0.905    chip_core/soc/core/clk_out1
    SLICE_X46Y51         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=200, routed)         1.073     0.686    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124     0.810 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_5/O
                         net (fo=13, routed)          1.104     1.914    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[26]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.038 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14/O
                         net (fo=1, routed)           0.363     2.402    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.526 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_8/O
                         net (fo=69, routed)          1.288     3.813    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[19]_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.150     3.963 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/Product_i_73/O
                         net (fo=2, routed)           0.455     4.418    chip_core/mprj/TopLevel/LUT/wb3_intf/Product
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=106, routed)         2.595     7.340    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.152     7.492 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542/O
                         net (fo=128, routed)         1.422     8.914    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I2_O)        0.348     9.262 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732/O
                         net (fo=2, routed)           1.618    10.880    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.004 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361/O
                         net (fo=1, routed)           0.514    11.518    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.044 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    12.044    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552/CO[3]
                         net (fo=1, routed)           0.000    12.158    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_272/CO[3]
                         net (fo=1, routed)           1.375    13.647    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f21/result2
    SLICE_X41Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.771 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118/O
                         net (fo=1, routed)           0.811    14.582    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118_n_0
    SLICE_X41Y139        LUT6 (Prop_lut6_I0_O)        0.124    14.706 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_40/O
                         net (fo=12, routed)          1.398    16.105    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[20]_51
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.257 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65/O
                         net (fo=4, routed)           0.986    17.243    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I1_O)        0.326    17.569 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34/O
                         net (fo=2, routed)           0.817    18.385    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.441    19.951    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.075 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         2.349    22.423    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X74Y148        LUT3 (Prop_lut3_I1_O)        0.124    22.547 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3/O
                         net (fo=1, routed)           1.211    23.758    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I1_O)        0.124    23.882 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3/O
                         net (fo=1, routed)           0.000    23.882    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3_n_0
    SLICE_X71Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3/O
                         net (fo=1, routed)           0.000    24.120    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3_n_0
    SLICE_X71Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    24.224 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_2__3/O
                         net (fo=4, routed)           1.173    25.397    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023_1[26]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.316    25.713 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79/O
                         net (fo=1, routed)           1.446    27.159    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79_n_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I0_O)        0.116    27.275 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45/O
                         net (fo=5, routed)           0.992    28.267    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I1_O)        0.328    28.595 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           0.813    29.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.964 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[1]
                         net (fo=2, routed)           1.147    36.111    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0_n_104
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.124    36.235 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.868    37.103    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    37.227 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.580    37.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124    37.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.931    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.463 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.463    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[0]
                         net (fo=2, routed)           0.903    39.702    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.299    40.001 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.452    40.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    40.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.663    41.240    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.124    41.364 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.152    chip_core/mprj/TopLevel/LUT/lut_arb/Zero0
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    42.276 f  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry__2_i_11/O
                         net (fo=41, routed)          1.395    43.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_5
    SLICE_X61Y112        LUT4 (Prop_lut4_I3_O)        0.152    43.823 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.678    44.501    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_1
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.326    44.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.827    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X63Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.377 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.377    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.491 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.491    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.605    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.719 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         0.993    46.712    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    46.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.613    47.448    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.124    47.572 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.996 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[1]
                         net (fo=26, routed)          0.700    48.697    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[1]
    SLICE_X64Y118        LUT2 (Prop_lut2_I1_O)        0.303    49.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_40[1]
    SLICE_X64Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[2]
                         net (fo=1, routed)           0.623    50.203    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[2]
    SLICE_X65Y118        LUT6 (Prop_lut6_I2_O)        0.302    50.505 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=32, routed)          0.811    51.317    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.124    51.441 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O
                         net (fo=169, routed)         0.976    52.417    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124    52.541 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.741    53.282    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub_complement1__0
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.124    53.406 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.406    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_0[0]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.919 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    53.919    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.234 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_32/O[3]
                         net (fo=2, routed)           0.618    54.852    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_12[3]
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.307    55.159 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71/O
                         net (fo=1, routed)           0.000    55.159    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.560 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.560    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.674 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.674    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.913 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_27/O[2]
                         net (fo=24, routed)          1.197    57.110    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[2]_i_5_0[10]
    SLICE_X76Y115        LUT3 (Prop_lut3_I0_O)        0.302    57.412 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/O
                         net (fo=2, routed)           0.604    58.016    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I0_O)        0.124    58.140 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65/O
                         net (fo=1, routed)           0.452    58.592    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I5_O)        0.124    58.716 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/O
                         net (fo=1, routed)           0.787    59.503    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I3_O)        0.124    59.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13/O
                         net (fo=1, routed)           0.726    60.354    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.124    60.478 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    60.478    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X67Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    61.058 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/O[2]
                         net (fo=1, routed)           0.428    61.486    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[2]
    SLICE_X65Y119        LUT6 (Prop_lut6_I0_O)        0.302    61.788 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[25]_i_5/O
                         net (fo=1, routed)           1.199    62.987    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[13]
    SLICE_X55Y133        LUT6 (Prop_lut6_I1_O)        0.124    63.111 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[25]_i_2/O
                         net (fo=3, routed)           0.424    63.535    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[25]_i_2_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I0_O)        0.124    63.659 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[25]_i_15/O
                         net (fo=2, routed)           2.469    66.129    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[31]_i_4_0[23]
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.124    66.253 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_4/O
                         net (fo=2, routed)           0.938    67.190    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/wbs_dat_o_reg[30][17]
    SLICE_X46Y66         LUT6 (Prop_lut6_I4_O)        0.124    67.314 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_2/O
                         net (fo=1, routed)           0.557    67.872    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_2_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I1_O)        0.124    67.996 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[25]_i_1/O
                         net (fo=1, routed)           0.000    67.996    chip_core/soc/core/VexRiscv/shared_dat_r[25]
    SLICE_X46Y63         FDRE                                         r  chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.508    81.821    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X46Y63         FDRE                                         r  chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]/C
                         clock pessimism              0.576    82.398    
                         clock uncertainty           -0.176    82.221    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.077    82.298    chip_core/soc/core/VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_reg[25]
  -------------------------------------------------------------------
                         required time                         82.298    
                         arrival time                         -67.996    
  -------------------------------------------------------------------
                         slack                                 14.302    

Slack (MET) :             14.330ns  (required time - arrival time)
  Source:                 chip_core/soc/core/grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clock12 rise@83.333ns - clock12 rise@0.000ns)
  Data Path Delay:        68.718ns  (logic 20.510ns (29.847%)  route 48.208ns (70.153%))
  Logic Levels:           70  (CARRY4=19 DSP48E1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=12 LUT6=24 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 81.800 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    -0.905    chip_core/soc/core/clk_out1
    SLICE_X46Y51         FDRE                                         r  chip_core/soc/core/grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.387 r  chip_core/soc/core/grant_reg[1]/Q
                         net (fo=200, routed)         1.073     0.686    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I1_O)        0.124     0.810 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_5/O
                         net (fo=13, routed)          1.104     1.914    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_user[26]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.038 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14/O
                         net (fo=1, routed)           0.363     2.402    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_14_n_0
    SLICE_X39Y53         LUT5 (Prop_lut5_I2_O)        0.124     2.526 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SevenSegDisplay[31]_i_8/O
                         net (fo=69, routed)          1.288     3.813    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[19]_0
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.150     3.963 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/Product_i_73/O
                         net (fo=2, routed)           0.455     4.418    chip_core/mprj/TopLevel/LUT/wb3_intf/Product
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  chip_core/mprj/TopLevel/LUT/wb3_intf/Product_i_42/O
                         net (fo=106, routed)         2.595     7.340    chip_core/mprj/TopLevel/LUT/lut_arb/Product
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.152     7.492 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542/O
                         net (fo=128, routed)         1.422     8.914    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_542_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I2_O)        0.348     9.262 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732/O
                         net (fo=2, routed)           1.618    10.880    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1732_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124    11.004 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361/O
                         net (fo=1, routed)           0.514    11.518    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_1361_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.044 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950/CO[3]
                         net (fo=1, routed)           0.000    12.044    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_950_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552/CO[3]
                         net (fo=1, routed)           0.000    12.158    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_552_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_reg_i_272/CO[3]
                         net (fo=1, routed)           1.375    13.647    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/f21/result2
    SLICE_X41Y138        LUT5 (Prop_lut5_I1_O)        0.124    13.771 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118/O
                         net (fo=1, routed)           0.811    14.582    chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_118_n_0
    SLICE_X41Y139        LUT6 (Prop_lut6_I0_O)        0.124    14.706 f  chip_core/mprj/TopLevel/LUT/lut_arb/multiregimpl4_regs0_i_40/O
                         net (fo=12, routed)          1.398    16.105    chip_core/mprj/TopLevel/LUT/lut_arb/indexing_unit/D[20]_51
    SLICE_X48Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.257 f  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65/O
                         net (fo=4, routed)           0.986    17.243    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_65_n_0
    SLICE_X47Y130        LUT6 (Prop_lut6_I1_O)        0.326    17.569 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34/O
                         net (fo=2, routed)           0.817    18.385    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_34_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I2_O)        0.124    18.509 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13/O
                         net (fo=21, routed)          1.441    19.951    chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_13_n_0
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.124    20.075 r  chip_core/mprj/TopLevel/LUT/lut_arb/memory[31][8]_i_13/O
                         net (fo=126, routed)         2.349    22.423    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][8]_i_3__3_0
    SLICE_X74Y148        LUT3 (Prop_lut3_I1_O)        0.124    22.547 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3/O
                         net (fo=1, routed)           1.211    23.758    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_10__3_n_0
    SLICE_X71Y146        LUT6 (Prop_lut6_I1_O)        0.124    23.882 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3/O
                         net (fo=1, routed)           0.000    23.882    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory[31][26]_i_5__3_n_0
    SLICE_X71Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    24.120 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3/O
                         net (fo=1, routed)           0.000    24.120    chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_3_n_0
    SLICE_X71Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    24.224 r  chip_core/mprj/TopLevel/LUT/M_Unit_2/memory_reg[31][26]_i_2__3/O
                         net (fo=4, routed)           1.173    25.397    chip_core/mprj/TopLevel/LUT/lut_arb/memory__1023_1[26]
    SLICE_X58Y136        LUT6 (Prop_lut6_I1_O)        0.316    25.713 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79/O
                         net (fo=1, routed)           1.446    27.159    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_79_n_0
    SLICE_X60Y113        LUT2 (Prop_lut2_I0_O)        0.116    27.275 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45/O
                         net (fo=5, routed)           0.992    28.267    chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_45_n_0
    SLICE_X59Y116        LUT5 (Prop_lut5_I1_O)        0.328    28.595 r  chip_core/mprj/TopLevel/LUT/lut_arb/Product_i_18/O
                         net (fo=1, routed)           0.813    29.408    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A[23]
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    33.444 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product/PCOUT[47]
                         net (fo=1, routed)           0.002    33.446    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product_n_106
    DSP48_X1Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    34.964 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0/P[1]
                         net (fo=2, routed)           1.147    36.111    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Product__0_n_104
    SLICE_X56Y106        LUT6 (Prop_lut6_I2_O)        0.124    36.235 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43/O
                         net (fo=1, routed)           0.868    37.103    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_43_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    37.227 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_40/O
                         net (fo=1, routed)           0.580    37.807    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Round_Flag__21
    SLICE_X57Y106        LUT5 (Prop_lut5_I1_O)        0.124    37.931 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39/O
                         net (fo=1, routed)           0.000    37.931    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_39_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.463 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    38.463    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_27_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.577    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_25_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.799 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__0_i_26/O[0]
                         net (fo=2, routed)           0.903    39.702    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa__0[8]
    SLICE_X60Y109        LUT4 (Prop_lut4_I2_O)        0.299    40.001 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50/O
                         net (fo=1, routed)           0.452    40.453    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_50_n_0
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    40.577 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39/O
                         net (fo=1, routed)           0.663    41.240    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_39_n_0
    SLICE_X60Y110        LUT6 (Prop_lut6_I5_O)        0.124    41.364 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_25/O
                         net (fo=3, routed)           0.788    42.152    chip_core/mprj/TopLevel/LUT/lut_arb/Zero0
    SLICE_X59Y116        LUT6 (Prop_lut6_I0_O)        0.124    42.276 f  chip_core/mprj/TopLevel/LUT/lut_arb/A_swap2_carry__2_i_11/O
                         net (fo=41, routed)          1.395    43.671    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_5
    SLICE_X61Y112        LUT4 (Prop_lut4_I3_O)        0.152    43.823 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_18/O
                         net (fo=6, routed)           0.678    44.501    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry__2_i_11_1
    SLICE_X63Y113        LUT4 (Prop_lut4_I3_O)        0.326    44.827 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_swap2_carry_i_7/O
                         net (fo=1, routed)           0.000    44.827    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/S[1]
    SLICE_X63Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.377 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry/CO[3]
                         net (fo=1, routed)           0.000    45.377    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.491 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.491    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__0_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.605 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.605    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__1_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.719 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/A_swap2_carry__2/CO[3]
                         net (fo=116, routed)         0.993    46.712    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/CO[0]
    SLICE_X62Y116        LUT6 (Prop_lut6_I1_O)        0.124    46.836 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_4/O
                         net (fo=9, routed)           0.613    47.448    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/A_Exponent[0]
    SLICE_X64Y116        LUT2 (Prop_lut2_I0_O)        0.124    47.572 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_diff_carry_i_8/O
                         net (fo=1, routed)           0.000    47.572    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub0_i_5[0]
    SLICE_X64Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    47.996 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/exponent_diff_carry/O[1]
                         net (fo=26, routed)          0.700    48.697    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/p_1_in[1]
    SLICE_X64Y118        LUT2 (Prop_lut2_I1_O)        0.303    49.000 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted_carry_i_3/O
                         net (fo=1, routed)           0.000    49.000    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_40[1]
    SLICE_X64Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    49.580 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/B_Exponent_shifted_carry/O[2]
                         net (fo=1, routed)           0.623    50.203    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/B_Exponent_shifted[2]
    SLICE_X65Y118        LUT6 (Prop_lut6_I2_O)        0.302    50.505 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40/O
                         net (fo=32, routed)          0.811    51.317    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_40_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I5_O)        0.124    51.441 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_25/O
                         net (fo=169, routed)         0.976    52.417    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/adder/perform__14
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124    52.541 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_15/O
                         net (fo=24, routed)          0.741    53.282    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Mantissa_sub_complement1__0
    SLICE_X70Y112        LUT2 (Prop_lut2_I1_O)        0.124    53.406 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/Exponent_sub_carry_i_79/O
                         net (fo=1, routed)           0.000    53.406    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_24_0[0]
    SLICE_X70Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    53.919 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    53.919    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_44_n_0
    SLICE_X70Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    54.234 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Mantissa_sub0_i_32/O[3]
                         net (fo=2, routed)           0.618    54.852    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_12[3]
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.307    55.159 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71/O
                         net (fo=1, routed)           0.000    55.159    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_71_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.560 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.560    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_43_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.674 r  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    55.674    chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_26_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.913 f  chip_core/mprj/TopLevel/LUT/lut_arb/Exponent_sub_carry_i_27/O[2]
                         net (fo=24, routed)          1.197    57.110    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[2]_i_5_0[10]
    SLICE_X76Y115        LUT3 (Prop_lut3_I0_O)        0.302    57.412 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67/O
                         net (fo=2, routed)           0.604    58.016    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_67_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I0_O)        0.124    58.140 f  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65/O
                         net (fo=1, routed)           0.452    58.592    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_65_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I5_O)        0.124    58.716 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35/O
                         net (fo=1, routed)           0.787    59.503    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_35_n_0
    SLICE_X74Y114        LUT6 (Prop_lut6_I3_O)        0.124    59.627 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13/O
                         net (fo=1, routed)           0.726    60.354    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_13_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I1_O)        0.124    60.478 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/Exponent_sub_carry_i_3/O
                         net (fo=1, routed)           0.000    60.478    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/wait_reg[23]_i_5[1]
    SLICE_X67Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.028 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry/CO[3]
                         net (fo=1, routed)           0.000    61.028    chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    61.250 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/adder/pe/Exponent_sub_carry__0/O[0]
                         net (fo=1, routed)           0.307    61.557    chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/exponent_sub[4]
    SLICE_X66Y120        LUT6 (Prop_lut6_I0_O)        0.299    61.856 r  chip_core/mprj/TopLevel/LUT/MAC_Unit/multiplier/wait_reg[27]_i_5/O
                         net (fo=1, routed)           1.205    63.061    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg_reg[30]_0[15]
    SLICE_X56Y135        LUT6 (Prop_lut6_I1_O)        0.124    63.185 r  chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_2/O
                         net (fo=3, routed)           0.685    63.870    chip_core/mprj/TopLevel/LUT/lut_arb/wait_reg[27]_i_2_n_0
    SLICE_X56Y130        LUT6 (Prop_lut6_I0_O)        0.124    63.994 r  chip_core/mprj/TopLevel/LUT/lut_arb/sreg[27]_i_15/O
                         net (fo=2, routed)           2.541    66.535    chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[31]_i_7[8]
    SLICE_X55Y73         LUT5 (Prop_lut5_I1_O)        0.124    66.659 r  chip_core/mprj/TopLevel/LUT/wb4_intf/sreg[27]_i_13/O
                         net (fo=1, routed)           0.441    67.100    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg_reg[27]_0
    SLICE_X55Y72         LUT5 (Prop_lut5_I2_O)        0.124    67.224 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[27]_i_5/O
                         net (fo=1, routed)           0.465    67.689    chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[27]_i_5_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124    67.813 r  chip_core/mprj/TopLevel/DMA/u_s2mm/sreg[27]_i_1/O
                         net (fo=1, routed)           0.000    67.813    chip_core/mprj/TopLevel/DMA/u_mm2s/D[19]
    SLICE_X55Y75         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.487    81.800    chip_core/mprj/TopLevel/DMA/u_mm2s/clk_out1
    SLICE_X55Y75         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]/C
                         clock pessimism              0.487    82.288    
                         clock uncertainty           -0.176    82.111    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)        0.032    82.143    chip_core/mprj/TopLevel/DMA/u_mm2s/sreg_reg[27]
  -------------------------------------------------------------------
                         required time                         82.143    
                         arrival time                         -67.813    
  -------------------------------------------------------------------
                         slack                                 14.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/SD/fifo_a_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.558    -0.606    chip_core/mprj/TopLevel/SD/clk_out1
    SLICE_X63Y72         FDRE                                         r  chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[21]/Q
                         net (fo=1, routed)           0.106    -0.359    chip_core/mprj/TopLevel/SD/write_fifo_a_data[21]
    RAMB18_X1Y28         RAMB18E1                                     r  chip_core/mprj/TopLevel/SD/fifo_a_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.869    -0.804    chip_core/mprj/TopLevel/SD/clk_out1
    RAMB18_X1Y28         RAMB18E1                                     r  chip_core/mprj/TopLevel/SD/fifo_a_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155    -0.395    chip_core/mprj/TopLevel/SD/fifo_a_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/SD/fifo_a_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.558    -0.606    chip_core/mprj/TopLevel/SD/clk_out1
    SLICE_X62Y71         FDRE                                         r  chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[30]/Q
                         net (fo=1, routed)           0.106    -0.336    chip_core/mprj/TopLevel/SD/write_fifo_a_data[30]
    RAMB18_X1Y28         RAMB18E1                                     r  chip_core/mprj/TopLevel/SD/fifo_a_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.869    -0.804    chip_core/mprj/TopLevel/SD/clk_out1
    RAMB18_X1Y28         RAMB18E1                                     r  chip_core/mprj/TopLevel/SD/fifo_a_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155    -0.395    chip_core/mprj/TopLevel/SD/fifo_a_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.405%)  route 0.184ns (56.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.633    -0.531    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/clk_out1
    SLICE_X47Y47         FDRE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22]/Q
                         net (fo=8, routed)           0.184    -0.206    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/D[20]
    SLICE_X49Y50         FDRE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.838    -0.835    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/clk_out1
    SLICE_X49Y50         FDRE                                         r  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.066    -0.265    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_30_32/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.557    -0.607    chip_core/mprj/TopLevel/DMA/u_rxgears/clk_out1
    SLICE_X51Y80         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[62]/Q
                         net (fo=5, routed)           0.079    -0.387    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_30_32/DIA
    SLICE_X50Y80         RAMD64E                                      r  chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_30_32/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.825    -0.848    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_30_32/WCLK
    SLICE_X50Y80         RAMD64E                                      r  chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_30_32/RAMA/CLK
                         clock pessimism              0.254    -0.594    
    SLICE_X50Y80         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.447    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_30_32/RAMA
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/SD/fifo_a_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.559    -0.605    chip_core/mprj/TopLevel/SD/clk_out1
    SLICE_X62Y70         FDRE                                         r  chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  chip_core/mprj/TopLevel/SD/write_fifo_a_data_reg[25]/Q
                         net (fo=1, routed)           0.107    -0.334    chip_core/mprj/TopLevel/SD/write_fifo_a_data[25]
    RAMB18_X1Y28         RAMB18E1                                     r  chip_core/mprj/TopLevel/SD/fifo_a_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.869    -0.804    chip_core/mprj/TopLevel/SD/clk_out1
    RAMB18_X1Y28         RAMB18E1                                     r  chip_core/mprj/TopLevel/SD/fifo_a_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.395    chip_core/mprj/TopLevel/SD/fifo_a_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.227%)  route 0.185ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.639    -0.525    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X32Y49         FDRE                                         r  chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[28]/Q
                         net (fo=1, routed)           0.185    -0.198    chip_core/soc/core/mgmtsoc_vexriscv_o_rsp_data[28]
    SLICE_X34Y53         FDRE                                         r  chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.841    -0.832    chip_core/soc/core/clk_out1
    SLICE_X34Y53         FDRE                                         r  chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[28]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.064    -0.264    chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 chip_core/soc/core/dbg_uart_rx_phase_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/dbg_uart_rx_phase_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.334ns (83.148%)  route 0.068ns (16.852%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.632    -0.532    chip_core/soc/core/clk_out1
    SLICE_X50Y49         FDRE                                         r  chip_core/soc/core/dbg_uart_rx_phase_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  chip_core/soc/core/dbg_uart_rx_phase_reg[12]/Q
                         net (fo=2, routed)           0.067    -0.301    chip_core/soc/core/dbg_uart_rx_phase[12]
    SLICE_X50Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.184 r  chip_core/soc/core/dbg_uart_rx_phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.183    chip_core/soc/core/dbg_uart_rx_phase_reg[12]_i_1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.130 r  chip_core/soc/core/dbg_uart_rx_phase_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.130    chip_core/soc/core/dbg_uart_rx_phase_reg[16]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  chip_core/soc/core/dbg_uart_rx_phase_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.836    -0.837    chip_core/soc/core/clk_out1
    SLICE_X50Y50         FDRE                                         r  chip_core/soc/core/dbg_uart_rx_phase_reg[13]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134    -0.199    chip_core/soc/core/dbg_uart_rx_phase_reg[13]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.047%)  route 0.203ns (58.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.638    -0.526    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X32Y46         FDRE                                         r  chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[17]/Q
                         net (fo=1, routed)           0.203    -0.182    chip_core/soc/core/mgmtsoc_vexriscv_o_rsp_data[17]
    SLICE_X34Y53         FDRE                                         r  chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.841    -0.832    chip_core/soc/core/clk_out1
    SLICE_X34Y53         FDRE                                         r  chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[17]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.076    -0.252    chip_core/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_64_127_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.552    -0.612    chip_core/mprj/TopLevel/DMA/u_rxgears/clk_out1
    SLICE_X55Y76         FDRE                                         r  chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  chip_core/mprj/TopLevel/DMA/u_rxgears/sreg_reg[44]/Q
                         net (fo=5, routed)           0.091    -0.380    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_64_127_12_14/DIA
    SLICE_X54Y76         RAMD64E                                      r  chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_64_127_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.819    -0.854    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_64_127_12_14/WCLK
    SLICE_X54Y76         RAMD64E                                      r  chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_64_127_12_14/RAMA/CLK
                         clock pessimism              0.255    -0.599    
    SLICE_X54Y76         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.452    chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_64_127_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.760%)  route 0.277ns (66.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.565    -0.599    chip_core/soc/core/clk_out1
    SLICE_X29Y68         FDRE                                         r  chip_core/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  chip_core/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.277    -0.182    chip_core/soc/core/storage_reg_0_15_0_5/ADDRD0
    SLICE_X30Y69         RAMD32                                       r  chip_core/soc/core/storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.832    -0.841    chip_core/soc/core/storage_reg_0_15_0_5/WCLK
    SLICE_X30Y69         RAMD32                                       r  chip_core/soc/core/storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.275    -0.566    
    SLICE_X30Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.256    chip_core/soc/core/storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y22     chip_core/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y22     chip_core/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y23     chip_core/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y23     chip_core/soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X1Y9      chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y20     chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y20     chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y18     chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y18     chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y19     chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y69     chip_core/soc/core/storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y69     chip_core/soc/core/storage_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y69     chip_core/soc/core/storage_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y69     chip_core/soc/core/storage_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y69     chip_core/soc/core/storage_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y69     chip_core/soc/core/storage_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y69     chip_core/soc/core/storage_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y69     chip_core/soc/core/storage_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X58Y77     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X58Y77     chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X14Y67     chip_core/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X14Y67     chip_core/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X14Y67     chip_core/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X14Y67     chip_core/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X14Y67     chip_core/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X14Y67     chip_core/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X14Y67     chip_core/soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X14Y67     chip_core/soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X14Y67     chip_core/soc/core/storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X14Y67     chip_core/soc/core/storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       35.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.287ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_2_reg[12]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.746ns  (logic 0.459ns (7.988%)  route 5.287ns (92.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 81.817 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 40.762 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    40.762    chip_core/clock_ctrl/clk_out1
    SLICE_X35Y86         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.459    41.221 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9725, routed)        5.287    46.508    chip_core/mprj/debug/Q[0]
    SLICE_X44Y70         FDCE                                         f  chip_core/mprj/debug/debug_reg_2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.504    81.817    chip_core/mprj/debug/clk_out1
    SLICE_X44Y70         FDCE                                         r  chip_core/mprj/debug/debug_reg_2_reg[12]/C
                         clock pessimism              0.559    82.377    
                         clock uncertainty           -0.176    82.200    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.405    81.795    chip_core/mprj/debug/debug_reg_2_reg[12]
  -------------------------------------------------------------------
                         required time                         81.795    
                         arrival time                         -46.508    
  -------------------------------------------------------------------
                         slack                                 35.287    

Slack (MET) :             35.287ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_2_reg[13]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.746ns  (logic 0.459ns (7.988%)  route 5.287ns (92.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 81.817 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 40.762 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    40.762    chip_core/clock_ctrl/clk_out1
    SLICE_X35Y86         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.459    41.221 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9725, routed)        5.287    46.508    chip_core/mprj/debug/Q[0]
    SLICE_X44Y70         FDCE                                         f  chip_core/mprj/debug/debug_reg_2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.504    81.817    chip_core/mprj/debug/clk_out1
    SLICE_X44Y70         FDCE                                         r  chip_core/mprj/debug/debug_reg_2_reg[13]/C
                         clock pessimism              0.559    82.377    
                         clock uncertainty           -0.176    82.200    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.405    81.795    chip_core/mprj/debug/debug_reg_2_reg[13]
  -------------------------------------------------------------------
                         required time                         81.795    
                         arrival time                         -46.508    
  -------------------------------------------------------------------
                         slack                                 35.287    

Slack (MET) :             35.287ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_2_reg[9]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.746ns  (logic 0.459ns (7.988%)  route 5.287ns (92.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 81.817 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 40.762 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    40.762    chip_core/clock_ctrl/clk_out1
    SLICE_X35Y86         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.459    41.221 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9725, routed)        5.287    46.508    chip_core/mprj/debug/Q[0]
    SLICE_X44Y70         FDCE                                         f  chip_core/mprj/debug/debug_reg_2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.504    81.817    chip_core/mprj/debug/clk_out1
    SLICE_X44Y70         FDCE                                         r  chip_core/mprj/debug/debug_reg_2_reg[9]/C
                         clock pessimism              0.559    82.377    
                         clock uncertainty           -0.176    82.200    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.405    81.795    chip_core/mprj/debug/debug_reg_2_reg[9]
  -------------------------------------------------------------------
                         required time                         81.795    
                         arrival time                         -46.508    
  -------------------------------------------------------------------
                         slack                                 35.287    

Slack (MET) :             35.291ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_1_reg[13]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.742ns  (logic 0.459ns (7.994%)  route 5.283ns (92.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 81.817 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 40.762 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    40.762    chip_core/clock_ctrl/clk_out1
    SLICE_X35Y86         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.459    41.221 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9725, routed)        5.283    46.504    chip_core/mprj/debug/Q[0]
    SLICE_X45Y70         FDCE                                         f  chip_core/mprj/debug/debug_reg_1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.504    81.817    chip_core/mprj/debug/clk_out1
    SLICE_X45Y70         FDCE                                         r  chip_core/mprj/debug/debug_reg_1_reg[13]/C
                         clock pessimism              0.559    82.377    
                         clock uncertainty           -0.176    82.200    
    SLICE_X45Y70         FDCE (Recov_fdce_C_CLR)     -0.405    81.795    chip_core/mprj/debug/debug_reg_1_reg[13]
  -------------------------------------------------------------------
                         required time                         81.795    
                         arrival time                         -46.504    
  -------------------------------------------------------------------
                         slack                                 35.291    

Slack (MET) :             35.610ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/wbs_dat_o_reg[13]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.421ns  (logic 0.459ns (8.467%)  route 4.962ns (91.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 40.762 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    40.762    chip_core/clock_ctrl/clk_out1
    SLICE_X35Y86         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.459    41.221 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9725, routed)        4.962    46.183    chip_core/mprj/debug/Q[0]
    SLICE_X47Y70         FDCE                                         f  chip_core/mprj/debug/wbs_dat_o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.502    81.815    chip_core/mprj/debug/clk_out1
    SLICE_X47Y70         FDCE                                         r  chip_core/mprj/debug/wbs_dat_o_reg[13]/C
                         clock pessimism              0.559    82.375    
                         clock uncertainty           -0.176    82.198    
    SLICE_X47Y70         FDCE (Recov_fdce_C_CLR)     -0.405    81.793    chip_core/mprj/debug/wbs_dat_o_reg[13]
  -------------------------------------------------------------------
                         required time                         81.793    
                         arrival time                         -46.183    
  -------------------------------------------------------------------
                         slack                                 35.610    

Slack (MET) :             35.610ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/wbs_dat_o_reg[20]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.421ns  (logic 0.459ns (8.467%)  route 4.962ns (91.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 40.762 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    40.762    chip_core/clock_ctrl/clk_out1
    SLICE_X35Y86         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.459    41.221 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9725, routed)        4.962    46.183    chip_core/mprj/debug/Q[0]
    SLICE_X47Y70         FDCE                                         f  chip_core/mprj/debug/wbs_dat_o_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.502    81.815    chip_core/mprj/debug/clk_out1
    SLICE_X47Y70         FDCE                                         r  chip_core/mprj/debug/wbs_dat_o_reg[20]/C
                         clock pessimism              0.559    82.375    
                         clock uncertainty           -0.176    82.198    
    SLICE_X47Y70         FDCE (Recov_fdce_C_CLR)     -0.405    81.793    chip_core/mprj/debug/wbs_dat_o_reg[20]
  -------------------------------------------------------------------
                         required time                         81.793    
                         arrival time                         -46.183    
  -------------------------------------------------------------------
                         slack                                 35.610    

Slack (MET) :             35.696ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_1_reg[20]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.421ns  (logic 0.459ns (8.467%)  route 4.962ns (91.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 81.815 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 40.762 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    40.762    chip_core/clock_ctrl/clk_out1
    SLICE_X35Y86         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.459    41.221 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9725, routed)        4.962    46.183    chip_core/mprj/debug/Q[0]
    SLICE_X46Y70         FDCE                                         f  chip_core/mprj/debug/debug_reg_1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.502    81.815    chip_core/mprj/debug/clk_out1
    SLICE_X46Y70         FDCE                                         r  chip_core/mprj/debug/debug_reg_1_reg[20]/C
                         clock pessimism              0.559    82.375    
                         clock uncertainty           -0.176    82.198    
    SLICE_X46Y70         FDCE (Recov_fdce_C_CLR)     -0.319    81.879    chip_core/mprj/debug/debug_reg_1_reg[20]
  -------------------------------------------------------------------
                         required time                         81.879    
                         arrival time                         -46.183    
  -------------------------------------------------------------------
                         slack                                 35.696    

Slack (MET) :             35.763ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_2_reg[10]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.270ns  (logic 0.459ns (8.709%)  route 4.811ns (91.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 81.817 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 40.762 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    40.762    chip_core/clock_ctrl/clk_out1
    SLICE_X35Y86         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.459    41.221 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9725, routed)        4.811    46.032    chip_core/mprj/debug/Q[0]
    SLICE_X43Y70         FDCE                                         f  chip_core/mprj/debug/debug_reg_2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.504    81.817    chip_core/mprj/debug/clk_out1
    SLICE_X43Y70         FDCE                                         r  chip_core/mprj/debug/debug_reg_2_reg[10]/C
                         clock pessimism              0.559    82.377    
                         clock uncertainty           -0.176    82.200    
    SLICE_X43Y70         FDCE (Recov_fdce_C_CLR)     -0.405    81.795    chip_core/mprj/debug/debug_reg_2_reg[10]
  -------------------------------------------------------------------
                         required time                         81.795    
                         arrival time                         -46.032    
  -------------------------------------------------------------------
                         slack                                 35.763    

Slack (MET) :             35.763ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_2_reg[11]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.270ns  (logic 0.459ns (8.709%)  route 4.811ns (91.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 81.817 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 40.762 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    40.762    chip_core/clock_ctrl/clk_out1
    SLICE_X35Y86         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.459    41.221 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9725, routed)        4.811    46.032    chip_core/mprj/debug/Q[0]
    SLICE_X43Y70         FDCE                                         f  chip_core/mprj/debug/debug_reg_2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.504    81.817    chip_core/mprj/debug/clk_out1
    SLICE_X43Y70         FDCE                                         r  chip_core/mprj/debug/debug_reg_2_reg[11]/C
                         clock pessimism              0.559    82.377    
                         clock uncertainty           -0.176    82.200    
    SLICE_X43Y70         FDCE (Recov_fdce_C_CLR)     -0.405    81.795    chip_core/mprj/debug/debug_reg_2_reg[11]
  -------------------------------------------------------------------
                         required time                         81.795    
                         arrival time                         -46.032    
  -------------------------------------------------------------------
                         slack                                 35.763    

Slack (MET) :             35.763ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/mprj/debug/debug_reg_2_reg[14]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        5.270ns  (logic 0.459ns (8.709%)  route 4.811ns (91.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 81.817 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 40.762 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.635    40.762    chip_core/clock_ctrl/clk_out1
    SLICE_X35Y86         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDPE (Prop_fdpe_C_Q)         0.459    41.221 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=9725, routed)        4.811    46.032    chip_core/mprj/debug/Q[0]
    SLICE_X43Y70         FDCE                                         f  chip_core/mprj/debug/debug_reg_2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       1.504    81.817    chip_core/mprj/debug/clk_out1
    SLICE_X43Y70         FDCE                                         r  chip_core/mprj/debug/debug_reg_2_reg[14]/C
                         clock pessimism              0.559    82.377    
                         clock uncertainty           -0.176    82.200    
    SLICE_X43Y70         FDCE (Recov_fdce_C_CLR)     -0.405    81.795    chip_core/mprj/debug/debug_reg_2_reg[14]
  -------------------------------------------------------------------
                         required time                         81.795    
                         arrival time                         -46.032    
  -------------------------------------------------------------------
                         slack                                 35.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[27]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.226ns (33.279%)  route 0.453ns (66.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X33Y58         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.161    -0.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.098    -0.207 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_2/O
                         net (fo=109, routed)         0.292     0.085    chip_core/soc/core/VexRiscv/reset0
    SLICE_X31Y48         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.913    -0.760    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X31Y48         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[27]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X31Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.348    chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[27]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[23]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.226ns (30.442%)  route 0.516ns (69.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X33Y58         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.161    -0.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.098    -0.207 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_2/O
                         net (fo=109, routed)         0.355     0.148    chip_core/soc/core/VexRiscv/reset0
    SLICE_X30Y49         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.913    -0.760    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X30Y49         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[23]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.323    chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[23]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[24]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.226ns (30.442%)  route 0.516ns (69.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X33Y58         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.161    -0.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.098    -0.207 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_2/O
                         net (fo=109, routed)         0.355     0.148    chip_core/soc/core/VexRiscv/reset0
    SLICE_X30Y49         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.913    -0.760    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X30Y49         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[24]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.067    -0.323    chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[24]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[25]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.226ns (27.874%)  route 0.585ns (72.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X33Y58         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.161    -0.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.098    -0.207 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_2/O
                         net (fo=109, routed)         0.424     0.217    chip_core/soc/core/VexRiscv/reset0
    SLICE_X28Y48         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.914    -0.759    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X28Y48         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[25]/C
                         clock pessimism              0.504    -0.255    
    SLICE_X28Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.347    chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[25]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[21]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.226ns (26.622%)  route 0.623ns (73.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X33Y58         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.161    -0.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.098    -0.207 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_2/O
                         net (fo=109, routed)         0.462     0.255    chip_core/soc/core/VexRiscv/reset0
    SLICE_X28Y47         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.914    -0.759    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X28Y47         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[21]/C
                         clock pessimism              0.504    -0.255    
    SLICE_X28Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.347    chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[21]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[29]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.226ns (24.834%)  route 0.684ns (75.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X33Y58         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.161    -0.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.098    -0.207 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_2/O
                         net (fo=109, routed)         0.523     0.316    chip_core/soc/core/VexRiscv/reset0
    SLICE_X35Y48         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.912    -0.761    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X35Y48         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[29]/C
                         clock pessimism              0.504    -0.257    
    SLICE_X35Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.349    chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[29]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[30]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.226ns (24.834%)  route 0.684ns (75.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X33Y58         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.161    -0.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.098    -0.207 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_2/O
                         net (fo=109, routed)         0.523     0.316    chip_core/soc/core/VexRiscv/reset0
    SLICE_X35Y48         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.912    -0.761    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X35Y48         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[30]/C
                         clock pessimism              0.504    -0.257    
    SLICE_X35Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.349    chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[30]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[16]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.226ns (24.415%)  route 0.700ns (75.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X33Y58         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.161    -0.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.098    -0.207 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_2/O
                         net (fo=109, routed)         0.539     0.331    chip_core/soc/core/VexRiscv/reset0
    SLICE_X29Y46         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.913    -0.760    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X29Y46         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[16]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X29Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.348    chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[16]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[18]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.226ns (24.301%)  route 0.704ns (75.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X33Y58         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.161    -0.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.098    -0.207 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_2/O
                         net (fo=109, routed)         0.543     0.336    chip_core/soc/core/VexRiscv/reset0
    SLICE_X28Y46         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.913    -0.760    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X28Y46         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[18]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X28Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.348    chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[18]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[22]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.226ns (24.301%)  route 0.704ns (75.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.570    -0.594    chip_core/soc/core/clk_out1
    SLICE_X33Y58         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.161    -0.305    chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg_0
    SLICE_X33Y57         LUT5 (Prop_lut5_I2_O)        0.098    -0.207 f  chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex[2]_i_2/O
                         net (fo=109, routed)         0.543     0.336    chip_core/soc/core/VexRiscv/reset0
    SLICE_X28Y46         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=14043, routed)       0.913    -0.760    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X28Y46         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[22]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X28Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.348    chip_core/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_reg[22]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.684    





