ARM GAS  /tmp/ccJ1RQQF.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"gpio.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_GPIO_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_GPIO_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  31:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccJ1RQQF.s 			page 2


  32:Core/Src/gpio.c **** /* USER CODE END 1 */
  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins
  35:Core/Src/gpio.c ****      PC14-OSC32_IN (OSC32_IN)   ------> RCC_OSC32_IN
  36:Core/Src/gpio.c ****      PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
  37:Core/Src/gpio.c ****      PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
  38:Core/Src/gpio.c ****      PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
  39:Core/Src/gpio.c ****      PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
  40:Core/Src/gpio.c ****      PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 45 3 view .LVU1
  42              		.loc 1 45 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 48 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 48 3 view .LVU4
  52              		.loc 1 48 3 view .LVU5
  53 0010 214B     		ldr	r3, .L3
  54 0012 D3F8E020 		ldr	r2, [r3, #224]
  55 0016 42F00402 		orr	r2, r2, #4
  56 001a C3F8E020 		str	r2, [r3, #224]
  57              		.loc 1 48 3 view .LVU6
  58 001e D3F8E020 		ldr	r2, [r3, #224]
  59 0022 02F00402 		and	r2, r2, #4
  60 0026 0192     		str	r2, [sp, #4]
  61              		.loc 1 48 3 view .LVU7
  62 0028 019A     		ldr	r2, [sp, #4]
  63              	.LBE2:
  64              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  65              		.loc 1 49 3 view .LVU9
  66              	.LBB3:
ARM GAS  /tmp/ccJ1RQQF.s 			page 3


  67              		.loc 1 49 3 view .LVU10
  68              		.loc 1 49 3 view .LVU11
  69 002a D3F8E020 		ldr	r2, [r3, #224]
  70 002e 42F08002 		orr	r2, r2, #128
  71 0032 C3F8E020 		str	r2, [r3, #224]
  72              		.loc 1 49 3 view .LVU12
  73 0036 D3F8E020 		ldr	r2, [r3, #224]
  74 003a 02F08002 		and	r2, r2, #128
  75 003e 0292     		str	r2, [sp, #8]
  76              		.loc 1 49 3 view .LVU13
  77 0040 029A     		ldr	r2, [sp, #8]
  78              	.LBE3:
  79              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  80              		.loc 1 50 3 view .LVU15
  81              	.LBB4:
  82              		.loc 1 50 3 view .LVU16
  83              		.loc 1 50 3 view .LVU17
  84 0042 D3F8E020 		ldr	r2, [r3, #224]
  85 0046 42F00202 		orr	r2, r2, #2
  86 004a C3F8E020 		str	r2, [r3, #224]
  87              		.loc 1 50 3 view .LVU18
  88 004e D3F8E020 		ldr	r2, [r3, #224]
  89 0052 02F00202 		and	r2, r2, #2
  90 0056 0392     		str	r2, [sp, #12]
  91              		.loc 1 50 3 view .LVU19
  92 0058 039A     		ldr	r2, [sp, #12]
  93              	.LBE4:
  94              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  95              		.loc 1 51 3 view .LVU21
  96              	.LBB5:
  97              		.loc 1 51 3 view .LVU22
  98              		.loc 1 51 3 view .LVU23
  99 005a D3F8E020 		ldr	r2, [r3, #224]
 100 005e 42F00102 		orr	r2, r2, #1
 101 0062 C3F8E020 		str	r2, [r3, #224]
 102              		.loc 1 51 3 view .LVU24
 103 0066 D3F8E030 		ldr	r3, [r3, #224]
 104 006a 03F00103 		and	r3, r3, #1
 105 006e 0493     		str	r3, [sp, #16]
 106              		.loc 1 51 3 view .LVU25
 107 0070 049B     		ldr	r3, [sp, #16]
 108              	.LBE5:
 109              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin, GPIO_PIN_RESET);
 110              		.loc 1 54 3 view .LVU27
 111 0072 0A4D     		ldr	r5, .L3+4
 112 0074 2246     		mov	r2, r4
 113 0076 0321     		movs	r1, #3
 114 0078 2846     		mov	r0, r5
 115 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin */
ARM GAS  /tmp/ccJ1RQQF.s 			page 4


  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 117              		.loc 1 57 3 view .LVU28
 118              		.loc 1 57 23 is_stmt 0 view .LVU29
 119 007e 0323     		movs	r3, #3
 120 0080 0593     		str	r3, [sp, #20]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 121              		.loc 1 58 3 is_stmt 1 view .LVU30
 122              		.loc 1 58 24 is_stmt 0 view .LVU31
 123 0082 0123     		movs	r3, #1
 124 0084 0693     		str	r3, [sp, #24]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 125              		.loc 1 59 3 is_stmt 1 view .LVU32
 126              		.loc 1 59 24 is_stmt 0 view .LVU33
 127 0086 0794     		str	r4, [sp, #28]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 128              		.loc 1 60 3 is_stmt 1 view .LVU34
 129              		.loc 1 60 25 is_stmt 0 view .LVU35
 130 0088 0894     		str	r4, [sp, #32]
  61:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 131              		.loc 1 61 3 is_stmt 1 view .LVU36
 132 008a 05A9     		add	r1, sp, #20
 133 008c 2846     		mov	r0, r5
 134 008e FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL1:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c **** }
 136              		.loc 1 63 1 is_stmt 0 view .LVU37
 137 0092 0BB0     		add	sp, sp, #44
 138              	.LCFI2:
 139              		.cfi_def_cfa_offset 12
 140              		@ sp needed
 141 0094 30BD     		pop	{r4, r5, pc}
 142              	.L4:
 143 0096 00BF     		.align	2
 144              	.L3:
 145 0098 00440258 		.word	1476543488
 146 009c 00040258 		.word	1476527104
 147              		.cfi_endproc
 148              	.LFE144:
 150              		.text
 151              	.Letext0:
 152              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 153              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 154              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 155              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
ARM GAS  /tmp/ccJ1RQQF.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccJ1RQQF.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccJ1RQQF.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccJ1RQQF.s:145    .text.MX_GPIO_Init:0000000000000098 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
