//
// File created by:  ncverilog
// Do not modify this file
//
-XLMODE
./INCA_libs/irun.lnx8664.15.20.nc
-RUNMODE
/home/YuChengWang/Verilog_pratice/2022_Summer/HW3/sim/testfixture1.v
/home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src/def.v
/home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src/SET.v
-INCDIR
/home/YuChengWang/Verilog_pratice/2022_Summer/HW3/src
-DEFINE
FSDB_FILE=\"SET.fsdb\"
-DEFINE
MD1
-CDSLIB
./INCA_libs/irun.lnx8664.15.20.nc/cdsrun.lib
-HDLVAR
./INCA_libs/irun.lnx8664.15.20.nc/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
./INCA_libs/irun.lnx8664.15.20.nc/xllibs
-ALLOWUNBOUND
