
SAME70-LCD-EXT2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000584c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040584c  0040584c  0001584c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20400000  00405854  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000538  2040086c  004060c0  0002086c  2**2
                  ALLOC
  4 .stack        00002004  20400da4  004065f8  0002086c  2**0
                  ALLOC
  5 .heap         00000200  20402da8  004085fc  0002086c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002086c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002089a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001157e  00000000  00000000  000208f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002b13  00000000  00000000  00031e71  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000079f2  00000000  00000000  00034984  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c78  00000000  00000000  0003c376  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c60  00000000  00000000  0003cfee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000079ed  00000000  00000000  0003dc4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e2b2  00000000  00000000  0004563b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008de32  00000000  00000000  000538ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002980  00000000  00000000  000e1720  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402da8 	.word	0x20402da8
  400004:	004017b5 	.word	0x004017b5
  400008:	004017b1 	.word	0x004017b1
  40000c:	004017b1 	.word	0x004017b1
  400010:	004017b1 	.word	0x004017b1
  400014:	004017b1 	.word	0x004017b1
  400018:	004017b1 	.word	0x004017b1
	...
  40002c:	004017b1 	.word	0x004017b1
  400030:	004017b1 	.word	0x004017b1
  400034:	00000000 	.word	0x00000000
  400038:	004017b1 	.word	0x004017b1
  40003c:	004017b1 	.word	0x004017b1
  400040:	004017b1 	.word	0x004017b1
  400044:	004017b1 	.word	0x004017b1
  400048:	004017b1 	.word	0x004017b1
  40004c:	004017b1 	.word	0x004017b1
  400050:	004017b1 	.word	0x004017b1
  400054:	004017b1 	.word	0x004017b1
  400058:	004017b1 	.word	0x004017b1
  40005c:	004017b1 	.word	0x004017b1
  400060:	004017b1 	.word	0x004017b1
  400064:	00000000 	.word	0x00000000
  400068:	00401301 	.word	0x00401301
  40006c:	00401315 	.word	0x00401315
  400070:	00401329 	.word	0x00401329
  400074:	004017b1 	.word	0x004017b1
  400078:	004017b1 	.word	0x004017b1
  40007c:	004017b1 	.word	0x004017b1
  400080:	0040133d 	.word	0x0040133d
  400084:	00401351 	.word	0x00401351
  400088:	004017b1 	.word	0x004017b1
  40008c:	004017b1 	.word	0x004017b1
  400090:	004017b1 	.word	0x004017b1
  400094:	004017b1 	.word	0x004017b1
  400098:	004017b1 	.word	0x004017b1
  40009c:	004017b1 	.word	0x004017b1
  4000a0:	004017b1 	.word	0x004017b1
  4000a4:	004017b1 	.word	0x004017b1
  4000a8:	004017b1 	.word	0x004017b1
  4000ac:	004017b1 	.word	0x004017b1
  4000b0:	004017b1 	.word	0x004017b1
  4000b4:	00400f25 	.word	0x00400f25
  4000b8:	004017b1 	.word	0x004017b1
  4000bc:	004017b1 	.word	0x004017b1
  4000c0:	004017b1 	.word	0x004017b1
  4000c4:	004017b1 	.word	0x004017b1
  4000c8:	004017b1 	.word	0x004017b1
  4000cc:	004017b1 	.word	0x004017b1
  4000d0:	00000000 	.word	0x00000000
  4000d4:	004017b1 	.word	0x004017b1
  4000d8:	00000000 	.word	0x00000000
  4000dc:	004017b1 	.word	0x004017b1
  4000e0:	00400f39 	.word	0x00400f39
  4000e4:	004017b1 	.word	0x004017b1
  4000e8:	004017b1 	.word	0x004017b1
  4000ec:	004017b1 	.word	0x004017b1
  4000f0:	004017b1 	.word	0x004017b1
  4000f4:	004017b1 	.word	0x004017b1
  4000f8:	004017b1 	.word	0x004017b1
  4000fc:	004017b1 	.word	0x004017b1
  400100:	004017b1 	.word	0x004017b1
  400104:	004017b1 	.word	0x004017b1
  400108:	004017b1 	.word	0x004017b1
  40010c:	004017b1 	.word	0x004017b1
  400110:	004017b1 	.word	0x004017b1
	...
  400120:	004017b1 	.word	0x004017b1
  400124:	004017b1 	.word	0x004017b1
  400128:	004017b1 	.word	0x004017b1
  40012c:	004017b1 	.word	0x004017b1
  400130:	004017b1 	.word	0x004017b1
  400134:	00000000 	.word	0x00000000
  400138:	004017b1 	.word	0x004017b1
  40013c:	004017b1 	.word	0x004017b1

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040086c 	.word	0x2040086c
  40015c:	00000000 	.word	0x00000000
  400160:	00405854 	.word	0x00405854

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400870 	.word	0x20400870
  400190:	00405854 	.word	0x00405854
  400194:	00405854 	.word	0x00405854
  400198:	00000000 	.word	0x00000000

0040019c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40019c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40019e:	4810      	ldr	r0, [pc, #64]	; (4001e0 <sysclk_init+0x44>)
  4001a0:	4b10      	ldr	r3, [pc, #64]	; (4001e4 <sysclk_init+0x48>)
  4001a2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001a4:	213e      	movs	r1, #62	; 0x3e
  4001a6:	2000      	movs	r0, #0
  4001a8:	4b0f      	ldr	r3, [pc, #60]	; (4001e8 <sysclk_init+0x4c>)
  4001aa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001ac:	4c0f      	ldr	r4, [pc, #60]	; (4001ec <sysclk_init+0x50>)
  4001ae:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001b0:	2800      	cmp	r0, #0
  4001b2:	d0fc      	beq.n	4001ae <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001b4:	4b0e      	ldr	r3, [pc, #56]	; (4001f0 <sysclk_init+0x54>)
  4001b6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001b8:	4a0e      	ldr	r2, [pc, #56]	; (4001f4 <sysclk_init+0x58>)
  4001ba:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x5c>)
  4001bc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001be:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x60>)
  4001c0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001c2:	2800      	cmp	r0, #0
  4001c4:	d0fc      	beq.n	4001c0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001c6:	2002      	movs	r0, #2
  4001c8:	4b0d      	ldr	r3, [pc, #52]	; (400200 <sysclk_init+0x64>)
  4001ca:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001cc:	2000      	movs	r0, #0
  4001ce:	4b0d      	ldr	r3, [pc, #52]	; (400204 <sysclk_init+0x68>)
  4001d0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001d2:	4b0d      	ldr	r3, [pc, #52]	; (400208 <sysclk_init+0x6c>)
  4001d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001d6:	4802      	ldr	r0, [pc, #8]	; (4001e0 <sysclk_init+0x44>)
  4001d8:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
  4001dc:	bd10      	pop	{r4, pc}
  4001de:	bf00      	nop
  4001e0:	11e1a300 	.word	0x11e1a300
  4001e4:	004019a1 	.word	0x004019a1
  4001e8:	00401409 	.word	0x00401409
  4001ec:	0040145d 	.word	0x0040145d
  4001f0:	0040146d 	.word	0x0040146d
  4001f4:	20183f01 	.word	0x20183f01
  4001f8:	400e0600 	.word	0x400e0600
  4001fc:	0040147d 	.word	0x0040147d
  400200:	00401365 	.word	0x00401365
  400204:	004013a1 	.word	0x004013a1
  400208:	00401891 	.word	0x00401891

0040020c <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  40020c:	b510      	push	{r4, lr}
  40020e:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400210:	4b10      	ldr	r3, [pc, #64]	; (400254 <spi_master_init+0x48>)
  400212:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400214:	2380      	movs	r3, #128	; 0x80
  400216:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400218:	6863      	ldr	r3, [r4, #4]
  40021a:	f043 0301 	orr.w	r3, r3, #1
  40021e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400220:	6863      	ldr	r3, [r4, #4]
  400222:	f043 0310 	orr.w	r3, r3, #16
  400226:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400228:	6863      	ldr	r3, [r4, #4]
  40022a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40022e:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400230:	2100      	movs	r1, #0
  400232:	4620      	mov	r0, r4
  400234:	4b08      	ldr	r3, [pc, #32]	; (400258 <spi_master_init+0x4c>)
  400236:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400238:	6863      	ldr	r3, [r4, #4]
  40023a:	f023 0302 	bic.w	r3, r3, #2
  40023e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  400240:	6863      	ldr	r3, [r4, #4]
  400242:	f023 0304 	bic.w	r3, r3, #4
  400246:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400248:	2100      	movs	r1, #0
  40024a:	4620      	mov	r0, r4
  40024c:	4b03      	ldr	r3, [pc, #12]	; (40025c <spi_master_init+0x50>)
  40024e:	4798      	blx	r3
  400250:	bd10      	pop	{r4, pc}
  400252:	bf00      	nop
  400254:	004014e1 	.word	0x004014e1
  400258:	0040150d 	.word	0x0040150d
  40025c:	00401525 	.word	0x00401525

00400260 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  400260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400264:	4604      	mov	r4, r0
  400266:	460d      	mov	r5, r1
  400268:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  40026a:	4915      	ldr	r1, [pc, #84]	; (4002c0 <spi_master_setup_device+0x60>)
  40026c:	4618      	mov	r0, r3
  40026e:	4b15      	ldr	r3, [pc, #84]	; (4002c4 <spi_master_setup_device+0x64>)
  400270:	4798      	blx	r3
  400272:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400274:	2301      	movs	r3, #1
  400276:	461a      	mov	r2, r3
  400278:	6829      	ldr	r1, [r5, #0]
  40027a:	4620      	mov	r0, r4
  40027c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 4002dc <spi_master_setup_device+0x7c>
  400280:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400282:	2200      	movs	r2, #0
  400284:	6829      	ldr	r1, [r5, #0]
  400286:	4620      	mov	r0, r4
  400288:	4b0f      	ldr	r3, [pc, #60]	; (4002c8 <spi_master_setup_device+0x68>)
  40028a:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  40028c:	b2fa      	uxtb	r2, r7
  40028e:	6829      	ldr	r1, [r5, #0]
  400290:	4620      	mov	r0, r4
  400292:	4b0e      	ldr	r3, [pc, #56]	; (4002cc <spi_master_setup_device+0x6c>)
  400294:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400296:	2208      	movs	r2, #8
  400298:	6829      	ldr	r1, [r5, #0]
  40029a:	4620      	mov	r0, r4
  40029c:	4b0c      	ldr	r3, [pc, #48]	; (4002d0 <spi_master_setup_device+0x70>)
  40029e:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4002a0:	0872      	lsrs	r2, r6, #1
  4002a2:	6829      	ldr	r1, [r5, #0]
  4002a4:	4620      	mov	r0, r4
  4002a6:	4b0b      	ldr	r3, [pc, #44]	; (4002d4 <spi_master_setup_device+0x74>)
  4002a8:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4002aa:	f086 0201 	eor.w	r2, r6, #1
  4002ae:	f002 0201 	and.w	r2, r2, #1
  4002b2:	6829      	ldr	r1, [r5, #0]
  4002b4:	4620      	mov	r0, r4
  4002b6:	4b08      	ldr	r3, [pc, #32]	; (4002d8 <spi_master_setup_device+0x78>)
  4002b8:	4798      	blx	r3
  4002ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002be:	bf00      	nop
  4002c0:	08f0d180 	.word	0x08f0d180
  4002c4:	00401609 	.word	0x00401609
  4002c8:	004015f5 	.word	0x004015f5
  4002cc:	00401621 	.word	0x00401621
  4002d0:	004015b1 	.word	0x004015b1
  4002d4:	00401571 	.word	0x00401571
  4002d8:	00401591 	.word	0x00401591
  4002dc:	0040164d 	.word	0x0040164d

004002e0 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4002e0:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4002e2:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4002e4:	f013 0f04 	tst.w	r3, #4
  4002e8:	d005      	beq.n	4002f6 <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4002ea:	6809      	ldr	r1, [r1, #0]
  4002ec:	290f      	cmp	r1, #15
  4002ee:	d80a      	bhi.n	400306 <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4002f0:	4b05      	ldr	r3, [pc, #20]	; (400308 <spi_select_device+0x28>)
  4002f2:	4798      	blx	r3
  4002f4:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4002f6:	680b      	ldr	r3, [r1, #0]
  4002f8:	2b03      	cmp	r3, #3
  4002fa:	d804      	bhi.n	400306 <spi_select_device+0x26>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  4002fc:	2101      	movs	r1, #1
  4002fe:	4099      	lsls	r1, r3
  400300:	43c9      	mvns	r1, r1
  400302:	4b01      	ldr	r3, [pc, #4]	; (400308 <spi_select_device+0x28>)
  400304:	4798      	blx	r3
  400306:	bd08      	pop	{r3, pc}
  400308:	0040150d 	.word	0x0040150d

0040030c <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  40030c:	b922      	cbnz	r2, 400318 <spi_write_packet+0xc>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  40030e:	2000      	movs	r0, #0
}
  400310:	4770      	bx	lr
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  400312:	3b01      	subs	r3, #1
  400314:	d105      	bne.n	400322 <spi_write_packet+0x16>
  400316:	e00f      	b.n	400338 <spi_write_packet+0x2c>
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  400318:	b410      	push	{r4}
  40031a:	4614      	mov	r4, r2
  40031c:	3901      	subs	r1, #1
  40031e:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400322:	6902      	ldr	r2, [r0, #16]
	uint32_t i = 0;
	uint8_t val;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  400324:	f012 0f02 	tst.w	r2, #2
  400328:	d0f3      	beq.n	400312 <spi_write_packet+0x6>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  40032a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40032e:	60c3      	str	r3, [r0, #12]
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400330:	3c01      	subs	r4, #1
  400332:	d1f4      	bne.n	40031e <spi_write_packet+0x12>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400334:	2000      	movs	r0, #0
  400336:	e001      	b.n	40033c <spi_write_packet+0x30>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400338:	f06f 0002 	mvn.w	r0, #2
		i++;
		len--;
	}

	return STATUS_OK;
}
  40033c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400340:	4770      	bx	lr
  400342:	bf00      	nop

00400344 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400344:	b922      	cbnz	r2, 400350 <spi_read_packet+0xc>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400346:	2000      	movs	r0, #0
}
  400348:	4770      	bx	lr
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
  40034a:	3b01      	subs	r3, #1
  40034c:	d108      	bne.n	400360 <spi_read_packet+0x1c>
  40034e:	e01c      	b.n	40038a <spi_read_packet+0x46>
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  400350:	b470      	push	{r4, r5, r6}
  400352:	4615      	mov	r5, r2
  400354:	3901      	subs	r1, #1
  400356:	26ff      	movs	r6, #255	; 0xff
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  400358:	f240 2401 	movw	r4, #513	; 0x201
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  40035c:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400360:	6902      	ldr	r2, [r0, #16]
	uint8_t val;
	uint32_t i = 0;

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
  400362:	f012 0f02 	tst.w	r2, #2
  400366:	d0f0      	beq.n	40034a <spi_read_packet+0x6>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400368:	60c6      	str	r6, [r0, #12]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  40036a:	f643 2399 	movw	r3, #15001	; 0x3a99
  40036e:	e001      	b.n	400374 <spi_read_packet+0x30>
			if (!timeout--) {
  400370:	3b01      	subs	r3, #1
  400372:	d00d      	beq.n	400390 <spi_read_packet+0x4c>
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400374:	6902      	ldr	r2, [r0, #16]
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
  400376:	ea34 0202 	bics.w	r2, r4, r2
  40037a:	d1f9      	bne.n	400370 <spi_read_packet+0x2c>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(Spi *p_spi)
{
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  40037c:	6883      	ldr	r3, [r0, #8]
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(p_spi, &val);

		data[i] = val;
  40037e:	f801 3f01 	strb.w	r3, [r1, #1]!
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400382:	3d01      	subs	r5, #1
  400384:	d1ea      	bne.n	40035c <spi_read_packet+0x18>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400386:	2000      	movs	r0, #0
  400388:	e004      	b.n	400394 <spi_read_packet+0x50>

	while (len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  40038a:	f06f 0002 	mvn.w	r0, #2
  40038e:	e001      	b.n	400394 <spi_read_packet+0x50>
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);

		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(p_spi)) {
			if (!timeout--) {
				return ERR_TIMEOUT;
  400390:	f06f 0002 	mvn.w	r0, #2
		i++;
		len--;
	}

	return STATUS_OK;
}
  400394:	bc70      	pop	{r4, r5, r6}
  400396:	4770      	bx	lr

00400398 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400398:	b990      	cbnz	r0, 4003c0 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40039a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40039e:	460c      	mov	r4, r1
  4003a0:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4003a2:	2a00      	cmp	r2, #0
  4003a4:	dd0f      	ble.n	4003c6 <_read+0x2e>
  4003a6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4003a8:	4e08      	ldr	r6, [pc, #32]	; (4003cc <_read+0x34>)
  4003aa:	4d09      	ldr	r5, [pc, #36]	; (4003d0 <_read+0x38>)
  4003ac:	6830      	ldr	r0, [r6, #0]
  4003ae:	4621      	mov	r1, r4
  4003b0:	682b      	ldr	r3, [r5, #0]
  4003b2:	4798      	blx	r3
		ptr++;
  4003b4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4003b6:	42a7      	cmp	r7, r4
  4003b8:	d1f8      	bne.n	4003ac <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4003ba:	4640      	mov	r0, r8
  4003bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4003c0:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4003c4:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4003c6:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4003c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4003cc:	20400d0c 	.word	0x20400d0c
  4003d0:	20400d04 	.word	0x20400d04

004003d4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4003d4:	3801      	subs	r0, #1
  4003d6:	2802      	cmp	r0, #2
  4003d8:	d815      	bhi.n	400406 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4003da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4003de:	460e      	mov	r6, r1
  4003e0:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4003e2:	b19a      	cbz	r2, 40040c <_write+0x38>
  4003e4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4003e6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400420 <_write+0x4c>
  4003ea:	4f0c      	ldr	r7, [pc, #48]	; (40041c <_write+0x48>)
  4003ec:	f8d8 0000 	ldr.w	r0, [r8]
  4003f0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4003f4:	683b      	ldr	r3, [r7, #0]
  4003f6:	4798      	blx	r3
  4003f8:	2800      	cmp	r0, #0
  4003fa:	db0a      	blt.n	400412 <_write+0x3e>
  4003fc:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4003fe:	3c01      	subs	r4, #1
  400400:	d1f4      	bne.n	4003ec <_write+0x18>
  400402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400406:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40040a:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40040c:	2000      	movs	r0, #0
  40040e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400412:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40041a:	bf00      	nop
  40041c:	20400d08 	.word	0x20400d08
  400420:	20400d0c 	.word	0x20400d0c

00400424 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400428:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40042c:	4b99      	ldr	r3, [pc, #612]	; (400694 <board_init+0x270>)
  40042e:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400430:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400434:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400438:	4b97      	ldr	r3, [pc, #604]	; (400698 <board_init+0x274>)
  40043a:	2200      	movs	r2, #0
  40043c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400440:	695a      	ldr	r2, [r3, #20]
  400442:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400446:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400448:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40044c:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400450:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400454:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400458:	f006 0707 	and.w	r7, r6, #7
  40045c:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  40045e:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400462:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  400466:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40046a:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40046e:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400470:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400472:	fa05 f107 	lsl.w	r1, r5, r7
  400476:	fa03 f200 	lsl.w	r2, r3, r0
  40047a:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  40047c:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  400480:	3b01      	subs	r3, #1
  400482:	f1b3 3fff 	cmp.w	r3, #4294967295
  400486:	d1f6      	bne.n	400476 <board_init+0x52>
        } while(sets--);
  400488:	3d01      	subs	r5, #1
  40048a:	f1b5 3fff 	cmp.w	r5, #4294967295
  40048e:	d1ef      	bne.n	400470 <board_init+0x4c>
  400490:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400494:	4b80      	ldr	r3, [pc, #512]	; (400698 <board_init+0x274>)
  400496:	695a      	ldr	r2, [r3, #20]
  400498:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40049c:	615a      	str	r2, [r3, #20]
  40049e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4004a2:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004a6:	4a7d      	ldr	r2, [pc, #500]	; (40069c <board_init+0x278>)
  4004a8:	497d      	ldr	r1, [pc, #500]	; (4006a0 <board_init+0x27c>)
  4004aa:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4004ac:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4004b0:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4004b2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4004b6:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4004ba:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4004be:	f022 0201 	bic.w	r2, r2, #1
  4004c2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4004c6:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4004ca:	f022 0201 	bic.w	r2, r2, #1
  4004ce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4004d2:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4004d6:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004da:	200a      	movs	r0, #10
  4004dc:	4c71      	ldr	r4, [pc, #452]	; (4006a4 <board_init+0x280>)
  4004de:	47a0      	blx	r4
  4004e0:	200b      	movs	r0, #11
  4004e2:	47a0      	blx	r4
  4004e4:	200c      	movs	r0, #12
  4004e6:	47a0      	blx	r4
  4004e8:	2010      	movs	r0, #16
  4004ea:	47a0      	blx	r4
  4004ec:	2011      	movs	r0, #17
  4004ee:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4004f0:	4e6d      	ldr	r6, [pc, #436]	; (4006a8 <board_init+0x284>)
  4004f2:	f44f 7880 	mov.w	r8, #256	; 0x100
  4004f6:	f8c6 8010 	str.w	r8, [r6, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4004fa:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4004fe:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400502:	4c6a      	ldr	r4, [pc, #424]	; (4006ac <board_init+0x288>)
  400504:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400508:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40050a:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  40050e:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400510:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400514:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  400516:	6225      	str	r5, [r4, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400518:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40051c:	6f23      	ldr	r3, [r4, #112]	; 0x70
  40051e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400522:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400524:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400526:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40052a:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  40052c:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400530:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400534:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400538:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  40053c:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40053e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400542:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400544:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400546:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40054a:	6f22      	ldr	r2, [r4, #112]	; 0x70
  40054c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400550:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400552:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400554:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400558:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40055a:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40055c:	4a54      	ldr	r2, [pc, #336]	; (4006b0 <board_init+0x28c>)
  40055e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400562:	f043 0310 	orr.w	r3, r3, #16
  400566:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40056a:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  40056e:	2310      	movs	r3, #16
  400570:	6613      	str	r3, [r2, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400572:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400576:	6553      	str	r3, [r2, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400578:	6253      	str	r3, [r2, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40057a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  40057e:	6f11      	ldr	r1, [r2, #112]	; 0x70
  400580:	4319      	orrs	r1, r3
  400582:	6711      	str	r1, [r2, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  400584:	6f51      	ldr	r1, [r2, #116]	; 0x74
  400586:	4319      	orrs	r1, r3
  400588:	6751      	str	r1, [r2, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40058a:	6053      	str	r3, [r2, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40058c:	2208      	movs	r2, #8
  40058e:	6622      	str	r2, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400590:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400594:	6562      	str	r2, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400596:	6262      	str	r2, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400598:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40059c:	6f21      	ldr	r1, [r4, #112]	; 0x70
  40059e:	f021 0108 	bic.w	r1, r1, #8
  4005a2:	6721      	str	r1, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4005a4:	6f61      	ldr	r1, [r4, #116]	; 0x74
  4005a6:	f021 0108 	bic.w	r1, r1, #8
  4005aa:	6761      	str	r1, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005ac:	6062      	str	r2, [r4, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4005ae:	6623      	str	r3, [r4, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4005b0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4005b4:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4005b6:	6263      	str	r3, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4005b8:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4005bc:	6f22      	ldr	r2, [r4, #112]	; 0x70
  4005be:	f022 0210 	bic.w	r2, r2, #16
  4005c2:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4005c4:	6f62      	ldr	r2, [r4, #116]	; 0x74
  4005c6:	f022 0210 	bic.w	r2, r2, #16
  4005ca:	6762      	str	r2, [r4, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005cc:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  4005ce:	2300      	movs	r3, #0
  4005d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4005d4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4005d8:	4630      	mov	r0, r6
  4005da:	4f36      	ldr	r7, [pc, #216]	; (4006b4 <board_init+0x290>)
  4005dc:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  4005de:	2300      	movs	r3, #0
  4005e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4005e4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4005e8:	4630      	mov	r0, r6
  4005ea:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  4005ec:	2301      	movs	r3, #1
  4005ee:	22ff      	movs	r2, #255	; 0xff
  4005f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005f4:	4630      	mov	r0, r6
  4005f6:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  4005f8:	2301      	movs	r3, #1
  4005fa:	223f      	movs	r2, #63	; 0x3f
  4005fc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400600:	482d      	ldr	r0, [pc, #180]	; (4006b8 <board_init+0x294>)
  400602:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  400604:	2301      	movs	r3, #1
  400606:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  40060a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40060e:	4620      	mov	r0, r4
  400610:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  400612:	2301      	movs	r3, #1
  400614:	4642      	mov	r2, r8
  400616:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40061a:	4630      	mov	r0, r6
  40061c:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  40061e:	2301      	movs	r3, #1
  400620:	462a      	mov	r2, r5
  400622:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400626:	4630      	mov	r0, r6
  400628:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  40062a:	2301      	movs	r3, #1
  40062c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400630:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400634:	4821      	ldr	r0, [pc, #132]	; (4006bc <board_init+0x298>)
  400636:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  400638:	2300      	movs	r3, #0
  40063a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40063e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400642:	4630      	mov	r0, r6
  400644:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  400646:	f44f 7100 	mov.w	r1, #512	; 0x200
  40064a:	4630      	mov	r0, r6
  40064c:	4b1c      	ldr	r3, [pc, #112]	; (4006c0 <board_init+0x29c>)
  40064e:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400650:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400654:	2074      	movs	r0, #116	; 0x74
  400656:	4c1b      	ldr	r4, [pc, #108]	; (4006c4 <board_init+0x2a0>)
  400658:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  40065a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40065e:	2075      	movs	r0, #117	; 0x75
  400660:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  400662:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400666:	2076      	movs	r0, #118	; 0x76
  400668:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  40066a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40066e:	207b      	movs	r0, #123	; 0x7b
  400670:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  400672:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400676:	2018      	movs	r0, #24
  400678:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  40067a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40067e:	2006      	movs	r0, #6
  400680:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  400682:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400686:	2053      	movs	r0, #83	; 0x53
  400688:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  40068a:	2053      	movs	r0, #83	; 0x53
  40068c:	4b0e      	ldr	r3, [pc, #56]	; (4006c8 <board_init+0x2a4>)
  40068e:	4798      	blx	r3
  400690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400694:	400e1850 	.word	0x400e1850
  400698:	e000ed00 	.word	0xe000ed00
  40069c:	400e0c00 	.word	0x400e0c00
  4006a0:	5a00080c 	.word	0x5a00080c
  4006a4:	0040148d 	.word	0x0040148d
  4006a8:	400e1200 	.word	0x400e1200
  4006ac:	400e0e00 	.word	0x400e0e00
  4006b0:	40088000 	.word	0x40088000
  4006b4:	004010a9 	.word	0x004010a9
  4006b8:	400e1600 	.word	0x400e1600
  4006bc:	400e1400 	.word	0x400e1400
  4006c0:	00400fb1 	.word	0x00400fb1
  4006c4:	0040117d 	.word	0x0040117d
  4006c8:	00401145 	.word	0x00401145

004006cc <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4006cc:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  4006ce:	6804      	ldr	r4, [r0, #0]
  4006d0:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  4006d4:	d302      	bcc.n	4006dc <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  4006d6:	f240 143f 	movw	r4, #319	; 0x13f
  4006da:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  4006dc:	6814      	ldr	r4, [r2, #0]
  4006de:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  4006e2:	d302      	bcc.n	4006ea <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  4006e4:	f240 143f 	movw	r4, #319	; 0x13f
  4006e8:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  4006ea:	680c      	ldr	r4, [r1, #0]
  4006ec:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  4006f0:	d302      	bcc.n	4006f8 <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  4006f2:	f240 14df 	movw	r4, #479	; 0x1df
  4006f6:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  4006f8:	681c      	ldr	r4, [r3, #0]
  4006fa:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  4006fe:	d302      	bcc.n	400706 <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  400700:	f240 14df 	movw	r4, #479	; 0x1df
  400704:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400706:	6804      	ldr	r4, [r0, #0]
  400708:	6815      	ldr	r5, [r2, #0]
  40070a:	42ac      	cmp	r4, r5
  40070c:	d901      	bls.n	400712 <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  40070e:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  400710:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400712:	680a      	ldr	r2, [r1, #0]
  400714:	6818      	ldr	r0, [r3, #0]
  400716:	4282      	cmp	r2, r0
  400718:	d901      	bls.n	40071e <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  40071a:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  40071c:	601a      	str	r2, [r3, #0]
	}
}
  40071e:	bc30      	pop	{r4, r5}
  400720:	4770      	bx	lr
  400722:	bf00      	nop

00400724 <ili9488_write_ram_prepare>:
#ifdef ILI9488_SPIMODE
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9488_write_ram_prepare(void)
{
  400724:	b510      	push	{r4, lr}
  400726:	b082      	sub	sp, #8
	volatile uint32_t i;
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400728:	2006      	movs	r0, #6
  40072a:	4b0a      	ldr	r3, [pc, #40]	; (400754 <ili9488_write_ram_prepare+0x30>)
  40072c:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  40072e:	2300      	movs	r3, #0
  400730:	2203      	movs	r2, #3
  400732:	212c      	movs	r1, #44	; 0x2c
  400734:	4808      	ldr	r0, [pc, #32]	; (400758 <ili9488_write_ram_prepare+0x34>)
  400736:	4c09      	ldr	r4, [pc, #36]	; (40075c <ili9488_write_ram_prepare+0x38>)
  400738:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  40073a:	2300      	movs	r3, #0
  40073c:	9301      	str	r3, [sp, #4]
  40073e:	9b01      	ldr	r3, [sp, #4]
  400740:	2bfe      	cmp	r3, #254	; 0xfe
  400742:	d805      	bhi.n	400750 <ili9488_write_ram_prepare+0x2c>
  400744:	9b01      	ldr	r3, [sp, #4]
  400746:	3301      	adds	r3, #1
  400748:	9301      	str	r3, [sp, #4]
  40074a:	9b01      	ldr	r3, [sp, #4]
  40074c:	2bfe      	cmp	r3, #254	; 0xfe
  40074e:	d9f9      	bls.n	400744 <ili9488_write_ram_prepare+0x20>
}
  400750:	b002      	add	sp, #8
  400752:	bd10      	pop	{r4, pc}
  400754:	00401161 	.word	0x00401161
  400758:	40008000 	.word	0x40008000
  40075c:	00401539 	.word	0x00401539

00400760 <ili9488_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 * \param size the number of parameters.
 */
static void ili9488_write_register(uint8_t uc_reg, const ili9488_color_t *us_data, uint32_t size)
{
  400760:	b570      	push	{r4, r5, r6, lr}
  400762:	b082      	sub	sp, #8
  400764:	4605      	mov	r5, r0
  400766:	460e      	mov	r6, r1
  400768:	4614      	mov	r4, r2
	volatile uint32_t i;

	/* Transfer cmd */
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  40076a:	2006      	movs	r0, #6
  40076c:	4b14      	ldr	r3, [pc, #80]	; (4007c0 <ili9488_write_register+0x60>)
  40076e:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  400770:	2300      	movs	r3, #0
  400772:	2203      	movs	r2, #3
  400774:	4629      	mov	r1, r5
  400776:	4813      	ldr	r0, [pc, #76]	; (4007c4 <ili9488_write_register+0x64>)
  400778:	4d13      	ldr	r5, [pc, #76]	; (4007c8 <ili9488_write_register+0x68>)
  40077a:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  40077c:	2300      	movs	r3, #0
  40077e:	9301      	str	r3, [sp, #4]
  400780:	9b01      	ldr	r3, [sp, #4]
  400782:	2bfe      	cmp	r3, #254	; 0xfe
  400784:	d805      	bhi.n	400792 <ili9488_write_register+0x32>
  400786:	9b01      	ldr	r3, [sp, #4]
  400788:	3301      	adds	r3, #1
  40078a:	9301      	str	r3, [sp, #4]
  40078c:	9b01      	ldr	r3, [sp, #4]
  40078e:	2bfe      	cmp	r3, #254	; 0xfe
  400790:	d9f9      	bls.n	400786 <ili9488_write_register+0x26>

	if(size > 0) {
  400792:	b194      	cbz	r4, 4007ba <ili9488_write_register+0x5a>
		/* Transfer data */
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  400794:	2006      	movs	r0, #6
  400796:	4b0d      	ldr	r3, [pc, #52]	; (4007cc <ili9488_write_register+0x6c>)
  400798:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  40079a:	4622      	mov	r2, r4
  40079c:	4631      	mov	r1, r6
  40079e:	4809      	ldr	r0, [pc, #36]	; (4007c4 <ili9488_write_register+0x64>)
  4007a0:	4b0b      	ldr	r3, [pc, #44]	; (4007d0 <ili9488_write_register+0x70>)
  4007a2:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  4007a4:	2300      	movs	r3, #0
  4007a6:	9301      	str	r3, [sp, #4]
  4007a8:	9b01      	ldr	r3, [sp, #4]
  4007aa:	2b5e      	cmp	r3, #94	; 0x5e
  4007ac:	d805      	bhi.n	4007ba <ili9488_write_register+0x5a>
  4007ae:	9b01      	ldr	r3, [sp, #4]
  4007b0:	3301      	adds	r3, #1
  4007b2:	9301      	str	r3, [sp, #4]
  4007b4:	9b01      	ldr	r3, [sp, #4]
  4007b6:	2b5e      	cmp	r3, #94	; 0x5e
  4007b8:	d9f9      	bls.n	4007ae <ili9488_write_register+0x4e>
	}
}
  4007ba:	b002      	add	sp, #8
  4007bc:	bd70      	pop	{r4, r5, r6, pc}
  4007be:	bf00      	nop
  4007c0:	00401161 	.word	0x00401161
  4007c4:	40008000 	.word	0x40008000
  4007c8:	00401539 	.word	0x00401539
  4007cc:	00401145 	.word	0x00401145
  4007d0:	0040030d 	.word	0x0040030d

004007d4 <ili9488_write_ram_buffer>:
 *
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9488_write_ram_buffer(const ili9488_color_t *p_ul_buf, uint32_t ul_size)
{
  4007d4:	b530      	push	{r4, r5, lr}
  4007d6:	b083      	sub	sp, #12
  4007d8:	4604      	mov	r4, r0
  4007da:	460d      	mov	r5, r1
	volatile uint32_t i;
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  4007dc:	2006      	movs	r0, #6
  4007de:	4b0a      	ldr	r3, [pc, #40]	; (400808 <ili9488_write_ram_buffer+0x34>)
  4007e0:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  4007e2:	462a      	mov	r2, r5
  4007e4:	4621      	mov	r1, r4
  4007e6:	4809      	ldr	r0, [pc, #36]	; (40080c <ili9488_write_ram_buffer+0x38>)
  4007e8:	4b09      	ldr	r3, [pc, #36]	; (400810 <ili9488_write_ram_buffer+0x3c>)
  4007ea:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  4007ec:	2300      	movs	r3, #0
  4007ee:	9301      	str	r3, [sp, #4]
  4007f0:	9b01      	ldr	r3, [sp, #4]
  4007f2:	2bfe      	cmp	r3, #254	; 0xfe
  4007f4:	d805      	bhi.n	400802 <ili9488_write_ram_buffer+0x2e>
  4007f6:	9b01      	ldr	r3, [sp, #4]
  4007f8:	3301      	adds	r3, #1
  4007fa:	9301      	str	r3, [sp, #4]
  4007fc:	9b01      	ldr	r3, [sp, #4]
  4007fe:	2bfe      	cmp	r3, #254	; 0xfe
  400800:	d9f9      	bls.n	4007f6 <ili9488_write_ram_buffer+0x22>
}
  400802:	b003      	add	sp, #12
  400804:	bd30      	pop	{r4, r5, pc}
  400806:	bf00      	nop
  400808:	00401145 	.word	0x00401145
  40080c:	40008000 	.word	0x40008000
  400810:	0040030d 	.word	0x0040030d

00400814 <ili9488_delay>:
 */
void ili9488_delay(uint32_t ul_ms)
{
	uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400814:	4601      	mov	r1, r0
  400816:	b928      	cbnz	r0, 400824 <ili9488_delay+0x10>
  400818:	4770      	bx	lr
		for(i = 0; i < 100000; i++) {
  40081a:	3b01      	subs	r3, #1
  40081c:	d1fd      	bne.n	40081a <ili9488_delay+0x6>
 */
void ili9488_delay(uint32_t ul_ms)
{
	uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  40081e:	4291      	cmp	r1, r2
  400820:	d801      	bhi.n	400826 <ili9488_delay+0x12>
  400822:	4770      	bx	lr
  400824:	4a01      	ldr	r2, [pc, #4]	; (40082c <ili9488_delay+0x18>)

/**
 * \brief Delay function.
 */
void ili9488_delay(uint32_t ul_ms)
{
  400826:	4b02      	ldr	r3, [pc, #8]	; (400830 <ili9488_delay+0x1c>)
  400828:	e7f7      	b.n	40081a <ili9488_delay+0x6>
  40082a:	bf00      	nop
  40082c:	000186a1 	.word	0x000186a1
  400830:	000186a0 	.word	0x000186a0

00400834 <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  400834:	b500      	push	{lr}
  400836:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  400838:	b118      	cbz	r0, 400842 <ili9488_set_display_direction+0xe>
		value = 0xE8;
  40083a:	23e8      	movs	r3, #232	; 0xe8
  40083c:	f88d 3007 	strb.w	r3, [sp, #7]
  400840:	e002      	b.n	400848 <ili9488_set_display_direction+0x14>
	} else {
		value = 0x48;
  400842:	2348      	movs	r3, #72	; 0x48
  400844:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  400848:	2201      	movs	r2, #1
  40084a:	f10d 0107 	add.w	r1, sp, #7
  40084e:	2036      	movs	r0, #54	; 0x36
  400850:	4b02      	ldr	r3, [pc, #8]	; (40085c <ili9488_set_display_direction+0x28>)
  400852:	4798      	blx	r3
}
  400854:	b003      	add	sp, #12
  400856:	f85d fb04 	ldr.w	pc, [sp], #4
  40085a:	bf00      	nop
  40085c:	00400761 	.word	0x00400761

00400860 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  400860:	b510      	push	{r4, lr}
  400862:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  400864:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  400868:	3a01      	subs	r2, #1
  40086a:	4402      	add	r2, r0
  40086c:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  400870:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  400874:	3b01      	subs	r3, #1
  400876:	4419      	add	r1, r3
  400878:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  40087c:	0a03      	lsrs	r3, r0, #8
  40087e:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  400882:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  400886:	f3c2 2307 	ubfx	r3, r2, #8, #8
  40088a:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  40088e:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400892:	2204      	movs	r2, #4
  400894:	eb0d 0102 	add.w	r1, sp, r2
  400898:	202a      	movs	r0, #42	; 0x2a
  40089a:	4c10      	ldr	r4, [pc, #64]	; (4008dc <ili9488_set_window+0x7c>)
  40089c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40089e:	2200      	movs	r2, #0
  4008a0:	4611      	mov	r1, r2
  4008a2:	4610      	mov	r0, r2
  4008a4:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  4008a6:	f89d 300b 	ldrb.w	r3, [sp, #11]
  4008aa:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  4008ae:	f89d 300a 	ldrb.w	r3, [sp, #10]
  4008b2:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  4008b6:	f89d 3009 	ldrb.w	r3, [sp, #9]
  4008ba:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  4008be:	f89d 3008 	ldrb.w	r3, [sp, #8]
  4008c2:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  4008c6:	2204      	movs	r2, #4
  4008c8:	eb0d 0102 	add.w	r1, sp, r2
  4008cc:	202b      	movs	r0, #43	; 0x2b
  4008ce:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  4008d0:	2200      	movs	r2, #0
  4008d2:	4611      	mov	r1, r2
  4008d4:	4610      	mov	r0, r2
  4008d6:	47a0      	blx	r4
}
  4008d8:	b004      	add	sp, #16
  4008da:	bd10      	pop	{r4, pc}
  4008dc:	00400761 	.word	0x00400761

004008e0 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  4008e0:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  4008e2:	2200      	movs	r2, #0
  4008e4:	4611      	mov	r1, r2
  4008e6:	2029      	movs	r0, #41	; 0x29
  4008e8:	4b01      	ldr	r3, [pc, #4]	; (4008f0 <ili9488_display_on+0x10>)
  4008ea:	4798      	blx	r3
  4008ec:	bd08      	pop	{r3, pc}
  4008ee:	bf00      	nop
  4008f0:	00400761 	.word	0x00400761

004008f4 <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  4008f4:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  4008f6:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  4008fa:	f3c0 2107 	ubfx	r1, r0, #8, #8
  4008fe:	4b06      	ldr	r3, [pc, #24]	; (400918 <ili9488_set_foreground_color+0x24>)
  400900:	f503 7270 	add.w	r2, r3, #960	; 0x3c0
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  400904:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  400906:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  400908:	7098      	strb	r0, [r3, #2]
  40090a:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  40090c:	4293      	cmp	r3, r2
  40090e:	d1f9      	bne.n	400904 <ili9488_set_foreground_color+0x10>
		g_ul_pixel_cache[i++] = ul_color>>16;
		g_ul_pixel_cache[i++] = ul_color>>8;
		g_ul_pixel_cache[i++] = ul_color&0xFF;
	}
#endif
}
  400910:	f85d 4b04 	ldr.w	r4, [sp], #4
  400914:	4770      	bx	lr
  400916:	bf00      	nop
  400918:	20400888 	.word	0x20400888

0040091c <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  40091c:	b510      	push	{r4, lr}
  40091e:	b084      	sub	sp, #16
  400920:	f8ad 0006 	strh.w	r0, [sp, #6]
  400924:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  400928:	0a03      	lsrs	r3, r0, #8
  40092a:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  40092e:	b2c0      	uxtb	r0, r0
  400930:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  400934:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  400938:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  40093c:	2204      	movs	r2, #4
  40093e:	a903      	add	r1, sp, #12
  400940:	202a      	movs	r0, #42	; 0x2a
  400942:	4c0e      	ldr	r4, [pc, #56]	; (40097c <ili9488_set_cursor_position+0x60>)
  400944:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400946:	2200      	movs	r2, #0
  400948:	4611      	mov	r1, r2
  40094a:	4610      	mov	r0, r2
  40094c:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  40094e:	f89d 2005 	ldrb.w	r2, [sp, #5]
  400952:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  400956:	f89d 3004 	ldrb.w	r3, [sp, #4]
  40095a:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  40095e:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  400962:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400966:	2204      	movs	r2, #4
  400968:	a903      	add	r1, sp, #12
  40096a:	202b      	movs	r0, #43	; 0x2b
  40096c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40096e:	2200      	movs	r2, #0
  400970:	4611      	mov	r1, r2
  400972:	4610      	mov	r0, r2
  400974:	47a0      	blx	r4
}
  400976:	b004      	add	sp, #16
  400978:	bd10      	pop	{r4, pc}
  40097a:	bf00      	nop
  40097c:	00400761 	.word	0x00400761

00400980 <ili9488_init>:
 * \param p_opt pointer to ILI9488 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9488_init(struct ili9488_opt_t *p_opt)
{
  400980:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400984:	b087      	sub	sp, #28
  400986:	4681      	mov	r9, r0
			| SMC_MODE_DBW_16_BIT
			| SMC_MODE_EXNW_MODE_DISABLED
			| SMC_MODE_TDF_CYCLES(0xF));
#endif
#ifdef ILI9488_SPIMODE
	struct spi_device ILI9488_SPI_DEVICE = {
  400988:	2403      	movs	r4, #3
  40098a:	af06      	add	r7, sp, #24
  40098c:	f847 4d08 	str.w	r4, [r7, #-8]!
		// Board specific chip select configuration
		.id = BOARD_ILI9488_SPI_NPCS
	};

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9488_SPI);
  400990:	4e5c      	ldr	r6, [pc, #368]	; (400b04 <ili9488_init+0x184>)
  400992:	4630      	mov	r0, r6
  400994:	4b5c      	ldr	r3, [pc, #368]	; (400b08 <ili9488_init+0x188>)
  400996:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  400998:	2500      	movs	r5, #0
  40099a:	9500      	str	r5, [sp, #0]
  40099c:	4b5b      	ldr	r3, [pc, #364]	; (400b0c <ili9488_init+0x18c>)
  40099e:	4622      	mov	r2, r4
  4009a0:	4639      	mov	r1, r7
  4009a2:	4630      	mov	r0, r6
  4009a4:	f8df 8194 	ldr.w	r8, [pc, #404]	; 400b3c <ili9488_init+0x1bc>
  4009a8:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  4009aa:	462a      	mov	r2, r5
  4009ac:	4621      	mov	r1, r4
  4009ae:	4630      	mov	r0, r6
  4009b0:	4b57      	ldr	r3, [pc, #348]	; (400b10 <ili9488_init+0x190>)
  4009b2:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  4009b4:	4639      	mov	r1, r7
  4009b6:	4630      	mov	r0, r6
  4009b8:	4b56      	ldr	r3, [pc, #344]	; (400b14 <ili9488_init+0x194>)
  4009ba:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4009bc:	2001      	movs	r0, #1
  4009be:	6030      	str	r0, [r6, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  4009c0:	6170      	str	r0, [r6, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9488_SPI);
	spi_enable_interrupt(BOARD_ILI9488_SPI, SPI_IER_RDRF);
#endif

	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  4009c2:	462a      	mov	r2, r5
  4009c4:	4629      	mov	r1, r5
  4009c6:	4f54      	ldr	r7, [pc, #336]	; (400b18 <ili9488_init+0x198>)
  4009c8:	47b8      	blx	r7
	ili9488_delay(200);
  4009ca:	20c8      	movs	r0, #200	; 0xc8
  4009cc:	4e53      	ldr	r6, [pc, #332]	; (400b1c <ili9488_init+0x19c>)
  4009ce:	47b0      	blx	r6

	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  4009d0:	462a      	mov	r2, r5
  4009d2:	4629      	mov	r1, r5
  4009d4:	2011      	movs	r0, #17
  4009d6:	47b8      	blx	r7
	ili9488_delay(200);
  4009d8:	20c8      	movs	r0, #200	; 0xc8
  4009da:	47b0      	blx	r6
{
	uint32_t i, chipid = 0;
	volatile uint32_t j;
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
  4009dc:	2381      	movs	r3, #129	; 0x81
  4009de:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  4009e2:	f88d 500b 	strb.w	r5, [sp, #11]
	for (i = 3; i > 0; i--) {
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  4009e6:	f04f 0801 	mov.w	r8, #1
		reg++;
		for(j = 0; j < 0xFF; j++);
  4009ea:	462e      	mov	r6, r5
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
	param = 0x0;
	for (i = 3; i > 0; i--) {
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  4009ec:	4642      	mov	r2, r8
  4009ee:	f10d 010a 	add.w	r1, sp, #10
  4009f2:	20fb      	movs	r0, #251	; 0xfb
  4009f4:	47b8      	blx	r7
		reg++;
  4009f6:	f89d 300a 	ldrb.w	r3, [sp, #10]
  4009fa:	3301      	adds	r3, #1
  4009fc:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  400a00:	9603      	str	r6, [sp, #12]
  400a02:	9b03      	ldr	r3, [sp, #12]
  400a04:	2bfe      	cmp	r3, #254	; 0xfe
  400a06:	d805      	bhi.n	400a14 <ili9488_init+0x94>
  400a08:	9b03      	ldr	r3, [sp, #12]
  400a0a:	3301      	adds	r3, #1
  400a0c:	9303      	str	r3, [sp, #12]
  400a0e:	9b03      	ldr	r3, [sp, #12]
  400a10:	2bfe      	cmp	r3, #254	; 0xfe
  400a12:	d9f9      	bls.n	400a08 <ili9488_init+0x88>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  400a14:	4632      	mov	r2, r6
  400a16:	4631      	mov	r1, r6
  400a18:	20d3      	movs	r0, #211	; 0xd3
  400a1a:	47b8      	blx	r7
		{
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  400a1c:	2006      	movs	r0, #6
  400a1e:	4b40      	ldr	r3, [pc, #256]	; (400b20 <ili9488_init+0x1a0>)
  400a20:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  400a22:	4642      	mov	r2, r8
  400a24:	f10d 0109 	add.w	r1, sp, #9
  400a28:	4836      	ldr	r0, [pc, #216]	; (400b04 <ili9488_init+0x184>)
  400a2a:	4b3e      	ldr	r3, [pc, #248]	; (400b24 <ili9488_init+0x1a4>)
  400a2c:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  400a2e:	9603      	str	r6, [sp, #12]
  400a30:	9b03      	ldr	r3, [sp, #12]
  400a32:	2bfe      	cmp	r3, #254	; 0xfe
  400a34:	d805      	bhi.n	400a42 <ili9488_init+0xc2>
  400a36:	9b03      	ldr	r3, [sp, #12]
  400a38:	3301      	adds	r3, #1
  400a3a:	9303      	str	r3, [sp, #12]
  400a3c:	9b03      	ldr	r3, [sp, #12]
  400a3e:	2bfe      	cmp	r3, #254	; 0xfe
  400a40:	d9f9      	bls.n	400a36 <ili9488_init+0xb6>
		}
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  400a42:	3c01      	subs	r4, #1
  400a44:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400a48:	00e2      	lsls	r2, r4, #3
  400a4a:	4093      	lsls	r3, r2
  400a4c:	431d      	orrs	r5, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  400a4e:	4642      	mov	r2, r8
  400a50:	f10d 010b 	add.w	r1, sp, #11
  400a54:	20fb      	movs	r0, #251	; 0xfb
  400a56:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  400a58:	9603      	str	r6, [sp, #12]
  400a5a:	9a03      	ldr	r2, [sp, #12]
  400a5c:	f640 73fe 	movw	r3, #4094	; 0xffe
  400a60:	429a      	cmp	r2, r3
  400a62:	d806      	bhi.n	400a72 <ili9488_init+0xf2>
  400a64:	461a      	mov	r2, r3
  400a66:	9b03      	ldr	r3, [sp, #12]
  400a68:	3301      	adds	r3, #1
  400a6a:	9303      	str	r3, [sp, #12]
  400a6c:	9b03      	ldr	r3, [sp, #12]
  400a6e:	4293      	cmp	r3, r2
  400a70:	d9f9      	bls.n	400a66 <ili9488_init+0xe6>
	volatile uint32_t j;
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
	param = 0x0;
	for (i = 3; i > 0; i--) {
  400a72:	2c00      	cmp	r4, #0
  400a74:	d1ba      	bne.n	4009ec <ili9488_init+0x6c>
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
	ili9488_delay(200);

	/** read chipid */
	chipid = ili9488_read_chipid();
	if (chipid != ILI9488_DEVICE_CODE) {
  400a76:	f249 4388 	movw	r3, #38024	; 0x9488
  400a7a:	429d      	cmp	r5, r3
  400a7c:	d13e      	bne.n	400afc <ili9488_init+0x17c>
		return 1;
	}

	/** make it tRGB and reverse the column order */
	param = 0x48;
  400a7e:	ad06      	add	r5, sp, #24
  400a80:	2348      	movs	r3, #72	; 0x48
  400a82:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  400a86:	2201      	movs	r2, #1
  400a88:	4629      	mov	r1, r5
  400a8a:	2036      	movs	r0, #54	; 0x36
  400a8c:	4e22      	ldr	r6, [pc, #136]	; (400b18 <ili9488_init+0x198>)
  400a8e:	47b0      	blx	r6
	ili9488_delay(100);
  400a90:	2064      	movs	r0, #100	; 0x64
  400a92:	4c22      	ldr	r4, [pc, #136]	; (400b1c <ili9488_init+0x19c>)
  400a94:	47a0      	blx	r4

	param = 0x04;
  400a96:	2304      	movs	r3, #4
  400a98:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  400a9c:	2201      	movs	r2, #1
  400a9e:	4629      	mov	r1, r5
  400aa0:	20cf      	movs	r0, #207	; 0xcf
  400aa2:	47b0      	blx	r6
	ili9488_delay(100);
  400aa4:	2064      	movs	r0, #100	; 0x64
  400aa6:	47a0      	blx	r4
	ili9488_delay(100);
	ili9488_write_register(ILI9488_CMD_PARTIAL_MODE_ON, 0, 0);
	ili9488_delay(100);
#endif
#ifdef ILI9488_SPIMODE
	param = 0x06;
  400aa8:	2306      	movs	r3, #6
  400aaa:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  400aae:	2201      	movs	r2, #1
  400ab0:	4629      	mov	r1, r5
  400ab2:	203a      	movs	r0, #58	; 0x3a
  400ab4:	47b0      	blx	r6
	ili9488_delay(100);
  400ab6:	2064      	movs	r0, #100	; 0x64
  400ab8:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  400aba:	2200      	movs	r2, #0
  400abc:	4611      	mov	r1, r2
  400abe:	2013      	movs	r0, #19
  400ac0:	47b0      	blx	r6
	ili9488_delay(100);
  400ac2:	2064      	movs	r0, #100	; 0x64
  400ac4:	47a0      	blx	r4
#endif

	ili9488_display_on();
  400ac6:	4b18      	ldr	r3, [pc, #96]	; (400b28 <ili9488_init+0x1a8>)
  400ac8:	4798      	blx	r3
	ili9488_delay(100);
  400aca:	2064      	movs	r0, #100	; 0x64
  400acc:	47a0      	blx	r4

	ili9488_set_display_direction(LANDSCAPE);
  400ace:	2000      	movs	r0, #0
  400ad0:	4b16      	ldr	r3, [pc, #88]	; (400b2c <ili9488_init+0x1ac>)
  400ad2:	4798      	blx	r3
	ili9488_delay(100);
  400ad4:	2064      	movs	r0, #100	; 0x64
  400ad6:	47a0      	blx	r4

	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  400ad8:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  400adc:	f8b9 2000 	ldrh.w	r2, [r9]
  400ae0:	2100      	movs	r1, #0
  400ae2:	4608      	mov	r0, r1
  400ae4:	4c12      	ldr	r4, [pc, #72]	; (400b30 <ili9488_init+0x1b0>)
  400ae6:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  400ae8:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400aec:	4b11      	ldr	r3, [pc, #68]	; (400b34 <ili9488_init+0x1b4>)
  400aee:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  400af0:	2100      	movs	r1, #0
  400af2:	4608      	mov	r0, r1
  400af4:	4b10      	ldr	r3, [pc, #64]	; (400b38 <ili9488_init+0x1b8>)
  400af6:	4798      	blx	r3

	return 0;
  400af8:	2000      	movs	r0, #0
  400afa:	e000      	b.n	400afe <ili9488_init+0x17e>
	ili9488_delay(200);

	/** read chipid */
	chipid = ili9488_read_chipid();
	if (chipid != ILI9488_DEVICE_CODE) {
		return 1;
  400afc:	2001      	movs	r0, #1
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
	ili9488_set_foreground_color(p_opt->foreground_color);
	ili9488_set_cursor_position(0, 0);

	return 0;
}
  400afe:	b007      	add	sp, #28
  400b00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400b04:	40008000 	.word	0x40008000
  400b08:	0040020d 	.word	0x0040020d
  400b0c:	01312d00 	.word	0x01312d00
  400b10:	004015b1 	.word	0x004015b1
  400b14:	004002e1 	.word	0x004002e1
  400b18:	00400761 	.word	0x00400761
  400b1c:	00400815 	.word	0x00400815
  400b20:	00401145 	.word	0x00401145
  400b24:	00400345 	.word	0x00400345
  400b28:	004008e1 	.word	0x004008e1
  400b2c:	00400835 	.word	0x00400835
  400b30:	00400861 	.word	0x00400861
  400b34:	004008f5 	.word	0x004008f5
  400b38:	0040091d 	.word	0x0040091d
  400b3c:	00400261 	.word	0x00400261

00400b40 <ili9488_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
  400b40:	f5b0 7fa0 	cmp.w	r0, #320	; 0x140
  400b44:	d20f      	bcs.n	400b66 <ili9488_draw_pixel+0x26>
  400b46:	f5b1 7ff0 	cmp.w	r1, #480	; 0x1e0
  400b4a:	d20c      	bcs.n	400b66 <ili9488_draw_pixel+0x26>
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400b4c:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
		return 1;
	}

	/* Set cursor */
	ili9488_set_cursor_position(ul_x, ul_y);
  400b4e:	b289      	uxth	r1, r1
  400b50:	b280      	uxth	r0, r0
  400b52:	4b06      	ldr	r3, [pc, #24]	; (400b6c <ili9488_draw_pixel+0x2c>)
  400b54:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  400b56:	4b06      	ldr	r3, [pc, #24]	; (400b70 <ili9488_draw_pixel+0x30>)
  400b58:	4798      	blx	r3
	ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_COLOR_UNIT);
  400b5a:	2103      	movs	r1, #3
  400b5c:	4805      	ldr	r0, [pc, #20]	; (400b74 <ili9488_draw_pixel+0x34>)
  400b5e:	4b06      	ldr	r3, [pc, #24]	; (400b78 <ili9488_draw_pixel+0x38>)
  400b60:	4798      	blx	r3
	return 0;
  400b62:	2000      	movs	r0, #0
  400b64:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9488_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9488_LCD_WIDTH) || (ul_y >= ILI9488_LCD_HEIGHT)) {
		return 1;
  400b66:	2001      	movs	r0, #1
  400b68:	4770      	bx	lr
  400b6a:	bf00      	nop
  400b6c:	0040091d 	.word	0x0040091d
  400b70:	00400725 	.word	0x00400725
  400b74:	20400888 	.word	0x20400888
  400b78:	004007d5 	.word	0x004007d5

00400b7c <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b80:	b084      	sub	sp, #16
  400b82:	9003      	str	r0, [sp, #12]
  400b84:	9102      	str	r1, [sp, #8]
  400b86:	9201      	str	r2, [sp, #4]
  400b88:	aa04      	add	r2, sp, #16
  400b8a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400b8e:	4613      	mov	r3, r2
  400b90:	aa01      	add	r2, sp, #4
  400b92:	a902      	add	r1, sp, #8
  400b94:	a803      	add	r0, sp, #12
  400b96:	4c21      	ldr	r4, [pc, #132]	; (400c1c <ili9488_draw_filled_rectangle+0xa0>)
  400b98:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400b9a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400b9e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400ba2:	9b00      	ldr	r3, [sp, #0]
  400ba4:	3301      	adds	r3, #1
  400ba6:	1a5b      	subs	r3, r3, r1
  400ba8:	9a01      	ldr	r2, [sp, #4]
  400baa:	3201      	adds	r2, #1
  400bac:	1a12      	subs	r2, r2, r0
  400bae:	b29b      	uxth	r3, r3
  400bb0:	b292      	uxth	r2, r2
  400bb2:	4c1b      	ldr	r4, [pc, #108]	; (400c20 <ili9488_draw_filled_rectangle+0xa4>)
  400bb4:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  400bb6:	4b1b      	ldr	r3, [pc, #108]	; (400c24 <ili9488_draw_filled_rectangle+0xa8>)
  400bb8:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400bba:	9d03      	ldr	r5, [sp, #12]
  400bbc:	9b01      	ldr	r3, [sp, #4]
  400bbe:	1b59      	subs	r1, r3, r5
  400bc0:	9b00      	ldr	r3, [sp, #0]
  400bc2:	3301      	adds	r3, #1
  400bc4:	9d02      	ldr	r5, [sp, #8]
  400bc6:	1b5d      	subs	r5, r3, r5
  400bc8:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400bcc:	4c16      	ldr	r4, [pc, #88]	; (400c28 <ili9488_draw_filled_rectangle+0xac>)
  400bce:	fba4 3405 	umull	r3, r4, r4, r5
	while (blocks--) {
  400bd2:	0a24      	lsrs	r4, r4, #8
  400bd4:	d009      	beq.n	400bea <ili9488_draw_filled_rectangle+0x6e>
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  400bd6:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400c30 <ili9488_draw_filled_rectangle+0xb4>
  400bda:	f44f 7770 	mov.w	r7, #960	; 0x3c0
  400bde:	4e13      	ldr	r6, [pc, #76]	; (400c2c <ili9488_draw_filled_rectangle+0xb0>)
  400be0:	4639      	mov	r1, r7
  400be2:	4640      	mov	r0, r8
  400be4:	47b0      	blx	r6
	ili9488_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400be6:	3c01      	subs	r4, #1
  400be8:	d1fa      	bne.n	400be0 <ili9488_draw_filled_rectangle+0x64>
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  400bea:	490f      	ldr	r1, [pc, #60]	; (400c28 <ili9488_draw_filled_rectangle+0xac>)
  400bec:	fba1 3105 	umull	r3, r1, r1, r5
  400bf0:	0a09      	lsrs	r1, r1, #8
  400bf2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  400bf6:	eba5 1181 	sub.w	r1, r5, r1, lsl #6
  400bfa:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  400bfe:	480c      	ldr	r0, [pc, #48]	; (400c30 <ili9488_draw_filled_rectangle+0xb4>)
  400c00:	4b0a      	ldr	r3, [pc, #40]	; (400c2c <ili9488_draw_filled_rectangle+0xb0>)
  400c02:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  400c04:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  400c08:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400c0c:	2100      	movs	r1, #0
  400c0e:	4608      	mov	r0, r1
  400c10:	4c03      	ldr	r4, [pc, #12]	; (400c20 <ili9488_draw_filled_rectangle+0xa4>)
  400c12:	47a0      	blx	r4

}
  400c14:	b004      	add	sp, #16
  400c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c1a:	bf00      	nop
  400c1c:	004006cd 	.word	0x004006cd
  400c20:	00400861 	.word	0x00400861
  400c24:	00400725 	.word	0x00400725
  400c28:	cccccccd 	.word	0xcccccccd
  400c2c:	004007d5 	.word	0x004007d5
  400c30:	20400888 	.word	0x20400888

00400c34 <ili9488_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9488_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c38:	b085      	sub	sp, #20
  400c3a:	9003      	str	r0, [sp, #12]
  400c3c:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400c3e:	7813      	ldrb	r3, [r2, #0]
  400c40:	2b00      	cmp	r3, #0
  400c42:	d045      	beq.n	400cd0 <ili9488_draw_string+0x9c>
  400c44:	468a      	mov	sl, r1
  400c46:	9001      	str	r0, [sp, #4]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400c48:	f8df 8090 	ldr.w	r8, [pc, #144]	; 400cdc <ili9488_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400c4c:	2b0a      	cmp	r3, #10
  400c4e:	d104      	bne.n	400c5a <ili9488_draw_string+0x26>
			ul_y += gfont.height + 2;
  400c50:	f10a 0a10 	add.w	sl, sl, #16
			ul_x = xorg;
  400c54:	9b03      	ldr	r3, [sp, #12]
  400c56:	9301      	str	r3, [sp, #4]
  400c58:	e034      	b.n	400cc4 <ili9488_draw_string+0x90>
  400c5a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400c5e:	4e1e      	ldr	r6, [pc, #120]	; (400cd8 <ili9488_draw_string+0xa4>)
  400c60:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400c64:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400c68:	9f01      	ldr	r7, [sp, #4]
  400c6a:	463b      	mov	r3, r7
  400c6c:	330a      	adds	r3, #10
  400c6e:	9300      	str	r3, [sp, #0]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400c70:	f10a 0907 	add.w	r9, sl, #7
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400c74:	2407      	movs	r4, #7
  400c76:	46b3      	mov	fp, r6
  400c78:	465d      	mov	r5, fp
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400c7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400c7e:	4123      	asrs	r3, r4
  400c80:	f013 0f01 	tst.w	r3, #1
  400c84:	d003      	beq.n	400c8e <ili9488_draw_string+0x5a>
				ili9488_draw_pixel(ul_x + col, ul_y + row);
  400c86:	ebc4 0109 	rsb	r1, r4, r9
  400c8a:	4638      	mov	r0, r7
  400c8c:	47c0      	blx	r8
  400c8e:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  400c90:	f1b4 3fff 	cmp.w	r4, #4294967295
  400c94:	d1f0      	bne.n	400c78 <ili9488_draw_string+0x44>
  400c96:	2407      	movs	r4, #7
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row + 8);
  400c98:	f10a 0b0f 	add.w	fp, sl, #15
				ili9488_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400c9c:	782b      	ldrb	r3, [r5, #0]
  400c9e:	4123      	asrs	r3, r4
  400ca0:	f013 0f01 	tst.w	r3, #1
  400ca4:	d003      	beq.n	400cae <ili9488_draw_string+0x7a>
				ili9488_draw_pixel(ul_x + col, ul_y + row + 8);
  400ca6:	ebc4 010b 	rsb	r1, r4, fp
  400caa:	4638      	mov	r0, r7
  400cac:	47c0      	blx	r8
  400cae:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9488_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400cb0:	2c01      	cmp	r4, #1
  400cb2:	d1f3      	bne.n	400c9c <ili9488_draw_string+0x68>
  400cb4:	3602      	adds	r6, #2
  400cb6:	3701      	adds	r7, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400cb8:	9b00      	ldr	r3, [sp, #0]
  400cba:	42bb      	cmp	r3, r7
  400cbc:	d1da      	bne.n	400c74 <ili9488_draw_string+0x40>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9488_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400cbe:	9b01      	ldr	r3, [sp, #4]
  400cc0:	330c      	adds	r3, #12
  400cc2:	9301      	str	r3, [sp, #4]
 */
void ili9488_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400cc4:	9a02      	ldr	r2, [sp, #8]
  400cc6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400cca:	9202      	str	r2, [sp, #8]
  400ccc:	2b00      	cmp	r3, #0
  400cce:	d1bd      	bne.n	400c4c <ili9488_draw_string+0x18>
			ili9488_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  400cd0:	b005      	add	sp, #20
  400cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400cd6:	bf00      	nop
  400cd8:	00404fac 	.word	0x00404fac
  400cdc:	00400b41 	.word	0x00400b41

00400ce0 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400ce0:	b570      	push	{r4, r5, r6, lr}
  400ce2:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400ce4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400ce6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400ce8:	4013      	ands	r3, r2
  400cea:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400cec:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400cee:	4e1a      	ldr	r6, [pc, #104]	; (400d58 <afec_process_callback+0x78>)
  400cf0:	4d1a      	ldr	r5, [pc, #104]	; (400d5c <afec_process_callback+0x7c>)
  400cf2:	42a8      	cmp	r0, r5
  400cf4:	bf14      	ite	ne
  400cf6:	2000      	movne	r0, #0
  400cf8:	2001      	moveq	r0, #1
  400cfa:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400cfc:	2c0b      	cmp	r4, #11
  400cfe:	d80a      	bhi.n	400d16 <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400d00:	9a01      	ldr	r2, [sp, #4]
  400d02:	2301      	movs	r3, #1
  400d04:	40a3      	lsls	r3, r4
  400d06:	4213      	tst	r3, r2
  400d08:	d020      	beq.n	400d4c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d0a:	192b      	adds	r3, r5, r4
  400d0c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400d10:	b1e3      	cbz	r3, 400d4c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400d12:	4798      	blx	r3
  400d14:	e01a      	b.n	400d4c <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400d16:	2c0e      	cmp	r4, #14
  400d18:	d80c      	bhi.n	400d34 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400d1a:	9a01      	ldr	r2, [sp, #4]
  400d1c:	f104 010c 	add.w	r1, r4, #12
  400d20:	2301      	movs	r3, #1
  400d22:	408b      	lsls	r3, r1
  400d24:	4213      	tst	r3, r2
  400d26:	d011      	beq.n	400d4c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d28:	192b      	adds	r3, r5, r4
  400d2a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400d2e:	b16b      	cbz	r3, 400d4c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400d30:	4798      	blx	r3
  400d32:	e00b      	b.n	400d4c <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400d34:	9a01      	ldr	r2, [sp, #4]
  400d36:	f104 010f 	add.w	r1, r4, #15
  400d3a:	2301      	movs	r3, #1
  400d3c:	408b      	lsls	r3, r1
  400d3e:	4213      	tst	r3, r2
  400d40:	d004      	beq.n	400d4c <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400d42:	192b      	adds	r3, r5, r4
  400d44:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400d48:	b103      	cbz	r3, 400d4c <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400d4a:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400d4c:	3401      	adds	r4, #1
  400d4e:	2c10      	cmp	r4, #16
  400d50:	d1d4      	bne.n	400cfc <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400d52:	b002      	add	sp, #8
  400d54:	bd70      	pop	{r4, r5, r6, pc}
  400d56:	bf00      	nop
  400d58:	20400d10 	.word	0x20400d10
  400d5c:	40064000 	.word	0x40064000

00400d60 <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  400d60:	b430      	push	{r4, r5}
	afec_ch_sanity_check(afec, channel);
	uint32_t reg = 0;

	reg = afec->AFEC_DIFFR;
  400d62:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400d64:	2301      	movs	r3, #1
  400d66:	408b      	lsls	r3, r1
  400d68:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400d6c:	7815      	ldrb	r5, [r2, #0]
  400d6e:	2d00      	cmp	r5, #0
  400d70:	bf08      	it	eq
  400d72:	2300      	moveq	r3, #0
  400d74:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400d76:	6603      	str	r3, [r0, #96]	; 0x60

	reg = afec->AFEC_CGR;
  400d78:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400d7a:	004d      	lsls	r5, r1, #1
  400d7c:	2103      	movs	r1, #3
  400d7e:	40a9      	lsls	r1, r5
  400d80:	ea24 0301 	bic.w	r3, r4, r1
	reg |= (config->gain) << (2 * channel);
  400d84:	7851      	ldrb	r1, [r2, #1]
  400d86:	40a9      	lsls	r1, r5
  400d88:	4319      	orrs	r1, r3
	afec->AFEC_CGR = reg;
  400d8a:	6541      	str	r1, [r0, #84]	; 0x54
}
  400d8c:	bc30      	pop	{r4, r5}
  400d8e:	4770      	bx	lr

00400d90 <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400d90:	2200      	movs	r2, #0
  400d92:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400d94:	4b08      	ldr	r3, [pc, #32]	; (400db8 <afec_get_config_defaults+0x28>)
  400d96:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400d98:	4b08      	ldr	r3, [pc, #32]	; (400dbc <afec_get_config_defaults+0x2c>)
  400d9a:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400d9c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400da0:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  400da2:	2302      	movs	r3, #2
  400da4:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400da6:	2301      	movs	r3, #1
  400da8:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400daa:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400dac:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400dae:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400db0:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400db2:	7583      	strb	r3, [r0, #22]
  400db4:	4770      	bx	lr
  400db6:	bf00      	nop
  400db8:	11e1a300 	.word	0x11e1a300
  400dbc:	005b8d80 	.word	0x005b8d80

00400dc0 <afec_ch_get_config_defaults>:
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400dc0:	2300      	movs	r3, #0
  400dc2:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400dc4:	2301      	movs	r3, #1
  400dc6:	7043      	strb	r3, [r0, #1]
  400dc8:	4770      	bx	lr
  400dca:	bf00      	nop

00400dcc <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400dcc:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400dce:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  400dd2:	d150      	bne.n	400e76 <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400dd4:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  400dd6:	2201      	movs	r2, #1
  400dd8:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400dda:	7cca      	ldrb	r2, [r1, #19]
  400ddc:	2a00      	cmp	r2, #0
  400dde:	bf18      	it	ne
  400de0:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  400de4:	684a      	ldr	r2, [r1, #4]
  400de6:	688c      	ldr	r4, [r1, #8]
  400de8:	fbb2 f2f4 	udiv	r2, r2, r4
  400dec:	3a01      	subs	r2, #1
  400dee:	0212      	lsls	r2, r2, #8
  400df0:	b292      	uxth	r2, r2
  400df2:	68cc      	ldr	r4, [r1, #12]
  400df4:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400df8:	4322      	orrs	r2, r4
  400dfa:	7c0c      	ldrb	r4, [r1, #16]
  400dfc:	0624      	lsls	r4, r4, #24
  400dfe:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  400e02:	4322      	orrs	r2, r4
  400e04:	7c4c      	ldrb	r4, [r1, #17]
  400e06:	0724      	lsls	r4, r4, #28
  400e08:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  400e0c:	4322      	orrs	r2, r4
  400e0e:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  400e10:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400e12:	7d0b      	ldrb	r3, [r1, #20]
  400e14:	2b00      	cmp	r3, #0
  400e16:	bf14      	ite	ne
  400e18:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  400e1c:	2200      	moveq	r2, #0
  400e1e:	680b      	ldr	r3, [r1, #0]
  400e20:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  400e22:	7d4b      	ldrb	r3, [r1, #21]
  400e24:	2b00      	cmp	r3, #0
  400e26:	bf14      	ite	ne
  400e28:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  400e2c:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  400e2e:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400e30:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400e32:	7d8b      	ldrb	r3, [r1, #22]
  400e34:	021b      	lsls	r3, r3, #8
  400e36:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400e3a:	f043 030c 	orr.w	r3, r3, #12
  400e3e:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  400e42:	4b10      	ldr	r3, [pc, #64]	; (400e84 <afec_init+0xb8>)
  400e44:	4298      	cmp	r0, r3
  400e46:	d109      	bne.n	400e5c <afec_init+0x90>
  400e48:	4b0f      	ldr	r3, [pc, #60]	; (400e88 <afec_init+0xbc>)
  400e4a:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  400e4e:	2200      	movs	r2, #0
  400e50:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400e54:	428b      	cmp	r3, r1
  400e56:	d1fb      	bne.n	400e50 <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400e58:	2000      	movs	r0, #0
  400e5a:	e00f      	b.n	400e7c <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  400e5c:	4b0b      	ldr	r3, [pc, #44]	; (400e8c <afec_init+0xc0>)
  400e5e:	4298      	cmp	r0, r3
  400e60:	d10b      	bne.n	400e7a <afec_init+0xae>
  400e62:	4b0b      	ldr	r3, [pc, #44]	; (400e90 <afec_init+0xc4>)
  400e64:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  400e68:	2200      	movs	r2, #0
  400e6a:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400e6e:	428b      	cmp	r3, r1
  400e70:	d1fb      	bne.n	400e6a <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400e72:	2000      	movs	r0, #0
  400e74:	e002      	b.n	400e7c <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  400e76:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  400e78:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400e7a:	2000      	movs	r0, #0
}
  400e7c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e80:	4770      	bx	lr
  400e82:	bf00      	nop
  400e84:	4003c000 	.word	0x4003c000
  400e88:	20400d0c 	.word	0x20400d0c
  400e8c:	40064000 	.word	0x40064000
  400e90:	20400d4c 	.word	0x20400d4c

00400e94 <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400e94:	4b0c      	ldr	r3, [pc, #48]	; (400ec8 <afec_enable_interrupt+0x34>)
  400e96:	4299      	cmp	r1, r3
  400e98:	d101      	bne.n	400e9e <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400e9a:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400e9c:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400e9e:	290b      	cmp	r1, #11
  400ea0:	d809      	bhi.n	400eb6 <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400ea2:	d103      	bne.n	400eac <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400ea4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ea8:	6243      	str	r3, [r0, #36]	; 0x24
  400eaa:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400eac:	2301      	movs	r3, #1
  400eae:	fa03 f101 	lsl.w	r1, r3, r1
  400eb2:	6241      	str	r1, [r0, #36]	; 0x24
  400eb4:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400eb6:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400eb8:	bf94      	ite	ls
  400eba:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400ebc:	310f      	addhi	r1, #15
  400ebe:	2301      	movs	r3, #1
  400ec0:	fa03 f101 	lsl.w	r1, r3, r1
  400ec4:	6241      	str	r1, [r0, #36]	; 0x24
  400ec6:	4770      	bx	lr
  400ec8:	47000fff 	.word	0x47000fff

00400ecc <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400ecc:	b538      	push	{r3, r4, r5, lr}
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
	afec_callback_pointer[i][source] = callback;
  400ece:	4c11      	ldr	r4, [pc, #68]	; (400f14 <afec_set_callback+0x48>)
  400ed0:	42a0      	cmp	r0, r4
  400ed2:	bf0c      	ite	eq
  400ed4:	2410      	moveq	r4, #16
  400ed6:	2400      	movne	r4, #0
  400ed8:	440c      	add	r4, r1
  400eda:	4d0f      	ldr	r5, [pc, #60]	; (400f18 <afec_set_callback+0x4c>)
  400edc:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400ee0:	d00a      	beq.n	400ef8 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400ee2:	4a0e      	ldr	r2, [pc, #56]	; (400f1c <afec_set_callback+0x50>)
  400ee4:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400ee8:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400eec:	015b      	lsls	r3, r3, #5
  400eee:	b2db      	uxtb	r3, r3
  400ef0:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400ef4:	6014      	str	r4, [r2, #0]
  400ef6:	e009      	b.n	400f0c <afec_set_callback+0x40>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400ef8:	4a08      	ldr	r2, [pc, #32]	; (400f1c <afec_set_callback+0x50>)
  400efa:	f44f 7480 	mov.w	r4, #256	; 0x100
  400efe:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400f02:	015b      	lsls	r3, r3, #5
  400f04:	b2db      	uxtb	r3, r3
  400f06:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400f0a:	6054      	str	r4, [r2, #4]
		irq_register_handler(AFEC0_IRQn, irq_level);
	} else if (i == 1) {
		irq_register_handler(AFEC1_IRQn, irq_level);
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  400f0c:	4b04      	ldr	r3, [pc, #16]	; (400f20 <afec_set_callback+0x54>)
  400f0e:	4798      	blx	r3
  400f10:	bd38      	pop	{r3, r4, r5, pc}
  400f12:	bf00      	nop
  400f14:	40064000 	.word	0x40064000
  400f18:	20400d10 	.word	0x20400d10
  400f1c:	e000e100 	.word	0xe000e100
  400f20:	00400e95 	.word	0x00400e95

00400f24 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400f24:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400f26:	4802      	ldr	r0, [pc, #8]	; (400f30 <AFEC0_Handler+0xc>)
  400f28:	4b02      	ldr	r3, [pc, #8]	; (400f34 <AFEC0_Handler+0x10>)
  400f2a:	4798      	blx	r3
  400f2c:	bd08      	pop	{r3, pc}
  400f2e:	bf00      	nop
  400f30:	4003c000 	.word	0x4003c000
  400f34:	00400ce1 	.word	0x00400ce1

00400f38 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400f38:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400f3a:	4802      	ldr	r0, [pc, #8]	; (400f44 <AFEC1_Handler+0xc>)
  400f3c:	4b02      	ldr	r3, [pc, #8]	; (400f48 <AFEC1_Handler+0x10>)
  400f3e:	4798      	blx	r3
  400f40:	bd08      	pop	{r3, pc}
  400f42:	bf00      	nop
  400f44:	40064000 	.word	0x40064000
  400f48:	00400ce1 	.word	0x00400ce1

00400f4c <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400f4c:	b500      	push	{lr}
  400f4e:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400f50:	4b13      	ldr	r3, [pc, #76]	; (400fa0 <afec_enable+0x54>)
  400f52:	4298      	cmp	r0, r3
  400f54:	bf0c      	ite	eq
  400f56:	2028      	moveq	r0, #40	; 0x28
  400f58:	201d      	movne	r0, #29
  400f5a:	4b12      	ldr	r3, [pc, #72]	; (400fa4 <afec_enable+0x58>)
  400f5c:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400f5e:	4b12      	ldr	r3, [pc, #72]	; (400fa8 <afec_enable+0x5c>)
  400f60:	789b      	ldrb	r3, [r3, #2]
  400f62:	2bff      	cmp	r3, #255	; 0xff
  400f64:	d100      	bne.n	400f68 <afec_enable+0x1c>
  400f66:	e7fe      	b.n	400f66 <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400f68:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400f6c:	fab3 f383 	clz	r3, r3
  400f70:	095b      	lsrs	r3, r3, #5
  400f72:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400f74:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400f76:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400f7a:	2200      	movs	r2, #0
  400f7c:	4b0b      	ldr	r3, [pc, #44]	; (400fac <afec_enable+0x60>)
  400f7e:	701a      	strb	r2, [r3, #0]
	return flags;
  400f80:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400f82:	4a09      	ldr	r2, [pc, #36]	; (400fa8 <afec_enable+0x5c>)
  400f84:	7893      	ldrb	r3, [r2, #2]
  400f86:	3301      	adds	r3, #1
  400f88:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400f8a:	b129      	cbz	r1, 400f98 <afec_enable+0x4c>
		cpu_irq_enable();
  400f8c:	2201      	movs	r2, #1
  400f8e:	4b07      	ldr	r3, [pc, #28]	; (400fac <afec_enable+0x60>)
  400f90:	701a      	strb	r2, [r3, #0]
  400f92:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400f96:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400f98:	b003      	add	sp, #12
  400f9a:	f85d fb04 	ldr.w	pc, [sp], #4
  400f9e:	bf00      	nop
  400fa0:	40064000 	.word	0x40064000
  400fa4:	0040148d 	.word	0x0040148d
  400fa8:	20400cfc 	.word	0x20400cfc
  400fac:	20400000 	.word	0x20400000

00400fb0 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400fb0:	6301      	str	r1, [r0, #48]	; 0x30
  400fb2:	4770      	bx	lr

00400fb4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400fb4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400fb6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400fba:	d02f      	beq.n	40101c <pio_set_peripheral+0x68>
  400fbc:	d807      	bhi.n	400fce <pio_set_peripheral+0x1a>
  400fbe:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400fc2:	d014      	beq.n	400fee <pio_set_peripheral+0x3a>
  400fc4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400fc8:	d01e      	beq.n	401008 <pio_set_peripheral+0x54>
  400fca:	b939      	cbnz	r1, 400fdc <pio_set_peripheral+0x28>
  400fcc:	4770      	bx	lr
  400fce:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400fd2:	d037      	beq.n	401044 <pio_set_peripheral+0x90>
  400fd4:	d804      	bhi.n	400fe0 <pio_set_peripheral+0x2c>
  400fd6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400fda:	d029      	beq.n	401030 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400fdc:	6042      	str	r2, [r0, #4]
  400fde:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400fe0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400fe4:	d02e      	beq.n	401044 <pio_set_peripheral+0x90>
  400fe6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400fea:	d02b      	beq.n	401044 <pio_set_peripheral+0x90>
  400fec:	e7f6      	b.n	400fdc <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400fee:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ff0:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ff2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400ff4:	43d3      	mvns	r3, r2
  400ff6:	4021      	ands	r1, r4
  400ff8:	4019      	ands	r1, r3
  400ffa:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ffc:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ffe:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401000:	4021      	ands	r1, r4
  401002:	400b      	ands	r3, r1
  401004:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401006:	e01a      	b.n	40103e <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401008:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40100a:	4313      	orrs	r3, r2
  40100c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40100e:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401010:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401012:	400b      	ands	r3, r1
  401014:	ea23 0302 	bic.w	r3, r3, r2
  401018:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40101a:	e7df      	b.n	400fdc <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40101c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40101e:	6f03      	ldr	r3, [r0, #112]	; 0x70
  401020:	400b      	ands	r3, r1
  401022:	ea23 0302 	bic.w	r3, r3, r2
  401026:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401028:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40102a:	4313      	orrs	r3, r2
  40102c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40102e:	e7d5      	b.n	400fdc <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401030:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401032:	4313      	orrs	r3, r2
  401034:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401036:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401038:	4313      	orrs	r3, r2
  40103a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40103c:	e7ce      	b.n	400fdc <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40103e:	6042      	str	r2, [r0, #4]
}
  401040:	f85d 4b04 	ldr.w	r4, [sp], #4
  401044:	4770      	bx	lr
  401046:	bf00      	nop

00401048 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401048:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40104a:	f012 0f01 	tst.w	r2, #1
  40104e:	d001      	beq.n	401054 <pio_set_input+0xc>
		p_pio->PIO_PUER = ul_mask;
  401050:	6641      	str	r1, [r0, #100]	; 0x64
  401052:	e000      	b.n	401056 <pio_set_input+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401054:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401056:	f012 0f0a 	tst.w	r2, #10
  40105a:	d001      	beq.n	401060 <pio_set_input+0x18>
		p_pio->PIO_IFER = ul_mask;
  40105c:	6201      	str	r1, [r0, #32]
  40105e:	e000      	b.n	401062 <pio_set_input+0x1a>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401060:	6241      	str	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401062:	f012 0f02 	tst.w	r2, #2
  401066:	d002      	beq.n	40106e <pio_set_input+0x26>
		p_pio->PIO_IFSCDR = ul_mask;
  401068:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  40106c:	e004      	b.n	401078 <pio_set_input+0x30>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40106e:	f012 0f08 	tst.w	r2, #8
  401072:	d001      	beq.n	401078 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401074:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401078:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40107a:	6001      	str	r1, [r0, #0]
  40107c:	4770      	bx	lr
  40107e:	bf00      	nop

00401080 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401080:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401082:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401084:	9c01      	ldr	r4, [sp, #4]
  401086:	b10c      	cbz	r4, 40108c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401088:	6641      	str	r1, [r0, #100]	; 0x64
  40108a:	e000      	b.n	40108e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40108c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40108e:	b10b      	cbz	r3, 401094 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401090:	6501      	str	r1, [r0, #80]	; 0x50
  401092:	e000      	b.n	401096 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401094:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401096:	b10a      	cbz	r2, 40109c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401098:	6301      	str	r1, [r0, #48]	; 0x30
  40109a:	e000      	b.n	40109e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40109c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40109e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4010a0:	6001      	str	r1, [r0, #0]
}
  4010a2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4010a6:	4770      	bx	lr

004010a8 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  4010a8:	b570      	push	{r4, r5, r6, lr}
  4010aa:	b082      	sub	sp, #8
  4010ac:	4605      	mov	r5, r0
  4010ae:	4616      	mov	r6, r2
  4010b0:	461c      	mov	r4, r3
	/* Configure pins */
	switch (ul_type) {
  4010b2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4010b6:	d014      	beq.n	4010e2 <pio_configure+0x3a>
  4010b8:	d809      	bhi.n	4010ce <pio_configure+0x26>
  4010ba:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4010be:	d010      	beq.n	4010e2 <pio_configure+0x3a>
  4010c0:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4010c4:	d00d      	beq.n	4010e2 <pio_configure+0x3a>
  4010c6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4010ca:	d12d      	bne.n	401128 <pio_configure+0x80>
  4010cc:	e009      	b.n	4010e2 <pio_configure+0x3a>
  4010ce:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4010d2:	d019      	beq.n	401108 <pio_configure+0x60>
  4010d4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4010d8:	d016      	beq.n	401108 <pio_configure+0x60>
  4010da:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4010de:	d00d      	beq.n	4010fc <pio_configure+0x54>
  4010e0:	e022      	b.n	401128 <pio_configure+0x80>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4010e2:	4632      	mov	r2, r6
  4010e4:	4628      	mov	r0, r5
  4010e6:	4b12      	ldr	r3, [pc, #72]	; (401130 <pio_configure+0x88>)
  4010e8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4010ea:	f014 0f01 	tst.w	r4, #1
  4010ee:	d002      	beq.n	4010f6 <pio_configure+0x4e>
		p_pio->PIO_PUER = ul_mask;
  4010f0:	666e      	str	r6, [r5, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  4010f2:	2001      	movs	r0, #1
  4010f4:	e019      	b.n	40112a <pio_configure+0x82>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4010f6:	662e      	str	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4010f8:	2001      	movs	r0, #1
  4010fa:	e016      	b.n	40112a <pio_configure+0x82>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4010fc:	461a      	mov	r2, r3
  4010fe:	4631      	mov	r1, r6
  401100:	4b0c      	ldr	r3, [pc, #48]	; (401134 <pio_configure+0x8c>)
  401102:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401104:	2001      	movs	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
		break;
  401106:	e010      	b.n	40112a <pio_configure+0x82>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401108:	f004 0301 	and.w	r3, r4, #1
  40110c:	9300      	str	r3, [sp, #0]
  40110e:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401112:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401116:	bf14      	ite	ne
  401118:	2200      	movne	r2, #0
  40111a:	2201      	moveq	r2, #1
  40111c:	4631      	mov	r1, r6
  40111e:	4628      	mov	r0, r5
  401120:	4c05      	ldr	r4, [pc, #20]	; (401138 <pio_configure+0x90>)
  401122:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  401124:	2001      	movs	r0, #1
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;
  401126:	e000      	b.n	40112a <pio_configure+0x82>

	default:
		return 0;
  401128:	2000      	movs	r0, #0
	}

	return 1;
}
  40112a:	b002      	add	sp, #8
  40112c:	bd70      	pop	{r4, r5, r6, pc}
  40112e:	bf00      	nop
  401130:	00400fb5 	.word	0x00400fb5
  401134:	00401049 	.word	0x00401049
  401138:	00401081 	.word	0x00401081

0040113c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40113c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40113e:	4770      	bx	lr

00401140 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401140:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401142:	4770      	bx	lr

00401144 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401144:	4b05      	ldr	r3, [pc, #20]	; (40115c <pio_set_pin_high+0x18>)
  401146:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  40114a:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40114c:	f000 001f 	and.w	r0, r0, #31
  401150:	2201      	movs	r2, #1
  401152:	fa02 f000 	lsl.w	r0, r2, r0
  401156:	6318      	str	r0, [r3, #48]	; 0x30
  401158:	4770      	bx	lr
  40115a:	bf00      	nop
  40115c:	00200707 	.word	0x00200707

00401160 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401160:	4b05      	ldr	r3, [pc, #20]	; (401178 <pio_set_pin_low+0x18>)
  401162:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  401166:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401168:	f000 001f 	and.w	r0, r0, #31
  40116c:	2201      	movs	r2, #1
  40116e:	fa02 f000 	lsl.w	r0, r2, r0
  401172:	6358      	str	r0, [r3, #52]	; 0x34
  401174:	4770      	bx	lr
  401176:	bf00      	nop
  401178:	00200707 	.word	0x00200707

0040117c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40117c:	b570      	push	{r4, r5, r6, lr}
  40117e:	b082      	sub	sp, #8
  401180:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401182:	4c47      	ldr	r4, [pc, #284]	; (4012a0 <pio_configure_pin+0x124>)
  401184:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  401188:	0264      	lsls	r4, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40118a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40118e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401192:	d04d      	beq.n	401230 <pio_configure_pin+0xb4>
  401194:	d809      	bhi.n	4011aa <pio_configure_pin+0x2e>
  401196:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40119a:	d023      	beq.n	4011e4 <pio_configure_pin+0x68>
  40119c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4011a0:	d033      	beq.n	40120a <pio_configure_pin+0x8e>
  4011a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4011a6:	d177      	bne.n	401298 <pio_configure_pin+0x11c>
  4011a8:	e009      	b.n	4011be <pio_configure_pin+0x42>
  4011aa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011ae:	d05d      	beq.n	40126c <pio_configure_pin+0xf0>
  4011b0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011b4:	d05a      	beq.n	40126c <pio_configure_pin+0xf0>
  4011b6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011ba:	d04c      	beq.n	401256 <pio_configure_pin+0xda>
  4011bc:	e06c      	b.n	401298 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4011be:	f000 001f 	and.w	r0, r0, #31
  4011c2:	2601      	movs	r6, #1
  4011c4:	4086      	lsls	r6, r0
  4011c6:	4632      	mov	r2, r6
  4011c8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4011cc:	4620      	mov	r0, r4
  4011ce:	4b35      	ldr	r3, [pc, #212]	; (4012a4 <pio_configure_pin+0x128>)
  4011d0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011d2:	f015 0f01 	tst.w	r5, #1
  4011d6:	d002      	beq.n	4011de <pio_configure_pin+0x62>
		p_pio->PIO_PUER = ul_mask;
  4011d8:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  4011da:	2001      	movs	r0, #1
  4011dc:	e05d      	b.n	40129a <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011de:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4011e0:	2001      	movs	r0, #1
  4011e2:	e05a      	b.n	40129a <pio_configure_pin+0x11e>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4011e4:	f000 001f 	and.w	r0, r0, #31
  4011e8:	2601      	movs	r6, #1
  4011ea:	4086      	lsls	r6, r0
  4011ec:	4632      	mov	r2, r6
  4011ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011f2:	4620      	mov	r0, r4
  4011f4:	4b2b      	ldr	r3, [pc, #172]	; (4012a4 <pio_configure_pin+0x128>)
  4011f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011f8:	f015 0f01 	tst.w	r5, #1
  4011fc:	d002      	beq.n	401204 <pio_configure_pin+0x88>
		p_pio->PIO_PUER = ul_mask;
  4011fe:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  401200:	2001      	movs	r0, #1
  401202:	e04a      	b.n	40129a <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401204:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401206:	2001      	movs	r0, #1
  401208:	e047      	b.n	40129a <pio_configure_pin+0x11e>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40120a:	f000 001f 	and.w	r0, r0, #31
  40120e:	2601      	movs	r6, #1
  401210:	4086      	lsls	r6, r0
  401212:	4632      	mov	r2, r6
  401214:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401218:	4620      	mov	r0, r4
  40121a:	4b22      	ldr	r3, [pc, #136]	; (4012a4 <pio_configure_pin+0x128>)
  40121c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40121e:	f015 0f01 	tst.w	r5, #1
  401222:	d002      	beq.n	40122a <pio_configure_pin+0xae>
		p_pio->PIO_PUER = ul_mask;
  401224:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  401226:	2001      	movs	r0, #1
  401228:	e037      	b.n	40129a <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40122a:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40122c:	2001      	movs	r0, #1
  40122e:	e034      	b.n	40129a <pio_configure_pin+0x11e>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401230:	f000 001f 	and.w	r0, r0, #31
  401234:	2601      	movs	r6, #1
  401236:	4086      	lsls	r6, r0
  401238:	4632      	mov	r2, r6
  40123a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40123e:	4620      	mov	r0, r4
  401240:	4b18      	ldr	r3, [pc, #96]	; (4012a4 <pio_configure_pin+0x128>)
  401242:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401244:	f015 0f01 	tst.w	r5, #1
  401248:	d002      	beq.n	401250 <pio_configure_pin+0xd4>
		p_pio->PIO_PUER = ul_mask;
  40124a:	6666      	str	r6, [r4, #100]	; 0x64

	default:
		return 0;
	}

	return 1;
  40124c:	2001      	movs	r0, #1
  40124e:	e024      	b.n	40129a <pio_configure_pin+0x11e>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401250:	6626      	str	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401252:	2001      	movs	r0, #1
  401254:	e021      	b.n	40129a <pio_configure_pin+0x11e>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401256:	f000 011f 	and.w	r1, r0, #31
  40125a:	2601      	movs	r6, #1
  40125c:	462a      	mov	r2, r5
  40125e:	fa06 f101 	lsl.w	r1, r6, r1
  401262:	4620      	mov	r0, r4
  401264:	4b10      	ldr	r3, [pc, #64]	; (4012a8 <pio_configure_pin+0x12c>)
  401266:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401268:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40126a:	e016      	b.n	40129a <pio_configure_pin+0x11e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40126c:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  401270:	f000 011f 	and.w	r1, r0, #31
  401274:	2601      	movs	r6, #1
  401276:	ea05 0306 	and.w	r3, r5, r6
  40127a:	9300      	str	r3, [sp, #0]
  40127c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401280:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401284:	bf14      	ite	ne
  401286:	2200      	movne	r2, #0
  401288:	2201      	moveq	r2, #1
  40128a:	fa06 f101 	lsl.w	r1, r6, r1
  40128e:	4620      	mov	r0, r4
  401290:	4c06      	ldr	r4, [pc, #24]	; (4012ac <pio_configure_pin+0x130>)
  401292:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  401294:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401296:	e000      	b.n	40129a <pio_configure_pin+0x11e>

	default:
		return 0;
  401298:	2000      	movs	r0, #0
	}

	return 1;
}
  40129a:	b002      	add	sp, #8
  40129c:	bd70      	pop	{r4, r5, r6, pc}
  40129e:	bf00      	nop
  4012a0:	00200707 	.word	0x00200707
  4012a4:	00400fb5 	.word	0x00400fb5
  4012a8:	00401049 	.word	0x00401049
  4012ac:	00401081 	.word	0x00401081

004012b0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4012b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4012b4:	4604      	mov	r4, r0
  4012b6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4012b8:	4b0e      	ldr	r3, [pc, #56]	; (4012f4 <pio_handler_process+0x44>)
  4012ba:	4798      	blx	r3
  4012bc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4012be:	4620      	mov	r0, r4
  4012c0:	4b0d      	ldr	r3, [pc, #52]	; (4012f8 <pio_handler_process+0x48>)
  4012c2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4012c4:	4005      	ands	r5, r0
  4012c6:	d013      	beq.n	4012f0 <pio_handler_process+0x40>
  4012c8:	4c0c      	ldr	r4, [pc, #48]	; (4012fc <pio_handler_process+0x4c>)
  4012ca:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4012ce:	6823      	ldr	r3, [r4, #0]
  4012d0:	4543      	cmp	r3, r8
  4012d2:	d108      	bne.n	4012e6 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4012d4:	6861      	ldr	r1, [r4, #4]
  4012d6:	4229      	tst	r1, r5
  4012d8:	d005      	beq.n	4012e6 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4012da:	68e3      	ldr	r3, [r4, #12]
  4012dc:	4640      	mov	r0, r8
  4012de:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4012e0:	6863      	ldr	r3, [r4, #4]
  4012e2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4012e6:	42b4      	cmp	r4, r6
  4012e8:	d002      	beq.n	4012f0 <pio_handler_process+0x40>
  4012ea:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4012ec:	2d00      	cmp	r5, #0
  4012ee:	d1ee      	bne.n	4012ce <pio_handler_process+0x1e>
  4012f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4012f4:	0040113d 	.word	0x0040113d
  4012f8:	00401141 	.word	0x00401141
  4012fc:	20400c48 	.word	0x20400c48

00401300 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401300:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401302:	210a      	movs	r1, #10
  401304:	4801      	ldr	r0, [pc, #4]	; (40130c <PIOA_Handler+0xc>)
  401306:	4b02      	ldr	r3, [pc, #8]	; (401310 <PIOA_Handler+0x10>)
  401308:	4798      	blx	r3
  40130a:	bd08      	pop	{r3, pc}
  40130c:	400e0e00 	.word	0x400e0e00
  401310:	004012b1 	.word	0x004012b1

00401314 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401314:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401316:	210b      	movs	r1, #11
  401318:	4801      	ldr	r0, [pc, #4]	; (401320 <PIOB_Handler+0xc>)
  40131a:	4b02      	ldr	r3, [pc, #8]	; (401324 <PIOB_Handler+0x10>)
  40131c:	4798      	blx	r3
  40131e:	bd08      	pop	{r3, pc}
  401320:	400e1000 	.word	0x400e1000
  401324:	004012b1 	.word	0x004012b1

00401328 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401328:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40132a:	210c      	movs	r1, #12
  40132c:	4801      	ldr	r0, [pc, #4]	; (401334 <PIOC_Handler+0xc>)
  40132e:	4b02      	ldr	r3, [pc, #8]	; (401338 <PIOC_Handler+0x10>)
  401330:	4798      	blx	r3
  401332:	bd08      	pop	{r3, pc}
  401334:	400e1200 	.word	0x400e1200
  401338:	004012b1 	.word	0x004012b1

0040133c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40133c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40133e:	2110      	movs	r1, #16
  401340:	4801      	ldr	r0, [pc, #4]	; (401348 <PIOD_Handler+0xc>)
  401342:	4b02      	ldr	r3, [pc, #8]	; (40134c <PIOD_Handler+0x10>)
  401344:	4798      	blx	r3
  401346:	bd08      	pop	{r3, pc}
  401348:	400e1400 	.word	0x400e1400
  40134c:	004012b1 	.word	0x004012b1

00401350 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401350:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401352:	2111      	movs	r1, #17
  401354:	4801      	ldr	r0, [pc, #4]	; (40135c <PIOE_Handler+0xc>)
  401356:	4b02      	ldr	r3, [pc, #8]	; (401360 <PIOE_Handler+0x10>)
  401358:	4798      	blx	r3
  40135a:	bd08      	pop	{r3, pc}
  40135c:	400e1600 	.word	0x400e1600
  401360:	004012b1 	.word	0x004012b1

00401364 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401364:	2803      	cmp	r0, #3
  401366:	d007      	beq.n	401378 <pmc_mck_set_division+0x14>
  401368:	2804      	cmp	r0, #4
  40136a:	d008      	beq.n	40137e <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40136c:	2802      	cmp	r0, #2
  40136e:	bf0c      	ite	eq
  401370:	f44f 7280 	moveq.w	r2, #256	; 0x100
  401374:	2200      	movne	r2, #0
  401376:	e004      	b.n	401382 <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401378:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  40137c:	e001      	b.n	401382 <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40137e:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401382:	4906      	ldr	r1, [pc, #24]	; (40139c <pmc_mck_set_division+0x38>)
  401384:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401386:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40138a:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  40138c:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40138e:	460a      	mov	r2, r1
  401390:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401392:	f013 0f08 	tst.w	r3, #8
  401396:	d0fb      	beq.n	401390 <pmc_mck_set_division+0x2c>
}
  401398:	4770      	bx	lr
  40139a:	bf00      	nop
  40139c:	400e0600 	.word	0x400e0600

004013a0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4013a0:	4a18      	ldr	r2, [pc, #96]	; (401404 <pmc_switch_mck_to_pllack+0x64>)
  4013a2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4013a8:	4318      	orrs	r0, r3
  4013aa:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4013ac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013ae:	f013 0f08 	tst.w	r3, #8
  4013b2:	d003      	beq.n	4013bc <pmc_switch_mck_to_pllack+0x1c>
  4013b4:	e009      	b.n	4013ca <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4013b6:	3b01      	subs	r3, #1
  4013b8:	d103      	bne.n	4013c2 <pmc_switch_mck_to_pllack+0x22>
  4013ba:	e01e      	b.n	4013fa <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4013bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4013c0:	4910      	ldr	r1, [pc, #64]	; (401404 <pmc_switch_mck_to_pllack+0x64>)
  4013c2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4013c4:	f012 0f08 	tst.w	r2, #8
  4013c8:	d0f5      	beq.n	4013b6 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4013ca:	4a0e      	ldr	r2, [pc, #56]	; (401404 <pmc_switch_mck_to_pllack+0x64>)
  4013cc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013ce:	f023 0303 	bic.w	r3, r3, #3
  4013d2:	f043 0302 	orr.w	r3, r3, #2
  4013d6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4013d8:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4013da:	f010 0008 	ands.w	r0, r0, #8
  4013de:	d004      	beq.n	4013ea <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4013e0:	2000      	movs	r0, #0
  4013e2:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4013e4:	3b01      	subs	r3, #1
  4013e6:	d103      	bne.n	4013f0 <pmc_switch_mck_to_pllack+0x50>
  4013e8:	e009      	b.n	4013fe <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4013ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4013ee:	4905      	ldr	r1, [pc, #20]	; (401404 <pmc_switch_mck_to_pllack+0x64>)
  4013f0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4013f2:	f012 0f08 	tst.w	r2, #8
  4013f6:	d0f5      	beq.n	4013e4 <pmc_switch_mck_to_pllack+0x44>
  4013f8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4013fa:	2001      	movs	r0, #1
  4013fc:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4013fe:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401400:	4770      	bx	lr
  401402:	bf00      	nop
  401404:	400e0600 	.word	0x400e0600

00401408 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401408:	b138      	cbz	r0, 40141a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40140a:	490e      	ldr	r1, [pc, #56]	; (401444 <pmc_switch_mainck_to_xtal+0x3c>)
  40140c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40140e:	4a0e      	ldr	r2, [pc, #56]	; (401448 <pmc_switch_mainck_to_xtal+0x40>)
  401410:	401a      	ands	r2, r3
  401412:	4b0e      	ldr	r3, [pc, #56]	; (40144c <pmc_switch_mainck_to_xtal+0x44>)
  401414:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401416:	620b      	str	r3, [r1, #32]
  401418:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40141a:	480a      	ldr	r0, [pc, #40]	; (401444 <pmc_switch_mainck_to_xtal+0x3c>)
  40141c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40141e:	0209      	lsls	r1, r1, #8
  401420:	b289      	uxth	r1, r1
  401422:	4a0b      	ldr	r2, [pc, #44]	; (401450 <pmc_switch_mainck_to_xtal+0x48>)
  401424:	401a      	ands	r2, r3
  401426:	4b0b      	ldr	r3, [pc, #44]	; (401454 <pmc_switch_mainck_to_xtal+0x4c>)
  401428:	4313      	orrs	r3, r2
  40142a:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40142c:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40142e:	4602      	mov	r2, r0
  401430:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401432:	f013 0f01 	tst.w	r3, #1
  401436:	d0fb      	beq.n	401430 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401438:	4a02      	ldr	r2, [pc, #8]	; (401444 <pmc_switch_mainck_to_xtal+0x3c>)
  40143a:	6a11      	ldr	r1, [r2, #32]
  40143c:	4b06      	ldr	r3, [pc, #24]	; (401458 <pmc_switch_mainck_to_xtal+0x50>)
  40143e:	430b      	orrs	r3, r1
  401440:	6213      	str	r3, [r2, #32]
  401442:	4770      	bx	lr
  401444:	400e0600 	.word	0x400e0600
  401448:	fec8fffc 	.word	0xfec8fffc
  40144c:	01370002 	.word	0x01370002
  401450:	ffc8fffc 	.word	0xffc8fffc
  401454:	00370001 	.word	0x00370001
  401458:	01370000 	.word	0x01370000

0040145c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40145c:	4b02      	ldr	r3, [pc, #8]	; (401468 <pmc_osc_is_ready_mainck+0xc>)
  40145e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401460:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401464:	4770      	bx	lr
  401466:	bf00      	nop
  401468:	400e0600 	.word	0x400e0600

0040146c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40146c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401470:	4b01      	ldr	r3, [pc, #4]	; (401478 <pmc_disable_pllack+0xc>)
  401472:	629a      	str	r2, [r3, #40]	; 0x28
  401474:	4770      	bx	lr
  401476:	bf00      	nop
  401478:	400e0600 	.word	0x400e0600

0040147c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40147c:	4b02      	ldr	r3, [pc, #8]	; (401488 <pmc_is_locked_pllack+0xc>)
  40147e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401480:	f000 0002 	and.w	r0, r0, #2
  401484:	4770      	bx	lr
  401486:	bf00      	nop
  401488:	400e0600 	.word	0x400e0600

0040148c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40148c:	283f      	cmp	r0, #63	; 0x3f
  40148e:	d81e      	bhi.n	4014ce <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401490:	281f      	cmp	r0, #31
  401492:	d80c      	bhi.n	4014ae <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401494:	4b11      	ldr	r3, [pc, #68]	; (4014dc <pmc_enable_periph_clk+0x50>)
  401496:	699a      	ldr	r2, [r3, #24]
  401498:	2301      	movs	r3, #1
  40149a:	4083      	lsls	r3, r0
  40149c:	4393      	bics	r3, r2
  40149e:	d018      	beq.n	4014d2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4014a0:	2301      	movs	r3, #1
  4014a2:	fa03 f000 	lsl.w	r0, r3, r0
  4014a6:	4b0d      	ldr	r3, [pc, #52]	; (4014dc <pmc_enable_periph_clk+0x50>)
  4014a8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4014aa:	2000      	movs	r0, #0
  4014ac:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4014ae:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4014b0:	4b0a      	ldr	r3, [pc, #40]	; (4014dc <pmc_enable_periph_clk+0x50>)
  4014b2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4014b6:	2301      	movs	r3, #1
  4014b8:	4083      	lsls	r3, r0
  4014ba:	4393      	bics	r3, r2
  4014bc:	d00b      	beq.n	4014d6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4014be:	2301      	movs	r3, #1
  4014c0:	fa03 f000 	lsl.w	r0, r3, r0
  4014c4:	4b05      	ldr	r3, [pc, #20]	; (4014dc <pmc_enable_periph_clk+0x50>)
  4014c6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  4014ca:	2000      	movs	r0, #0
  4014cc:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4014ce:	2001      	movs	r0, #1
  4014d0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4014d2:	2000      	movs	r0, #0
  4014d4:	4770      	bx	lr
  4014d6:	2000      	movs	r0, #0
}
  4014d8:	4770      	bx	lr
  4014da:	bf00      	nop
  4014dc:	400e0600 	.word	0x400e0600

004014e0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4014e0:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4014e2:	4b07      	ldr	r3, [pc, #28]	; (401500 <spi_enable_clock+0x20>)
  4014e4:	4298      	cmp	r0, r3
  4014e6:	d103      	bne.n	4014f0 <spi_enable_clock+0x10>
  4014e8:	2015      	movs	r0, #21
  4014ea:	4b06      	ldr	r3, [pc, #24]	; (401504 <spi_enable_clock+0x24>)
  4014ec:	4798      	blx	r3
  4014ee:	bd08      	pop	{r3, pc}
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4014f0:	4b05      	ldr	r3, [pc, #20]	; (401508 <spi_enable_clock+0x28>)
  4014f2:	4298      	cmp	r0, r3
  4014f4:	d102      	bne.n	4014fc <spi_enable_clock+0x1c>
  4014f6:	202a      	movs	r0, #42	; 0x2a
  4014f8:	4b02      	ldr	r3, [pc, #8]	; (401504 <spi_enable_clock+0x24>)
  4014fa:	4798      	blx	r3
  4014fc:	bd08      	pop	{r3, pc}
  4014fe:	bf00      	nop
  401500:	40008000 	.word	0x40008000
  401504:	0040148d 	.word	0x0040148d
  401508:	40058000 	.word	0x40058000

0040150c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40150c:	6843      	ldr	r3, [r0, #4]
  40150e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  401512:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  401514:	6843      	ldr	r3, [r0, #4]
  401516:	0409      	lsls	r1, r1, #16
  401518:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40151c:	430b      	orrs	r3, r1
  40151e:	6043      	str	r3, [r0, #4]
  401520:	4770      	bx	lr
  401522:	bf00      	nop

00401524 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  401524:	6843      	ldr	r3, [r0, #4]
  401526:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  40152a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  40152c:	6843      	ldr	r3, [r0, #4]
  40152e:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  401532:	6041      	str	r1, [r0, #4]
  401534:	4770      	bx	lr
  401536:	bf00      	nop

00401538 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  401538:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40153a:	f643 2499 	movw	r4, #15001	; 0x3a99
  40153e:	e001      	b.n	401544 <spi_write+0xc>
		if (!timeout--) {
  401540:	3c01      	subs	r4, #1
  401542:	d011      	beq.n	401568 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  401544:	6905      	ldr	r5, [r0, #16]
  401546:	f015 0f02 	tst.w	r5, #2
  40154a:	d0f9      	beq.n	401540 <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40154c:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40154e:	f014 0f02 	tst.w	r4, #2
  401552:	d006      	beq.n	401562 <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  401554:	0412      	lsls	r2, r2, #16
  401556:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40155a:	4311      	orrs	r1, r2
		if (uc_last) {
  40155c:	b10b      	cbz	r3, 401562 <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  40155e:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  401562:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  401564:	2000      	movs	r0, #0
  401566:	e000      	b.n	40156a <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  401568:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  40156a:	bc30      	pop	{r4, r5}
  40156c:	4770      	bx	lr
  40156e:	bf00      	nop

00401570 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  401570:	b132      	cbz	r2, 401580 <spi_set_clock_polarity+0x10>
  401572:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  401576:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401578:	f043 0301 	orr.w	r3, r3, #1
  40157c:	6303      	str	r3, [r0, #48]	; 0x30
  40157e:	4770      	bx	lr
  401580:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  401584:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401586:	f023 0301 	bic.w	r3, r3, #1
  40158a:	6303      	str	r3, [r0, #48]	; 0x30
  40158c:	4770      	bx	lr
  40158e:	bf00      	nop

00401590 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  401590:	b132      	cbz	r2, 4015a0 <spi_set_clock_phase+0x10>
  401592:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  401596:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401598:	f043 0302 	orr.w	r3, r3, #2
  40159c:	6303      	str	r3, [r0, #48]	; 0x30
  40159e:	4770      	bx	lr
  4015a0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4015a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4015a6:	f023 0302 	bic.w	r3, r3, #2
  4015aa:	6303      	str	r3, [r0, #48]	; 0x30
  4015ac:	4770      	bx	lr
  4015ae:	bf00      	nop

004015b0 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4015b0:	2a04      	cmp	r2, #4
  4015b2:	d10a      	bne.n	4015ca <spi_configure_cs_behavior+0x1a>
  4015b4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4015b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4015ba:	f023 0308 	bic.w	r3, r3, #8
  4015be:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4015c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4015c2:	f043 0304 	orr.w	r3, r3, #4
  4015c6:	6303      	str	r3, [r0, #48]	; 0x30
  4015c8:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4015ca:	b952      	cbnz	r2, 4015e2 <spi_configure_cs_behavior+0x32>
  4015cc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4015d0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4015d2:	f023 0308 	bic.w	r3, r3, #8
  4015d6:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4015d8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4015da:	f023 0304 	bic.w	r3, r3, #4
  4015de:	6303      	str	r3, [r0, #48]	; 0x30
  4015e0:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4015e2:	2a08      	cmp	r2, #8
  4015e4:	d105      	bne.n	4015f2 <spi_configure_cs_behavior+0x42>
  4015e6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4015ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4015ec:	f043 0308 	orr.w	r3, r3, #8
  4015f0:	6303      	str	r3, [r0, #48]	; 0x30
  4015f2:	4770      	bx	lr

004015f4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4015f4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4015f8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4015fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4015fe:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  401600:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401602:	431a      	orrs	r2, r3
  401604:	630a      	str	r2, [r1, #48]	; 0x30
  401606:	4770      	bx	lr

00401608 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  401608:	1e43      	subs	r3, r0, #1
  40160a:	4419      	add	r1, r3
  40160c:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  401610:	1e43      	subs	r3, r0, #1
  401612:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  401614:	bf94      	ite	ls
  401616:	b200      	sxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  401618:	f04f 30ff 	movhi.w	r0, #4294967295
	}

	return baud_div;
}
  40161c:	4770      	bx	lr
  40161e:	bf00      	nop

00401620 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  401620:	b16a      	cbz	r2, 40163e <spi_set_baudrate_div+0x1e>
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  401622:	b410      	push	{r4}
  401624:	4614      	mov	r4, r2
  401626:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40162a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40162c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  401630:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  401632:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  401634:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  401638:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  40163a:	2000      	movs	r0, #0
  40163c:	e002      	b.n	401644 <spi_set_baudrate_div+0x24>
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
        return -1;
  40163e:	f04f 30ff 	mov.w	r0, #4294967295
  401642:	4770      	bx	lr

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
    return 0;
}
  401644:	f85d 4b04 	ldr.w	r4, [sp], #4
  401648:	4770      	bx	lr
  40164a:	bf00      	nop

0040164c <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  40164c:	b410      	push	{r4}
  40164e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  401652:	6b08      	ldr	r0, [r1, #48]	; 0x30
  401654:	b280      	uxth	r0, r0
  401656:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  401658:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  40165a:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  40165e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  401662:	630a      	str	r2, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  401664:	f85d 4b04 	ldr.w	r4, [sp], #4
  401668:	4770      	bx	lr
  40166a:	bf00      	nop

0040166c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40166c:	6943      	ldr	r3, [r0, #20]
  40166e:	f013 0f02 	tst.w	r3, #2
  401672:	d002      	beq.n	40167a <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401674:	61c1      	str	r1, [r0, #28]
	return 0;
  401676:	2000      	movs	r0, #0
  401678:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  40167a:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  40167c:	4770      	bx	lr
  40167e:	bf00      	nop

00401680 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401680:	6943      	ldr	r3, [r0, #20]
  401682:	f013 0f01 	tst.w	r3, #1
  401686:	d003      	beq.n	401690 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401688:	6983      	ldr	r3, [r0, #24]
  40168a:	700b      	strb	r3, [r1, #0]
	return 0;
  40168c:	2000      	movs	r0, #0
  40168e:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401690:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401692:	4770      	bx	lr

00401694 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401694:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401696:	010c      	lsls	r4, r1, #4
  401698:	4294      	cmp	r4, r2
  40169a:	d90f      	bls.n	4016bc <usart_set_async_baudrate+0x28>
  40169c:	e01a      	b.n	4016d4 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40169e:	6841      	ldr	r1, [r0, #4]
  4016a0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4016a4:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4016a6:	0412      	lsls	r2, r2, #16
  4016a8:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4016ac:	431a      	orrs	r2, r3
  4016ae:	6202      	str	r2, [r0, #32]

	return 0;
  4016b0:	2000      	movs	r0, #0
  4016b2:	e01c      	b.n	4016ee <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  4016b4:	2001      	movs	r0, #1
  4016b6:	e01a      	b.n	4016ee <usart_set_async_baudrate+0x5a>
  4016b8:	2001      	movs	r0, #1
  4016ba:	e018      	b.n	4016ee <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4016bc:	0863      	lsrs	r3, r4, #1
  4016be:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4016c2:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  4016c6:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4016c8:	1e5c      	subs	r4, r3, #1
  4016ca:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4016ce:	428c      	cmp	r4, r1
  4016d0:	d9e9      	bls.n	4016a6 <usart_set_async_baudrate+0x12>
  4016d2:	e7ef      	b.n	4016b4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4016d4:	00c9      	lsls	r1, r1, #3
  4016d6:	084b      	lsrs	r3, r1, #1
  4016d8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4016dc:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4016e0:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4016e2:	1e5c      	subs	r4, r3, #1
  4016e4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4016e8:	428c      	cmp	r4, r1
  4016ea:	d8e5      	bhi.n	4016b8 <usart_set_async_baudrate+0x24>
  4016ec:	e7d7      	b.n	40169e <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  4016ee:	f85d 4b04 	ldr.w	r4, [sp], #4
  4016f2:	4770      	bx	lr

004016f4 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4016f4:	4b08      	ldr	r3, [pc, #32]	; (401718 <usart_reset+0x24>)
  4016f6:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4016fa:	2300      	movs	r3, #0
  4016fc:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4016fe:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401700:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401702:	2388      	movs	r3, #136	; 0x88
  401704:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401706:	2324      	movs	r3, #36	; 0x24
  401708:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  40170a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40170e:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  401710:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401714:	6003      	str	r3, [r0, #0]
  401716:	4770      	bx	lr
  401718:	55534100 	.word	0x55534100

0040171c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  40171c:	b570      	push	{r4, r5, r6, lr}
  40171e:	4605      	mov	r5, r0
  401720:	460c      	mov	r4, r1
  401722:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401724:	4b0f      	ldr	r3, [pc, #60]	; (401764 <usart_init_rs232+0x48>)
  401726:	4798      	blx	r3

	ul_reg_val = 0;
  401728:	2200      	movs	r2, #0
  40172a:	4b0f      	ldr	r3, [pc, #60]	; (401768 <usart_init_rs232+0x4c>)
  40172c:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40172e:	b19c      	cbz	r4, 401758 <usart_init_rs232+0x3c>
  401730:	4632      	mov	r2, r6
  401732:	6821      	ldr	r1, [r4, #0]
  401734:	4628      	mov	r0, r5
  401736:	4b0d      	ldr	r3, [pc, #52]	; (40176c <usart_init_rs232+0x50>)
  401738:	4798      	blx	r3
  40173a:	4602      	mov	r2, r0
  40173c:	b970      	cbnz	r0, 40175c <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40173e:	6861      	ldr	r1, [r4, #4]
  401740:	68a3      	ldr	r3, [r4, #8]
  401742:	4319      	orrs	r1, r3
  401744:	6923      	ldr	r3, [r4, #16]
  401746:	4319      	orrs	r1, r3
  401748:	68e3      	ldr	r3, [r4, #12]
  40174a:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40174c:	4906      	ldr	r1, [pc, #24]	; (401768 <usart_init_rs232+0x4c>)
  40174e:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  401750:	6869      	ldr	r1, [r5, #4]
  401752:	430b      	orrs	r3, r1
  401754:	606b      	str	r3, [r5, #4]

	return 0;
  401756:	e002      	b.n	40175e <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401758:	2201      	movs	r2, #1
  40175a:	e000      	b.n	40175e <usart_init_rs232+0x42>
  40175c:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  40175e:	4610      	mov	r0, r2
  401760:	bd70      	pop	{r4, r5, r6, pc}
  401762:	bf00      	nop
  401764:	004016f5 	.word	0x004016f5
  401768:	20400cb8 	.word	0x20400cb8
  40176c:	00401695 	.word	0x00401695

00401770 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  401770:	2340      	movs	r3, #64	; 0x40
  401772:	6003      	str	r3, [r0, #0]
  401774:	4770      	bx	lr
  401776:	bf00      	nop

00401778 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  401778:	2310      	movs	r3, #16
  40177a:	6003      	str	r3, [r0, #0]
  40177c:	4770      	bx	lr
  40177e:	bf00      	nop

00401780 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401780:	6943      	ldr	r3, [r0, #20]
  401782:	f013 0f02 	tst.w	r3, #2
  401786:	d004      	beq.n	401792 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401788:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40178c:	61c1      	str	r1, [r0, #28]
	return 0;
  40178e:	2000      	movs	r0, #0
  401790:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401792:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401794:	4770      	bx	lr
  401796:	bf00      	nop

00401798 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401798:	6943      	ldr	r3, [r0, #20]
  40179a:	f013 0f01 	tst.w	r3, #1
  40179e:	d005      	beq.n	4017ac <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4017a0:	6983      	ldr	r3, [r0, #24]
  4017a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4017a6:	600b      	str	r3, [r1, #0]

	return 0;
  4017a8:	2000      	movs	r0, #0
  4017aa:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4017ac:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4017ae:	4770      	bx	lr

004017b0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4017b0:	e7fe      	b.n	4017b0 <Dummy_Handler>
  4017b2:	bf00      	nop

004017b4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4017b4:	b500      	push	{lr}
  4017b6:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  4017b8:	4b27      	ldr	r3, [pc, #156]	; (401858 <Reset_Handler+0xa4>)
  4017ba:	4a28      	ldr	r2, [pc, #160]	; (40185c <Reset_Handler+0xa8>)
  4017bc:	429a      	cmp	r2, r3
  4017be:	d003      	beq.n	4017c8 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  4017c0:	4b27      	ldr	r3, [pc, #156]	; (401860 <Reset_Handler+0xac>)
  4017c2:	4a25      	ldr	r2, [pc, #148]	; (401858 <Reset_Handler+0xa4>)
  4017c4:	429a      	cmp	r2, r3
  4017c6:	d304      	bcc.n	4017d2 <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4017c8:	4b26      	ldr	r3, [pc, #152]	; (401864 <Reset_Handler+0xb0>)
  4017ca:	4a27      	ldr	r2, [pc, #156]	; (401868 <Reset_Handler+0xb4>)
  4017cc:	429a      	cmp	r2, r3
  4017ce:	d30f      	bcc.n	4017f0 <Reset_Handler+0x3c>
  4017d0:	e01a      	b.n	401808 <Reset_Handler+0x54>
  4017d2:	4921      	ldr	r1, [pc, #132]	; (401858 <Reset_Handler+0xa4>)
  4017d4:	4b25      	ldr	r3, [pc, #148]	; (40186c <Reset_Handler+0xb8>)
  4017d6:	1a5b      	subs	r3, r3, r1
  4017d8:	f023 0303 	bic.w	r3, r3, #3
  4017dc:	3304      	adds	r3, #4
  4017de:	4a1f      	ldr	r2, [pc, #124]	; (40185c <Reset_Handler+0xa8>)
  4017e0:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  4017e2:	f852 0b04 	ldr.w	r0, [r2], #4
  4017e6:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4017ea:	429a      	cmp	r2, r3
  4017ec:	d1f9      	bne.n	4017e2 <Reset_Handler+0x2e>
  4017ee:	e7eb      	b.n	4017c8 <Reset_Handler+0x14>
  4017f0:	4b1f      	ldr	r3, [pc, #124]	; (401870 <Reset_Handler+0xbc>)
  4017f2:	4a20      	ldr	r2, [pc, #128]	; (401874 <Reset_Handler+0xc0>)
  4017f4:	1ad2      	subs	r2, r2, r3
  4017f6:	f022 0203 	bic.w	r2, r2, #3
  4017fa:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4017fc:	3b04      	subs	r3, #4
                *pDest++ = 0;
  4017fe:	2100      	movs	r1, #0
  401800:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401804:	4293      	cmp	r3, r2
  401806:	d1fb      	bne.n	401800 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401808:	4a1b      	ldr	r2, [pc, #108]	; (401878 <Reset_Handler+0xc4>)
  40180a:	4b1c      	ldr	r3, [pc, #112]	; (40187c <Reset_Handler+0xc8>)
  40180c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401810:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401812:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401816:	fab3 f383 	clz	r3, r3
  40181a:	095b      	lsrs	r3, r3, #5
  40181c:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40181e:	b672      	cpsid	i
  401820:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401824:	2200      	movs	r2, #0
  401826:	4b16      	ldr	r3, [pc, #88]	; (401880 <Reset_Handler+0xcc>)
  401828:	701a      	strb	r2, [r3, #0]
	return flags;
  40182a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40182c:	4a15      	ldr	r2, [pc, #84]	; (401884 <Reset_Handler+0xd0>)
  40182e:	6813      	ldr	r3, [r2, #0]
  401830:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401834:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401836:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40183a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40183e:	b129      	cbz	r1, 40184c <Reset_Handler+0x98>
		cpu_irq_enable();
  401840:	2201      	movs	r2, #1
  401842:	4b0f      	ldr	r3, [pc, #60]	; (401880 <Reset_Handler+0xcc>)
  401844:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401846:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40184a:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40184c:	4b0e      	ldr	r3, [pc, #56]	; (401888 <Reset_Handler+0xd4>)
  40184e:	4798      	blx	r3

        /* Branch to main function */
        main();
  401850:	4b0e      	ldr	r3, [pc, #56]	; (40188c <Reset_Handler+0xd8>)
  401852:	4798      	blx	r3
  401854:	e7fe      	b.n	401854 <Reset_Handler+0xa0>
  401856:	bf00      	nop
  401858:	20400000 	.word	0x20400000
  40185c:	00405854 	.word	0x00405854
  401860:	2040086c 	.word	0x2040086c
  401864:	20400da4 	.word	0x20400da4
  401868:	2040086c 	.word	0x2040086c
  40186c:	2040086b 	.word	0x2040086b
  401870:	20400870 	.word	0x20400870
  401874:	20400da7 	.word	0x20400da7
  401878:	e000ed00 	.word	0xe000ed00
  40187c:	00400000 	.word	0x00400000
  401880:	20400000 	.word	0x20400000
  401884:	e000ed88 	.word	0xe000ed88
  401888:	00401e8d 	.word	0x00401e8d
  40188c:	00401c31 	.word	0x00401c31

00401890 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401890:	4b3c      	ldr	r3, [pc, #240]	; (401984 <SystemCoreClockUpdate+0xf4>)
  401892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401894:	f003 0303 	and.w	r3, r3, #3
  401898:	2b01      	cmp	r3, #1
  40189a:	d00f      	beq.n	4018bc <SystemCoreClockUpdate+0x2c>
  40189c:	b113      	cbz	r3, 4018a4 <SystemCoreClockUpdate+0x14>
  40189e:	2b02      	cmp	r3, #2
  4018a0:	d029      	beq.n	4018f6 <SystemCoreClockUpdate+0x66>
  4018a2:	e057      	b.n	401954 <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4018a4:	4b38      	ldr	r3, [pc, #224]	; (401988 <SystemCoreClockUpdate+0xf8>)
  4018a6:	695b      	ldr	r3, [r3, #20]
  4018a8:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4018ac:	bf14      	ite	ne
  4018ae:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4018b2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4018b6:	4b35      	ldr	r3, [pc, #212]	; (40198c <SystemCoreClockUpdate+0xfc>)
  4018b8:	601a      	str	r2, [r3, #0]
  4018ba:	e04b      	b.n	401954 <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4018bc:	4b31      	ldr	r3, [pc, #196]	; (401984 <SystemCoreClockUpdate+0xf4>)
  4018be:	6a1b      	ldr	r3, [r3, #32]
  4018c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4018c4:	d003      	beq.n	4018ce <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4018c6:	4a32      	ldr	r2, [pc, #200]	; (401990 <SystemCoreClockUpdate+0x100>)
  4018c8:	4b30      	ldr	r3, [pc, #192]	; (40198c <SystemCoreClockUpdate+0xfc>)
  4018ca:	601a      	str	r2, [r3, #0]
  4018cc:	e042      	b.n	401954 <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4018ce:	4a31      	ldr	r2, [pc, #196]	; (401994 <SystemCoreClockUpdate+0x104>)
  4018d0:	4b2e      	ldr	r3, [pc, #184]	; (40198c <SystemCoreClockUpdate+0xfc>)
  4018d2:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4018d4:	4b2b      	ldr	r3, [pc, #172]	; (401984 <SystemCoreClockUpdate+0xf4>)
  4018d6:	6a1b      	ldr	r3, [r3, #32]
  4018d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4018dc:	2b10      	cmp	r3, #16
  4018de:	d002      	beq.n	4018e6 <SystemCoreClockUpdate+0x56>
  4018e0:	2b20      	cmp	r3, #32
  4018e2:	d004      	beq.n	4018ee <SystemCoreClockUpdate+0x5e>
  4018e4:	e036      	b.n	401954 <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4018e6:	4a2c      	ldr	r2, [pc, #176]	; (401998 <SystemCoreClockUpdate+0x108>)
  4018e8:	4b28      	ldr	r3, [pc, #160]	; (40198c <SystemCoreClockUpdate+0xfc>)
  4018ea:	601a      	str	r2, [r3, #0]
          break;
  4018ec:	e032      	b.n	401954 <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4018ee:	4a28      	ldr	r2, [pc, #160]	; (401990 <SystemCoreClockUpdate+0x100>)
  4018f0:	4b26      	ldr	r3, [pc, #152]	; (40198c <SystemCoreClockUpdate+0xfc>)
  4018f2:	601a      	str	r2, [r3, #0]
          break;
  4018f4:	e02e      	b.n	401954 <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4018f6:	4b23      	ldr	r3, [pc, #140]	; (401984 <SystemCoreClockUpdate+0xf4>)
  4018f8:	6a1b      	ldr	r3, [r3, #32]
  4018fa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4018fe:	d003      	beq.n	401908 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401900:	4a23      	ldr	r2, [pc, #140]	; (401990 <SystemCoreClockUpdate+0x100>)
  401902:	4b22      	ldr	r3, [pc, #136]	; (40198c <SystemCoreClockUpdate+0xfc>)
  401904:	601a      	str	r2, [r3, #0]
  401906:	e012      	b.n	40192e <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401908:	4a22      	ldr	r2, [pc, #136]	; (401994 <SystemCoreClockUpdate+0x104>)
  40190a:	4b20      	ldr	r3, [pc, #128]	; (40198c <SystemCoreClockUpdate+0xfc>)
  40190c:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40190e:	4b1d      	ldr	r3, [pc, #116]	; (401984 <SystemCoreClockUpdate+0xf4>)
  401910:	6a1b      	ldr	r3, [r3, #32]
  401912:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401916:	2b10      	cmp	r3, #16
  401918:	d002      	beq.n	401920 <SystemCoreClockUpdate+0x90>
  40191a:	2b20      	cmp	r3, #32
  40191c:	d004      	beq.n	401928 <SystemCoreClockUpdate+0x98>
  40191e:	e006      	b.n	40192e <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401920:	4a1d      	ldr	r2, [pc, #116]	; (401998 <SystemCoreClockUpdate+0x108>)
  401922:	4b1a      	ldr	r3, [pc, #104]	; (40198c <SystemCoreClockUpdate+0xfc>)
  401924:	601a      	str	r2, [r3, #0]
          break;
  401926:	e002      	b.n	40192e <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401928:	4a19      	ldr	r2, [pc, #100]	; (401990 <SystemCoreClockUpdate+0x100>)
  40192a:	4b18      	ldr	r3, [pc, #96]	; (40198c <SystemCoreClockUpdate+0xfc>)
  40192c:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40192e:	4b15      	ldr	r3, [pc, #84]	; (401984 <SystemCoreClockUpdate+0xf4>)
  401930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401932:	f003 0303 	and.w	r3, r3, #3
  401936:	2b02      	cmp	r3, #2
  401938:	d10c      	bne.n	401954 <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40193a:	4a12      	ldr	r2, [pc, #72]	; (401984 <SystemCoreClockUpdate+0xf4>)
  40193c:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40193e:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401940:	4812      	ldr	r0, [pc, #72]	; (40198c <SystemCoreClockUpdate+0xfc>)
  401942:	f3c3 410a 	ubfx	r1, r3, #16, #11
  401946:	6803      	ldr	r3, [r0, #0]
  401948:	fb01 3303 	mla	r3, r1, r3, r3
  40194c:	b2d2      	uxtb	r2, r2
  40194e:	fbb3 f3f2 	udiv	r3, r3, r2
  401952:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401954:	4b0b      	ldr	r3, [pc, #44]	; (401984 <SystemCoreClockUpdate+0xf4>)
  401956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401958:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40195c:	2b70      	cmp	r3, #112	; 0x70
  40195e:	d107      	bne.n	401970 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  401960:	4a0a      	ldr	r2, [pc, #40]	; (40198c <SystemCoreClockUpdate+0xfc>)
  401962:	6813      	ldr	r3, [r2, #0]
  401964:	490d      	ldr	r1, [pc, #52]	; (40199c <SystemCoreClockUpdate+0x10c>)
  401966:	fba1 1303 	umull	r1, r3, r1, r3
  40196a:	085b      	lsrs	r3, r3, #1
  40196c:	6013      	str	r3, [r2, #0]
  40196e:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401970:	4b04      	ldr	r3, [pc, #16]	; (401984 <SystemCoreClockUpdate+0xf4>)
  401972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401974:	4905      	ldr	r1, [pc, #20]	; (40198c <SystemCoreClockUpdate+0xfc>)
  401976:	f3c3 1202 	ubfx	r2, r3, #4, #3
  40197a:	680b      	ldr	r3, [r1, #0]
  40197c:	40d3      	lsrs	r3, r2
  40197e:	600b      	str	r3, [r1, #0]
  401980:	4770      	bx	lr
  401982:	bf00      	nop
  401984:	400e0600 	.word	0x400e0600
  401988:	400e1810 	.word	0x400e1810
  40198c:	20400004 	.word	0x20400004
  401990:	00b71b00 	.word	0x00b71b00
  401994:	003d0900 	.word	0x003d0900
  401998:	007a1200 	.word	0x007a1200
  40199c:	aaaaaaab 	.word	0xaaaaaaab

004019a0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4019a0:	4b12      	ldr	r3, [pc, #72]	; (4019ec <system_init_flash+0x4c>)
  4019a2:	4298      	cmp	r0, r3
  4019a4:	d804      	bhi.n	4019b0 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4019a6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4019aa:	4b11      	ldr	r3, [pc, #68]	; (4019f0 <system_init_flash+0x50>)
  4019ac:	601a      	str	r2, [r3, #0]
  4019ae:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4019b0:	4b10      	ldr	r3, [pc, #64]	; (4019f4 <system_init_flash+0x54>)
  4019b2:	4298      	cmp	r0, r3
  4019b4:	d803      	bhi.n	4019be <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4019b6:	4a10      	ldr	r2, [pc, #64]	; (4019f8 <system_init_flash+0x58>)
  4019b8:	4b0d      	ldr	r3, [pc, #52]	; (4019f0 <system_init_flash+0x50>)
  4019ba:	601a      	str	r2, [r3, #0]
  4019bc:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4019be:	4b0f      	ldr	r3, [pc, #60]	; (4019fc <system_init_flash+0x5c>)
  4019c0:	4298      	cmp	r0, r3
  4019c2:	d803      	bhi.n	4019cc <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4019c4:	4a0e      	ldr	r2, [pc, #56]	; (401a00 <system_init_flash+0x60>)
  4019c6:	4b0a      	ldr	r3, [pc, #40]	; (4019f0 <system_init_flash+0x50>)
  4019c8:	601a      	str	r2, [r3, #0]
  4019ca:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4019cc:	4b0d      	ldr	r3, [pc, #52]	; (401a04 <system_init_flash+0x64>)
  4019ce:	4298      	cmp	r0, r3
  4019d0:	d803      	bhi.n	4019da <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4019d2:	4a0d      	ldr	r2, [pc, #52]	; (401a08 <system_init_flash+0x68>)
  4019d4:	4b06      	ldr	r3, [pc, #24]	; (4019f0 <system_init_flash+0x50>)
  4019d6:	601a      	str	r2, [r3, #0]
  4019d8:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4019da:	4b0c      	ldr	r3, [pc, #48]	; (401a0c <system_init_flash+0x6c>)
  4019dc:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4019de:	bf94      	ite	ls
  4019e0:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4019e4:	4a0a      	ldrhi	r2, [pc, #40]	; (401a10 <system_init_flash+0x70>)
  4019e6:	4b02      	ldr	r3, [pc, #8]	; (4019f0 <system_init_flash+0x50>)
  4019e8:	601a      	str	r2, [r3, #0]
  4019ea:	4770      	bx	lr
  4019ec:	01312cff 	.word	0x01312cff
  4019f0:	400e0c00 	.word	0x400e0c00
  4019f4:	026259ff 	.word	0x026259ff
  4019f8:	04000100 	.word	0x04000100
  4019fc:	039386ff 	.word	0x039386ff
  401a00:	04000200 	.word	0x04000200
  401a04:	04c4b3ff 	.word	0x04c4b3ff
  401a08:	04000300 	.word	0x04000300
  401a0c:	05f5e0ff 	.word	0x05f5e0ff
  401a10:	04000500 	.word	0x04000500

00401a14 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401a14:	4b09      	ldr	r3, [pc, #36]	; (401a3c <_sbrk+0x28>)
  401a16:	681b      	ldr	r3, [r3, #0]
  401a18:	b913      	cbnz	r3, 401a20 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401a1a:	4a09      	ldr	r2, [pc, #36]	; (401a40 <_sbrk+0x2c>)
  401a1c:	4b07      	ldr	r3, [pc, #28]	; (401a3c <_sbrk+0x28>)
  401a1e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401a20:	4b06      	ldr	r3, [pc, #24]	; (401a3c <_sbrk+0x28>)
  401a22:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401a24:	181a      	adds	r2, r3, r0
  401a26:	4907      	ldr	r1, [pc, #28]	; (401a44 <_sbrk+0x30>)
  401a28:	4291      	cmp	r1, r2
  401a2a:	db04      	blt.n	401a36 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401a2c:	4610      	mov	r0, r2
  401a2e:	4a03      	ldr	r2, [pc, #12]	; (401a3c <_sbrk+0x28>)
  401a30:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401a32:	4618      	mov	r0, r3
  401a34:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401a36:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401a3a:	4770      	bx	lr
  401a3c:	20400cbc 	.word	0x20400cbc
  401a40:	20402fa8 	.word	0x20402fa8
  401a44:	2045fffc 	.word	0x2045fffc

00401a48 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401a48:	f04f 30ff 	mov.w	r0, #4294967295
  401a4c:	4770      	bx	lr
  401a4e:	bf00      	nop

00401a50 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401a50:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401a54:	604b      	str	r3, [r1, #4]

	return 0;
}
  401a56:	2000      	movs	r0, #0
  401a58:	4770      	bx	lr
  401a5a:	bf00      	nop

00401a5c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401a5c:	2001      	movs	r0, #1
  401a5e:	4770      	bx	lr

00401a60 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401a60:	2000      	movs	r0, #0
  401a62:	4770      	bx	lr

00401a64 <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  401a64:	4b04      	ldr	r3, [pc, #16]	; (401a78 <AFEC_Temp_callback+0x14>)
  401a66:	2206      	movs	r2, #6
  401a68:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  401a6a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC1, AFEC_CHANNEL_ALC_SENSOR);
  401a6c:	4b03      	ldr	r3, [pc, #12]	; (401a7c <AFEC_Temp_callback+0x18>)
  401a6e:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  401a70:	2201      	movs	r2, #1
  401a72:	4b03      	ldr	r3, [pc, #12]	; (401a80 <AFEC_Temp_callback+0x1c>)
  401a74:	701a      	strb	r2, [r3, #0]
  401a76:	4770      	bx	lr
  401a78:	40064000 	.word	0x40064000
  401a7c:	20400cc4 	.word	0x20400cc4
  401a80:	20400cc0 	.word	0x20400cc0

00401a84 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401a84:	b5f0      	push	{r4, r5, r6, r7, lr}
  401a86:	b083      	sub	sp, #12
  401a88:	4605      	mov	r5, r0
  401a8a:	460c      	mov	r4, r1
	uint32_t val = 0;
  401a8c:	2300      	movs	r3, #0
  401a8e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401a90:	4b29      	ldr	r3, [pc, #164]	; (401b38 <usart_serial_getchar+0xb4>)
  401a92:	4298      	cmp	r0, r3
  401a94:	d107      	bne.n	401aa6 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  401a96:	461f      	mov	r7, r3
  401a98:	4e28      	ldr	r6, [pc, #160]	; (401b3c <usart_serial_getchar+0xb8>)
  401a9a:	4621      	mov	r1, r4
  401a9c:	4638      	mov	r0, r7
  401a9e:	47b0      	blx	r6
  401aa0:	2800      	cmp	r0, #0
  401aa2:	d1fa      	bne.n	401a9a <usart_serial_getchar+0x16>
  401aa4:	e015      	b.n	401ad2 <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401aa6:	4b26      	ldr	r3, [pc, #152]	; (401b40 <usart_serial_getchar+0xbc>)
  401aa8:	4298      	cmp	r0, r3
  401aaa:	d107      	bne.n	401abc <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401aac:	461f      	mov	r7, r3
  401aae:	4e23      	ldr	r6, [pc, #140]	; (401b3c <usart_serial_getchar+0xb8>)
  401ab0:	4621      	mov	r1, r4
  401ab2:	4638      	mov	r0, r7
  401ab4:	47b0      	blx	r6
  401ab6:	2800      	cmp	r0, #0
  401ab8:	d1fa      	bne.n	401ab0 <usart_serial_getchar+0x2c>
  401aba:	e015      	b.n	401ae8 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401abc:	4b21      	ldr	r3, [pc, #132]	; (401b44 <usart_serial_getchar+0xc0>)
  401abe:	4298      	cmp	r0, r3
  401ac0:	d107      	bne.n	401ad2 <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  401ac2:	461f      	mov	r7, r3
  401ac4:	4e1d      	ldr	r6, [pc, #116]	; (401b3c <usart_serial_getchar+0xb8>)
  401ac6:	4621      	mov	r1, r4
  401ac8:	4638      	mov	r0, r7
  401aca:	47b0      	blx	r6
  401acc:	2800      	cmp	r0, #0
  401ace:	d1fa      	bne.n	401ac6 <usart_serial_getchar+0x42>
  401ad0:	e017      	b.n	401b02 <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401ad2:	4b1d      	ldr	r3, [pc, #116]	; (401b48 <usart_serial_getchar+0xc4>)
  401ad4:	429d      	cmp	r5, r3
  401ad6:	d107      	bne.n	401ae8 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  401ad8:	461f      	mov	r7, r3
  401ada:	4e18      	ldr	r6, [pc, #96]	; (401b3c <usart_serial_getchar+0xb8>)
  401adc:	4621      	mov	r1, r4
  401ade:	4638      	mov	r0, r7
  401ae0:	47b0      	blx	r6
  401ae2:	2800      	cmp	r0, #0
  401ae4:	d1fa      	bne.n	401adc <usart_serial_getchar+0x58>
  401ae6:	e019      	b.n	401b1c <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401ae8:	4b18      	ldr	r3, [pc, #96]	; (401b4c <usart_serial_getchar+0xc8>)
  401aea:	429d      	cmp	r5, r3
  401aec:	d109      	bne.n	401b02 <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  401aee:	461e      	mov	r6, r3
  401af0:	4d17      	ldr	r5, [pc, #92]	; (401b50 <usart_serial_getchar+0xcc>)
  401af2:	a901      	add	r1, sp, #4
  401af4:	4630      	mov	r0, r6
  401af6:	47a8      	blx	r5
  401af8:	2800      	cmp	r0, #0
  401afa:	d1fa      	bne.n	401af2 <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  401afc:	9b01      	ldr	r3, [sp, #4]
  401afe:	7023      	strb	r3, [r4, #0]
  401b00:	e018      	b.n	401b34 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401b02:	4b14      	ldr	r3, [pc, #80]	; (401b54 <usart_serial_getchar+0xd0>)
  401b04:	429d      	cmp	r5, r3
  401b06:	d109      	bne.n	401b1c <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  401b08:	461e      	mov	r6, r3
  401b0a:	4d11      	ldr	r5, [pc, #68]	; (401b50 <usart_serial_getchar+0xcc>)
  401b0c:	a901      	add	r1, sp, #4
  401b0e:	4630      	mov	r0, r6
  401b10:	47a8      	blx	r5
  401b12:	2800      	cmp	r0, #0
  401b14:	d1fa      	bne.n	401b0c <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  401b16:	9b01      	ldr	r3, [sp, #4]
  401b18:	7023      	strb	r3, [r4, #0]
  401b1a:	e00b      	b.n	401b34 <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401b1c:	4b0e      	ldr	r3, [pc, #56]	; (401b58 <usart_serial_getchar+0xd4>)
  401b1e:	429d      	cmp	r5, r3
  401b20:	d108      	bne.n	401b34 <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  401b22:	461e      	mov	r6, r3
  401b24:	4d0a      	ldr	r5, [pc, #40]	; (401b50 <usart_serial_getchar+0xcc>)
  401b26:	a901      	add	r1, sp, #4
  401b28:	4630      	mov	r0, r6
  401b2a:	47a8      	blx	r5
  401b2c:	2800      	cmp	r0, #0
  401b2e:	d1fa      	bne.n	401b26 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  401b30:	9b01      	ldr	r3, [sp, #4]
  401b32:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401b34:	b003      	add	sp, #12
  401b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401b38:	400e0800 	.word	0x400e0800
  401b3c:	00401681 	.word	0x00401681
  401b40:	400e0a00 	.word	0x400e0a00
  401b44:	400e1a00 	.word	0x400e1a00
  401b48:	400e1c00 	.word	0x400e1c00
  401b4c:	40024000 	.word	0x40024000
  401b50:	00401799 	.word	0x00401799
  401b54:	40028000 	.word	0x40028000
  401b58:	4002c000 	.word	0x4002c000

00401b5c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401b5c:	b570      	push	{r4, r5, r6, lr}
  401b5e:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401b60:	4b2a      	ldr	r3, [pc, #168]	; (401c0c <usart_serial_putchar+0xb0>)
  401b62:	4298      	cmp	r0, r3
  401b64:	d108      	bne.n	401b78 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  401b66:	461e      	mov	r6, r3
  401b68:	4d29      	ldr	r5, [pc, #164]	; (401c10 <usart_serial_putchar+0xb4>)
  401b6a:	4621      	mov	r1, r4
  401b6c:	4630      	mov	r0, r6
  401b6e:	47a8      	blx	r5
  401b70:	2800      	cmp	r0, #0
  401b72:	d1fa      	bne.n	401b6a <usart_serial_putchar+0xe>
		return 1;
  401b74:	2001      	movs	r0, #1
  401b76:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401b78:	4b26      	ldr	r3, [pc, #152]	; (401c14 <usart_serial_putchar+0xb8>)
  401b7a:	4298      	cmp	r0, r3
  401b7c:	d108      	bne.n	401b90 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  401b7e:	461e      	mov	r6, r3
  401b80:	4d23      	ldr	r5, [pc, #140]	; (401c10 <usart_serial_putchar+0xb4>)
  401b82:	4621      	mov	r1, r4
  401b84:	4630      	mov	r0, r6
  401b86:	47a8      	blx	r5
  401b88:	2800      	cmp	r0, #0
  401b8a:	d1fa      	bne.n	401b82 <usart_serial_putchar+0x26>
		return 1;
  401b8c:	2001      	movs	r0, #1
  401b8e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401b90:	4b21      	ldr	r3, [pc, #132]	; (401c18 <usart_serial_putchar+0xbc>)
  401b92:	4298      	cmp	r0, r3
  401b94:	d108      	bne.n	401ba8 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  401b96:	461e      	mov	r6, r3
  401b98:	4d1d      	ldr	r5, [pc, #116]	; (401c10 <usart_serial_putchar+0xb4>)
  401b9a:	4621      	mov	r1, r4
  401b9c:	4630      	mov	r0, r6
  401b9e:	47a8      	blx	r5
  401ba0:	2800      	cmp	r0, #0
  401ba2:	d1fa      	bne.n	401b9a <usart_serial_putchar+0x3e>
		return 1;
  401ba4:	2001      	movs	r0, #1
  401ba6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401ba8:	4b1c      	ldr	r3, [pc, #112]	; (401c1c <usart_serial_putchar+0xc0>)
  401baa:	4298      	cmp	r0, r3
  401bac:	d108      	bne.n	401bc0 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  401bae:	461e      	mov	r6, r3
  401bb0:	4d17      	ldr	r5, [pc, #92]	; (401c10 <usart_serial_putchar+0xb4>)
  401bb2:	4621      	mov	r1, r4
  401bb4:	4630      	mov	r0, r6
  401bb6:	47a8      	blx	r5
  401bb8:	2800      	cmp	r0, #0
  401bba:	d1fa      	bne.n	401bb2 <usart_serial_putchar+0x56>
		return 1;
  401bbc:	2001      	movs	r0, #1
  401bbe:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401bc0:	4b17      	ldr	r3, [pc, #92]	; (401c20 <usart_serial_putchar+0xc4>)
  401bc2:	4298      	cmp	r0, r3
  401bc4:	d108      	bne.n	401bd8 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  401bc6:	461e      	mov	r6, r3
  401bc8:	4d16      	ldr	r5, [pc, #88]	; (401c24 <usart_serial_putchar+0xc8>)
  401bca:	4621      	mov	r1, r4
  401bcc:	4630      	mov	r0, r6
  401bce:	47a8      	blx	r5
  401bd0:	2800      	cmp	r0, #0
  401bd2:	d1fa      	bne.n	401bca <usart_serial_putchar+0x6e>
		return 1;
  401bd4:	2001      	movs	r0, #1
  401bd6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401bd8:	4b13      	ldr	r3, [pc, #76]	; (401c28 <usart_serial_putchar+0xcc>)
  401bda:	4298      	cmp	r0, r3
  401bdc:	d108      	bne.n	401bf0 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  401bde:	461e      	mov	r6, r3
  401be0:	4d10      	ldr	r5, [pc, #64]	; (401c24 <usart_serial_putchar+0xc8>)
  401be2:	4621      	mov	r1, r4
  401be4:	4630      	mov	r0, r6
  401be6:	47a8      	blx	r5
  401be8:	2800      	cmp	r0, #0
  401bea:	d1fa      	bne.n	401be2 <usart_serial_putchar+0x86>
		return 1;
  401bec:	2001      	movs	r0, #1
  401bee:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401bf0:	4b0e      	ldr	r3, [pc, #56]	; (401c2c <usart_serial_putchar+0xd0>)
  401bf2:	4298      	cmp	r0, r3
  401bf4:	d108      	bne.n	401c08 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  401bf6:	461e      	mov	r6, r3
  401bf8:	4d0a      	ldr	r5, [pc, #40]	; (401c24 <usart_serial_putchar+0xc8>)
  401bfa:	4621      	mov	r1, r4
  401bfc:	4630      	mov	r0, r6
  401bfe:	47a8      	blx	r5
  401c00:	2800      	cmp	r0, #0
  401c02:	d1fa      	bne.n	401bfa <usart_serial_putchar+0x9e>
		return 1;
  401c04:	2001      	movs	r0, #1
  401c06:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401c08:	2000      	movs	r0, #0
}
  401c0a:	bd70      	pop	{r4, r5, r6, pc}
  401c0c:	400e0800 	.word	0x400e0800
  401c10:	0040166d 	.word	0x0040166d
  401c14:	400e0a00 	.word	0x400e0a00
  401c18:	400e1a00 	.word	0x400e1a00
  401c1c:	400e1c00 	.word	0x400e1c00
  401c20:	40024000 	.word	0x40024000
  401c24:	00401781 	.word	0x00401781
  401c28:	40028000 	.word	0x40028000
  401c2c:	4002c000 	.word	0x4002c000

00401c30 <main>:
 * Initialize system, UART console, network then start weather client.
 *
 * \return Program return value.
 */
int main(void)
{
  401c30:	b570      	push	{r4, r5, r6, lr}
  401c32:	b08e      	sub	sp, #56	; 0x38
	/* Initialize the board. */
	sysclk_init();
  401c34:	4b6e      	ldr	r3, [pc, #440]	; (401df0 <main+0x1c0>)
  401c36:	4798      	blx	r3
	board_init();
  401c38:	4b6e      	ldr	r3, [pc, #440]	; (401df4 <main+0x1c4>)
  401c3a:	4798      	blx	r3
  401c3c:	200a      	movs	r0, #10
  401c3e:	4c6e      	ldr	r4, [pc, #440]	; (401df8 <main+0x1c8>)
  401c40:	47a0      	blx	r4
  401c42:	200b      	movs	r0, #11
  401c44:	47a0      	blx	r4
  401c46:	200c      	movs	r0, #12
  401c48:	47a0      	blx	r4
  401c4a:	2010      	movs	r0, #16
  401c4c:	47a0      	blx	r4
  401c4e:	2011      	movs	r0, #17
  401c50:	47a0      	blx	r4
  401c52:	200e      	movs	r0, #14
  401c54:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401c56:	4e69      	ldr	r6, [pc, #420]	; (401dfc <main+0x1cc>)
  401c58:	4b69      	ldr	r3, [pc, #420]	; (401e00 <main+0x1d0>)
  401c5a:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401c5c:	4a69      	ldr	r2, [pc, #420]	; (401e04 <main+0x1d4>)
  401c5e:	4b6a      	ldr	r3, [pc, #424]	; (401e08 <main+0x1d8>)
  401c60:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401c62:	4a6a      	ldr	r2, [pc, #424]	; (401e0c <main+0x1dc>)
  401c64:	4b6a      	ldr	r3, [pc, #424]	; (401e10 <main+0x1e0>)
  401c66:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  401c68:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401c6c:	9301      	str	r3, [sp, #4]
	usart_settings.char_length = opt->charlength;
  401c6e:	23c0      	movs	r3, #192	; 0xc0
  401c70:	9302      	str	r3, [sp, #8]
	usart_settings.parity_type = opt->paritytype;
  401c72:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401c76:	9303      	str	r3, [sp, #12]
	usart_settings.stop_bits= opt->stopbits;
  401c78:	2500      	movs	r5, #0
  401c7a:	9504      	str	r5, [sp, #16]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401c7c:	9505      	str	r5, [sp, #20]
  401c7e:	200e      	movs	r0, #14
  401c80:	47a0      	blx	r4
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401c82:	4a64      	ldr	r2, [pc, #400]	; (401e14 <main+0x1e4>)
  401c84:	a901      	add	r1, sp, #4
  401c86:	4630      	mov	r0, r6
  401c88:	4b63      	ldr	r3, [pc, #396]	; (401e18 <main+0x1e8>)
  401c8a:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401c8c:	4630      	mov	r0, r6
  401c8e:	4b63      	ldr	r3, [pc, #396]	; (401e1c <main+0x1ec>)
  401c90:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401c92:	4630      	mov	r0, r6
  401c94:	4b62      	ldr	r3, [pc, #392]	; (401e20 <main+0x1f0>)
  401c96:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401c98:	4e62      	ldr	r6, [pc, #392]	; (401e24 <main+0x1f4>)
  401c9a:	6833      	ldr	r3, [r6, #0]
  401c9c:	4629      	mov	r1, r5
  401c9e:	6898      	ldr	r0, [r3, #8]
  401ca0:	4c61      	ldr	r4, [pc, #388]	; (401e28 <main+0x1f8>)
  401ca2:	47a0      	blx	r4
	setbuf(stdin, NULL);
  401ca4:	6833      	ldr	r3, [r6, #0]
  401ca6:	4629      	mov	r1, r5
  401ca8:	6858      	ldr	r0, [r3, #4]
  401caa:	47a0      	blx	r4
	ioport_init();
	
	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  401cac:	485f      	ldr	r0, [pc, #380]	; (401e2c <main+0x1fc>)
  401cae:	4b60      	ldr	r3, [pc, #384]	; (401e30 <main+0x200>)
  401cb0:	4798      	blx	r3
	 /************************************* 
   * Ativa e configura AFEC
   *************************************/  

  /* Ativa AFEC - 1 */
	afec_enable(AFEC1);
  401cb2:	4c60      	ldr	r4, [pc, #384]	; (401e34 <main+0x204>)
  401cb4:	4620      	mov	r0, r4
  401cb6:	4b60      	ldr	r3, [pc, #384]	; (401e38 <main+0x208>)
  401cb8:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  401cba:	a808      	add	r0, sp, #32
  401cbc:	4b5f      	ldr	r3, [pc, #380]	; (401e3c <main+0x20c>)
  401cbe:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC1, &afec_cfg);
  401cc0:	a908      	add	r1, sp, #32
  401cc2:	4620      	mov	r0, r4
  401cc4:	4b5e      	ldr	r3, [pc, #376]	; (401e40 <main+0x210>)
  401cc6:	4798      	blx	r3
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  401cc8:	6863      	ldr	r3, [r4, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  401cca:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  401cce:	6063      	str	r3, [r4, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC1, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC1, AFEC_INTERRUPT_EOC_6,	AFEC_Temp_callback, 1); 
  401cd0:	2301      	movs	r3, #1
  401cd2:	4a5c      	ldr	r2, [pc, #368]	; (401e44 <main+0x214>)
  401cd4:	2106      	movs	r1, #6
  401cd6:	4620      	mov	r0, r4
  401cd8:	4e5b      	ldr	r6, [pc, #364]	; (401e48 <main+0x218>)
  401cda:	47b0      	blx	r6
   
  /*** Configuracao especfica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  401cdc:	a807      	add	r0, sp, #28
  401cde:	4b5b      	ldr	r3, [pc, #364]	; (401e4c <main+0x21c>)
  401ce0:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  401ce2:	f88d 501d 	strb.w	r5, [sp, #29]
  afec_ch_set_config(AFEC1, AFEC_CHANNEL_ALC_SENSOR, &afec_ch_cfg);
  401ce6:	aa07      	add	r2, sp, #28
  401ce8:	2106      	movs	r1, #6
  401cea:	4620      	mov	r0, r4
  401cec:	4b58      	ldr	r3, [pc, #352]	; (401e50 <main+0x220>)
  401cee:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  401cf0:	2306      	movs	r3, #6
  401cf2:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  401cf4:	f44f 7300 	mov.w	r3, #512	; 0x200
  401cf8:	66e3      	str	r3, [r4, #108]	; 0x6c
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  401cfa:	2340      	movs	r3, #64	; 0x40
  401cfc:	6163      	str	r3, [r4, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  401cfe:	2302      	movs	r3, #2
  401d00:	6023      	str	r3, [r4, #0]
  /* Selecina canal e inicializa converso */  
	afec_channel_enable(AFEC1, AFEC_CHANNEL_ALC_SENSOR);
	afec_start_software_conversion(AFEC1);

	while (1) {
		if(is_conversion_done == true) {
  401d02:	4b54      	ldr	r3, [pc, #336]	; (401e54 <main+0x224>)
  401d04:	781a      	ldrb	r2, [r3, #0]
  401d06:	f012 0fff 	tst.w	r2, #255	; 0xff
  401d0a:	d0fb      	beq.n	401d04 <main+0xd4>
			is_conversion_done = false;
  401d0c:	2400      	movs	r4, #0
  401d0e:	4b51      	ldr	r3, [pc, #324]	; (401e54 <main+0x224>)
  401d10:	701c      	strb	r4, [r3, #0]
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401d12:	4b51      	ldr	r3, [pc, #324]	; (401e58 <main+0x228>)
  401d14:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401d18:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401d1a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  401d1e:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  401d20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  401d24:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  401d26:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401d28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401d2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401d2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  401d32:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  401d34:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401d36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  401d3a:	675a      	str	r2, [r3, #116]	; 0x74
	/* Set direction and pullup on the given button IOPORT */
	ioport_set_pin_dir(GPIO_PUSH_BUTTON_1, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(GPIO_PUSH_BUTTON_1, IOPORT_MODE_PULLUP);

	/* Initialize display parameter */
	g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  401d3c:	4847      	ldr	r0, [pc, #284]	; (401e5c <main+0x22c>)
  401d3e:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401d42:	6003      	str	r3, [r0, #0]
	g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  401d44:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  401d48:	6043      	str	r3, [r0, #4]
	g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_BLACK);//cor do quadrado
  401d4a:	6084      	str	r4, [r0, #8]
	g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_BLACK);//cor do quadrado
  401d4c:	60c4      	str	r4, [r0, #12]
	//formatar int usando sprintf

	/* Initialize LCD */
	ili9488_init(&g_ili9488_display_opt);
  401d4e:	4b44      	ldr	r3, [pc, #272]	; (401e60 <main+0x230>)
  401d50:	4798      	blx	r3
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  401d52:	f240 13df 	movw	r3, #479	; 0x1df
  401d56:	f240 123f 	movw	r2, #319	; 0x13f
  401d5a:	4621      	mov	r1, r4
  401d5c:	4620      	mov	r0, r4
  401d5e:	4d41      	ldr	r5, [pc, #260]	; (401e64 <main+0x234>)
  401d60:	47a8      	blx	r5
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLUEVIOLET));//cor do plano de fundo
  401d62:	4841      	ldr	r0, [pc, #260]	; (401e68 <main+0x238>)
  401d64:	4e41      	ldr	r6, [pc, #260]	; (401e6c <main+0x23c>)
  401d66:	47b0      	blx	r6
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, 120-1);//retangulo de cima do texto
  401d68:	2377      	movs	r3, #119	; 0x77
  401d6a:	f240 123f 	movw	r2, #319	; 0x13f
  401d6e:	4621      	mov	r1, r4
  401d70:	4620      	mov	r0, r4
  401d72:	47a8      	blx	r5
	ili9488_draw_filled_rectangle(0, 360, ILI9488_LCD_WIDTH-1, 480-1);//retangulo de baixo do texto
  401d74:	f240 13df 	movw	r3, #479	; 0x1df
  401d78:	f240 123f 	movw	r2, #319	; 0x13f
  401d7c:	f44f 71b4 	mov.w	r1, #360	; 0x168
  401d80:	4620      	mov	r0, r4
  401d82:	47a8      	blx	r5
	//ili9488_draw_pixmap(100, 120, 100, 100, logoImage);//imagem(x,y da posicao x, y do tamanho)

    /* Escreve na tela */
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLUE));//bacground da caixa de escrita
  401d84:	20fc      	movs	r0, #252	; 0xfc
  401d86:	47b0      	blx	r6
	ili9488_draw_filled_rectangle(0, 300, ILI9488_LCD_WIDTH-1, 315);//retangulo para escrever
  401d88:	f240 133b 	movw	r3, #315	; 0x13b
  401d8c:	f240 123f 	movw	r2, #319	; 0x13f
  401d90:	f44f 7196 	mov.w	r1, #300	; 0x12c
  401d94:	4620      	mov	r0, r4
  401d96:	47a8      	blx	r5
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));// cor da letra
  401d98:	4835      	ldr	r0, [pc, #212]	; (401e70 <main+0x240>)
  401d9a:	47b0      	blx	r6
	ili9488_draw_string(100, 300, (uint8_t *)"ALCOHOL %");// o que est escrito e sua posicao
  401d9c:	4a35      	ldr	r2, [pc, #212]	; (401e74 <main+0x244>)
  401d9e:	f44f 7196 	mov.w	r1, #300	; 0x12c
  401da2:	2064      	movs	r0, #100	; 0x64
  401da4:	4c34      	ldr	r4, [pc, #208]	; (401e78 <main+0x248>)
  401da6:	47a0      	blx	r4
	ili9488_draw_string(15, 100, (uint8_t *)"INTELLIGENT BREATHALYZER");// o que est escrito e sua posicao
  401da8:	4a34      	ldr	r2, [pc, #208]	; (401e7c <main+0x24c>)
  401daa:	2164      	movs	r1, #100	; 0x64
  401dac:	200f      	movs	r0, #15
  401dae:	47a0      	blx	r4
		unsigned int tensao = convert_adc_to_conc(g_ul_value);   // example value
  401db0:	4b33      	ldr	r3, [pc, #204]	; (401e80 <main+0x250>)
  401db2:	681a      	ldr	r2, [r3, #0]
		unsigned char buffer[7];      // buffer to put string
		//int pb= sprintf(buffer," %d", tensao);
		itoa(tensao, buffer, 10);    // make the string
  401db4:	f640 43e4 	movw	r3, #3300	; 0xce4
  401db8:	fb03 f202 	mul.w	r2, r3, r2
  401dbc:	4b31      	ldr	r3, [pc, #196]	; (401e84 <main+0x254>)
  401dbe:	fba3 1302 	umull	r1, r3, r3, r2
  401dc2:	1ad2      	subs	r2, r2, r3
  401dc4:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  401dc8:	0adb      	lsrs	r3, r3, #11
  401dca:	ee07 3a90 	vmov	s15, r3
  401dce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  401dd2:	220a      	movs	r2, #10
  401dd4:	a901      	add	r1, sp, #4
  401dd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  401dda:	ee17 0a90 	vmov	r0, s15
  401dde:	4b2a      	ldr	r3, [pc, #168]	; (401e88 <main+0x258>)
  401de0:	4798      	blx	r3
		//lcd_puts(buffer);             // show the string
		
while (1) {
	ili9488_draw_string(140, 210, (uint8_t *)buffer);// o que est escrito e sua posicao
  401de2:	25d2      	movs	r5, #210	; 0xd2
  401de4:	aa01      	add	r2, sp, #4
  401de6:	4629      	mov	r1, r5
  401de8:	208c      	movs	r0, #140	; 0x8c
  401dea:	47a0      	blx	r4
  401dec:	e7fa      	b.n	401de4 <main+0x1b4>
  401dee:	bf00      	nop
  401df0:	0040019d 	.word	0x0040019d
  401df4:	00400425 	.word	0x00400425
  401df8:	0040148d 	.word	0x0040148d
  401dfc:	40028000 	.word	0x40028000
  401e00:	20400d0c 	.word	0x20400d0c
  401e04:	00401b5d 	.word	0x00401b5d
  401e08:	20400d08 	.word	0x20400d08
  401e0c:	00401a85 	.word	0x00401a85
  401e10:	20400d04 	.word	0x20400d04
  401e14:	08f0d180 	.word	0x08f0d180
  401e18:	0040171d 	.word	0x0040171d
  401e1c:	00401771 	.word	0x00401771
  401e20:	00401779 	.word	0x00401779
  401e24:	20400430 	.word	0x20400430
  401e28:	00402109 	.word	0x00402109
  401e2c:	0040572c 	.word	0x0040572c
  401e30:	00401edd 	.word	0x00401edd
  401e34:	40064000 	.word	0x40064000
  401e38:	00400f4d 	.word	0x00400f4d
  401e3c:	00400d91 	.word	0x00400d91
  401e40:	00400dcd 	.word	0x00400dcd
  401e44:	00401a65 	.word	0x00401a65
  401e48:	00400ecd 	.word	0x00400ecd
  401e4c:	00400dc1 	.word	0x00400dc1
  401e50:	00400d61 	.word	0x00400d61
  401e54:	20400cc0 	.word	0x20400cc0
  401e58:	400e0e00 	.word	0x400e0e00
  401e5c:	20400d90 	.word	0x20400d90
  401e60:	00400981 	.word	0x00400981
  401e64:	00400b7d 	.word	0x00400b7d
  401e68:	008828e0 	.word	0x008828e0
  401e6c:	004008f5 	.word	0x004008f5
  401e70:	00fcfcfc 	.word	0x00fcfcfc
  401e74:	00405780 	.word	0x00405780
  401e78:	00400c35 	.word	0x00400c35
  401e7c:	0040578c 	.word	0x0040578c
  401e80:	20400cc4 	.word	0x20400cc4
  401e84:	00100101 	.word	0x00100101
  401e88:	00401f35 	.word	0x00401f35

00401e8c <__libc_init_array>:
  401e8c:	b570      	push	{r4, r5, r6, lr}
  401e8e:	4e0f      	ldr	r6, [pc, #60]	; (401ecc <__libc_init_array+0x40>)
  401e90:	4d0f      	ldr	r5, [pc, #60]	; (401ed0 <__libc_init_array+0x44>)
  401e92:	1b76      	subs	r6, r6, r5
  401e94:	10b6      	asrs	r6, r6, #2
  401e96:	bf18      	it	ne
  401e98:	2400      	movne	r4, #0
  401e9a:	d005      	beq.n	401ea8 <__libc_init_array+0x1c>
  401e9c:	3401      	adds	r4, #1
  401e9e:	f855 3b04 	ldr.w	r3, [r5], #4
  401ea2:	4798      	blx	r3
  401ea4:	42a6      	cmp	r6, r4
  401ea6:	d1f9      	bne.n	401e9c <__libc_init_array+0x10>
  401ea8:	4e0a      	ldr	r6, [pc, #40]	; (401ed4 <__libc_init_array+0x48>)
  401eaa:	4d0b      	ldr	r5, [pc, #44]	; (401ed8 <__libc_init_array+0x4c>)
  401eac:	1b76      	subs	r6, r6, r5
  401eae:	f003 fcbb 	bl	405828 <_init>
  401eb2:	10b6      	asrs	r6, r6, #2
  401eb4:	bf18      	it	ne
  401eb6:	2400      	movne	r4, #0
  401eb8:	d006      	beq.n	401ec8 <__libc_init_array+0x3c>
  401eba:	3401      	adds	r4, #1
  401ebc:	f855 3b04 	ldr.w	r3, [r5], #4
  401ec0:	4798      	blx	r3
  401ec2:	42a6      	cmp	r6, r4
  401ec4:	d1f9      	bne.n	401eba <__libc_init_array+0x2e>
  401ec6:	bd70      	pop	{r4, r5, r6, pc}
  401ec8:	bd70      	pop	{r4, r5, r6, pc}
  401eca:	bf00      	nop
  401ecc:	00405834 	.word	0x00405834
  401ed0:	00405834 	.word	0x00405834
  401ed4:	0040583c 	.word	0x0040583c
  401ed8:	00405834 	.word	0x00405834

00401edc <iprintf>:
  401edc:	b40f      	push	{r0, r1, r2, r3}
  401ede:	b500      	push	{lr}
  401ee0:	4907      	ldr	r1, [pc, #28]	; (401f00 <iprintf+0x24>)
  401ee2:	b083      	sub	sp, #12
  401ee4:	ab04      	add	r3, sp, #16
  401ee6:	6808      	ldr	r0, [r1, #0]
  401ee8:	f853 2b04 	ldr.w	r2, [r3], #4
  401eec:	6881      	ldr	r1, [r0, #8]
  401eee:	9301      	str	r3, [sp, #4]
  401ef0:	f000 fa36 	bl	402360 <_vfiprintf_r>
  401ef4:	b003      	add	sp, #12
  401ef6:	f85d eb04 	ldr.w	lr, [sp], #4
  401efa:	b004      	add	sp, #16
  401efc:	4770      	bx	lr
  401efe:	bf00      	nop
  401f00:	20400430 	.word	0x20400430

00401f04 <__itoa>:
  401f04:	1e93      	subs	r3, r2, #2
  401f06:	2b22      	cmp	r3, #34	; 0x22
  401f08:	d810      	bhi.n	401f2c <__itoa+0x28>
  401f0a:	2a0a      	cmp	r2, #10
  401f0c:	b510      	push	{r4, lr}
  401f0e:	d006      	beq.n	401f1e <__itoa+0x1a>
  401f10:	2300      	movs	r3, #0
  401f12:	460c      	mov	r4, r1
  401f14:	4419      	add	r1, r3
  401f16:	f000 f9a7 	bl	402268 <__utoa>
  401f1a:	4620      	mov	r0, r4
  401f1c:	bd10      	pop	{r4, pc}
  401f1e:	2800      	cmp	r0, #0
  401f20:	daf6      	bge.n	401f10 <__itoa+0xc>
  401f22:	232d      	movs	r3, #45	; 0x2d
  401f24:	700b      	strb	r3, [r1, #0]
  401f26:	4240      	negs	r0, r0
  401f28:	2301      	movs	r3, #1
  401f2a:	e7f2      	b.n	401f12 <__itoa+0xe>
  401f2c:	2000      	movs	r0, #0
  401f2e:	7008      	strb	r0, [r1, #0]
  401f30:	4770      	bx	lr
  401f32:	bf00      	nop

00401f34 <itoa>:
  401f34:	f7ff bfe6 	b.w	401f04 <__itoa>

00401f38 <memcpy>:
  401f38:	4684      	mov	ip, r0
  401f3a:	ea41 0300 	orr.w	r3, r1, r0
  401f3e:	f013 0303 	ands.w	r3, r3, #3
  401f42:	d16d      	bne.n	402020 <memcpy+0xe8>
  401f44:	3a40      	subs	r2, #64	; 0x40
  401f46:	d341      	bcc.n	401fcc <memcpy+0x94>
  401f48:	f851 3b04 	ldr.w	r3, [r1], #4
  401f4c:	f840 3b04 	str.w	r3, [r0], #4
  401f50:	f851 3b04 	ldr.w	r3, [r1], #4
  401f54:	f840 3b04 	str.w	r3, [r0], #4
  401f58:	f851 3b04 	ldr.w	r3, [r1], #4
  401f5c:	f840 3b04 	str.w	r3, [r0], #4
  401f60:	f851 3b04 	ldr.w	r3, [r1], #4
  401f64:	f840 3b04 	str.w	r3, [r0], #4
  401f68:	f851 3b04 	ldr.w	r3, [r1], #4
  401f6c:	f840 3b04 	str.w	r3, [r0], #4
  401f70:	f851 3b04 	ldr.w	r3, [r1], #4
  401f74:	f840 3b04 	str.w	r3, [r0], #4
  401f78:	f851 3b04 	ldr.w	r3, [r1], #4
  401f7c:	f840 3b04 	str.w	r3, [r0], #4
  401f80:	f851 3b04 	ldr.w	r3, [r1], #4
  401f84:	f840 3b04 	str.w	r3, [r0], #4
  401f88:	f851 3b04 	ldr.w	r3, [r1], #4
  401f8c:	f840 3b04 	str.w	r3, [r0], #4
  401f90:	f851 3b04 	ldr.w	r3, [r1], #4
  401f94:	f840 3b04 	str.w	r3, [r0], #4
  401f98:	f851 3b04 	ldr.w	r3, [r1], #4
  401f9c:	f840 3b04 	str.w	r3, [r0], #4
  401fa0:	f851 3b04 	ldr.w	r3, [r1], #4
  401fa4:	f840 3b04 	str.w	r3, [r0], #4
  401fa8:	f851 3b04 	ldr.w	r3, [r1], #4
  401fac:	f840 3b04 	str.w	r3, [r0], #4
  401fb0:	f851 3b04 	ldr.w	r3, [r1], #4
  401fb4:	f840 3b04 	str.w	r3, [r0], #4
  401fb8:	f851 3b04 	ldr.w	r3, [r1], #4
  401fbc:	f840 3b04 	str.w	r3, [r0], #4
  401fc0:	f851 3b04 	ldr.w	r3, [r1], #4
  401fc4:	f840 3b04 	str.w	r3, [r0], #4
  401fc8:	3a40      	subs	r2, #64	; 0x40
  401fca:	d2bd      	bcs.n	401f48 <memcpy+0x10>
  401fcc:	3230      	adds	r2, #48	; 0x30
  401fce:	d311      	bcc.n	401ff4 <memcpy+0xbc>
  401fd0:	f851 3b04 	ldr.w	r3, [r1], #4
  401fd4:	f840 3b04 	str.w	r3, [r0], #4
  401fd8:	f851 3b04 	ldr.w	r3, [r1], #4
  401fdc:	f840 3b04 	str.w	r3, [r0], #4
  401fe0:	f851 3b04 	ldr.w	r3, [r1], #4
  401fe4:	f840 3b04 	str.w	r3, [r0], #4
  401fe8:	f851 3b04 	ldr.w	r3, [r1], #4
  401fec:	f840 3b04 	str.w	r3, [r0], #4
  401ff0:	3a10      	subs	r2, #16
  401ff2:	d2ed      	bcs.n	401fd0 <memcpy+0x98>
  401ff4:	320c      	adds	r2, #12
  401ff6:	d305      	bcc.n	402004 <memcpy+0xcc>
  401ff8:	f851 3b04 	ldr.w	r3, [r1], #4
  401ffc:	f840 3b04 	str.w	r3, [r0], #4
  402000:	3a04      	subs	r2, #4
  402002:	d2f9      	bcs.n	401ff8 <memcpy+0xc0>
  402004:	3204      	adds	r2, #4
  402006:	d008      	beq.n	40201a <memcpy+0xe2>
  402008:	07d2      	lsls	r2, r2, #31
  40200a:	bf1c      	itt	ne
  40200c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402010:	f800 3b01 	strbne.w	r3, [r0], #1
  402014:	d301      	bcc.n	40201a <memcpy+0xe2>
  402016:	880b      	ldrh	r3, [r1, #0]
  402018:	8003      	strh	r3, [r0, #0]
  40201a:	4660      	mov	r0, ip
  40201c:	4770      	bx	lr
  40201e:	bf00      	nop
  402020:	2a08      	cmp	r2, #8
  402022:	d313      	bcc.n	40204c <memcpy+0x114>
  402024:	078b      	lsls	r3, r1, #30
  402026:	d08d      	beq.n	401f44 <memcpy+0xc>
  402028:	f010 0303 	ands.w	r3, r0, #3
  40202c:	d08a      	beq.n	401f44 <memcpy+0xc>
  40202e:	f1c3 0304 	rsb	r3, r3, #4
  402032:	1ad2      	subs	r2, r2, r3
  402034:	07db      	lsls	r3, r3, #31
  402036:	bf1c      	itt	ne
  402038:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40203c:	f800 3b01 	strbne.w	r3, [r0], #1
  402040:	d380      	bcc.n	401f44 <memcpy+0xc>
  402042:	f831 3b02 	ldrh.w	r3, [r1], #2
  402046:	f820 3b02 	strh.w	r3, [r0], #2
  40204a:	e77b      	b.n	401f44 <memcpy+0xc>
  40204c:	3a04      	subs	r2, #4
  40204e:	d3d9      	bcc.n	402004 <memcpy+0xcc>
  402050:	3a01      	subs	r2, #1
  402052:	f811 3b01 	ldrb.w	r3, [r1], #1
  402056:	f800 3b01 	strb.w	r3, [r0], #1
  40205a:	d2f9      	bcs.n	402050 <memcpy+0x118>
  40205c:	780b      	ldrb	r3, [r1, #0]
  40205e:	7003      	strb	r3, [r0, #0]
  402060:	784b      	ldrb	r3, [r1, #1]
  402062:	7043      	strb	r3, [r0, #1]
  402064:	788b      	ldrb	r3, [r1, #2]
  402066:	7083      	strb	r3, [r0, #2]
  402068:	4660      	mov	r0, ip
  40206a:	4770      	bx	lr

0040206c <memset>:
  40206c:	b470      	push	{r4, r5, r6}
  40206e:	0784      	lsls	r4, r0, #30
  402070:	d046      	beq.n	402100 <memset+0x94>
  402072:	1e54      	subs	r4, r2, #1
  402074:	2a00      	cmp	r2, #0
  402076:	d041      	beq.n	4020fc <memset+0x90>
  402078:	b2cd      	uxtb	r5, r1
  40207a:	4603      	mov	r3, r0
  40207c:	e002      	b.n	402084 <memset+0x18>
  40207e:	1e62      	subs	r2, r4, #1
  402080:	b3e4      	cbz	r4, 4020fc <memset+0x90>
  402082:	4614      	mov	r4, r2
  402084:	f803 5b01 	strb.w	r5, [r3], #1
  402088:	079a      	lsls	r2, r3, #30
  40208a:	d1f8      	bne.n	40207e <memset+0x12>
  40208c:	2c03      	cmp	r4, #3
  40208e:	d92e      	bls.n	4020ee <memset+0x82>
  402090:	b2cd      	uxtb	r5, r1
  402092:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402096:	2c0f      	cmp	r4, #15
  402098:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40209c:	d919      	bls.n	4020d2 <memset+0x66>
  40209e:	f103 0210 	add.w	r2, r3, #16
  4020a2:	4626      	mov	r6, r4
  4020a4:	3e10      	subs	r6, #16
  4020a6:	2e0f      	cmp	r6, #15
  4020a8:	f842 5c10 	str.w	r5, [r2, #-16]
  4020ac:	f842 5c0c 	str.w	r5, [r2, #-12]
  4020b0:	f842 5c08 	str.w	r5, [r2, #-8]
  4020b4:	f842 5c04 	str.w	r5, [r2, #-4]
  4020b8:	f102 0210 	add.w	r2, r2, #16
  4020bc:	d8f2      	bhi.n	4020a4 <memset+0x38>
  4020be:	f1a4 0210 	sub.w	r2, r4, #16
  4020c2:	f022 020f 	bic.w	r2, r2, #15
  4020c6:	f004 040f 	and.w	r4, r4, #15
  4020ca:	3210      	adds	r2, #16
  4020cc:	2c03      	cmp	r4, #3
  4020ce:	4413      	add	r3, r2
  4020d0:	d90d      	bls.n	4020ee <memset+0x82>
  4020d2:	461e      	mov	r6, r3
  4020d4:	4622      	mov	r2, r4
  4020d6:	3a04      	subs	r2, #4
  4020d8:	2a03      	cmp	r2, #3
  4020da:	f846 5b04 	str.w	r5, [r6], #4
  4020de:	d8fa      	bhi.n	4020d6 <memset+0x6a>
  4020e0:	1f22      	subs	r2, r4, #4
  4020e2:	f022 0203 	bic.w	r2, r2, #3
  4020e6:	3204      	adds	r2, #4
  4020e8:	4413      	add	r3, r2
  4020ea:	f004 0403 	and.w	r4, r4, #3
  4020ee:	b12c      	cbz	r4, 4020fc <memset+0x90>
  4020f0:	b2c9      	uxtb	r1, r1
  4020f2:	441c      	add	r4, r3
  4020f4:	f803 1b01 	strb.w	r1, [r3], #1
  4020f8:	42a3      	cmp	r3, r4
  4020fa:	d1fb      	bne.n	4020f4 <memset+0x88>
  4020fc:	bc70      	pop	{r4, r5, r6}
  4020fe:	4770      	bx	lr
  402100:	4614      	mov	r4, r2
  402102:	4603      	mov	r3, r0
  402104:	e7c2      	b.n	40208c <memset+0x20>
  402106:	bf00      	nop

00402108 <setbuf>:
  402108:	2900      	cmp	r1, #0
  40210a:	bf0c      	ite	eq
  40210c:	2202      	moveq	r2, #2
  40210e:	2200      	movne	r2, #0
  402110:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402114:	f000 b800 	b.w	402118 <setvbuf>

00402118 <setvbuf>:
  402118:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40211c:	4c51      	ldr	r4, [pc, #324]	; (402264 <setvbuf+0x14c>)
  40211e:	6825      	ldr	r5, [r4, #0]
  402120:	b083      	sub	sp, #12
  402122:	4604      	mov	r4, r0
  402124:	460f      	mov	r7, r1
  402126:	4690      	mov	r8, r2
  402128:	461e      	mov	r6, r3
  40212a:	b115      	cbz	r5, 402132 <setvbuf+0x1a>
  40212c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40212e:	2b00      	cmp	r3, #0
  402130:	d079      	beq.n	402226 <setvbuf+0x10e>
  402132:	f1b8 0f02 	cmp.w	r8, #2
  402136:	d004      	beq.n	402142 <setvbuf+0x2a>
  402138:	f1b8 0f01 	cmp.w	r8, #1
  40213c:	d87f      	bhi.n	40223e <setvbuf+0x126>
  40213e:	2e00      	cmp	r6, #0
  402140:	db7d      	blt.n	40223e <setvbuf+0x126>
  402142:	4621      	mov	r1, r4
  402144:	4628      	mov	r0, r5
  402146:	f001 f957 	bl	4033f8 <_fflush_r>
  40214a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40214c:	b141      	cbz	r1, 402160 <setvbuf+0x48>
  40214e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402152:	4299      	cmp	r1, r3
  402154:	d002      	beq.n	40215c <setvbuf+0x44>
  402156:	4628      	mov	r0, r5
  402158:	f001 faac 	bl	4036b4 <_free_r>
  40215c:	2300      	movs	r3, #0
  40215e:	6323      	str	r3, [r4, #48]	; 0x30
  402160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402164:	2200      	movs	r2, #0
  402166:	61a2      	str	r2, [r4, #24]
  402168:	6062      	str	r2, [r4, #4]
  40216a:	061a      	lsls	r2, r3, #24
  40216c:	d454      	bmi.n	402218 <setvbuf+0x100>
  40216e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402172:	f023 0303 	bic.w	r3, r3, #3
  402176:	f1b8 0f02 	cmp.w	r8, #2
  40217a:	81a3      	strh	r3, [r4, #12]
  40217c:	d039      	beq.n	4021f2 <setvbuf+0xda>
  40217e:	ab01      	add	r3, sp, #4
  402180:	466a      	mov	r2, sp
  402182:	4621      	mov	r1, r4
  402184:	4628      	mov	r0, r5
  402186:	f001 fd33 	bl	403bf0 <__swhatbuf_r>
  40218a:	89a3      	ldrh	r3, [r4, #12]
  40218c:	4318      	orrs	r0, r3
  40218e:	81a0      	strh	r0, [r4, #12]
  402190:	b326      	cbz	r6, 4021dc <setvbuf+0xc4>
  402192:	b327      	cbz	r7, 4021de <setvbuf+0xc6>
  402194:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402196:	2b00      	cmp	r3, #0
  402198:	d04d      	beq.n	402236 <setvbuf+0x11e>
  40219a:	9b00      	ldr	r3, [sp, #0]
  40219c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4021a0:	6027      	str	r7, [r4, #0]
  4021a2:	429e      	cmp	r6, r3
  4021a4:	bf1c      	itt	ne
  4021a6:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  4021aa:	81a0      	strhne	r0, [r4, #12]
  4021ac:	f1b8 0f01 	cmp.w	r8, #1
  4021b0:	bf08      	it	eq
  4021b2:	f040 0001 	orreq.w	r0, r0, #1
  4021b6:	b283      	uxth	r3, r0
  4021b8:	bf08      	it	eq
  4021ba:	81a0      	strheq	r0, [r4, #12]
  4021bc:	f003 0008 	and.w	r0, r3, #8
  4021c0:	b280      	uxth	r0, r0
  4021c2:	6127      	str	r7, [r4, #16]
  4021c4:	6166      	str	r6, [r4, #20]
  4021c6:	b318      	cbz	r0, 402210 <setvbuf+0xf8>
  4021c8:	f013 0001 	ands.w	r0, r3, #1
  4021cc:	d02f      	beq.n	40222e <setvbuf+0x116>
  4021ce:	2000      	movs	r0, #0
  4021d0:	4276      	negs	r6, r6
  4021d2:	61a6      	str	r6, [r4, #24]
  4021d4:	60a0      	str	r0, [r4, #8]
  4021d6:	b003      	add	sp, #12
  4021d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4021dc:	9e00      	ldr	r6, [sp, #0]
  4021de:	4630      	mov	r0, r6
  4021e0:	f001 fd7a 	bl	403cd8 <malloc>
  4021e4:	4607      	mov	r7, r0
  4021e6:	b368      	cbz	r0, 402244 <setvbuf+0x12c>
  4021e8:	89a3      	ldrh	r3, [r4, #12]
  4021ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4021ee:	81a3      	strh	r3, [r4, #12]
  4021f0:	e7d0      	b.n	402194 <setvbuf+0x7c>
  4021f2:	2000      	movs	r0, #0
  4021f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4021f8:	f043 0302 	orr.w	r3, r3, #2
  4021fc:	2500      	movs	r5, #0
  4021fe:	2101      	movs	r1, #1
  402200:	81a3      	strh	r3, [r4, #12]
  402202:	60a5      	str	r5, [r4, #8]
  402204:	6022      	str	r2, [r4, #0]
  402206:	6122      	str	r2, [r4, #16]
  402208:	6161      	str	r1, [r4, #20]
  40220a:	b003      	add	sp, #12
  40220c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402210:	60a0      	str	r0, [r4, #8]
  402212:	b003      	add	sp, #12
  402214:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402218:	6921      	ldr	r1, [r4, #16]
  40221a:	4628      	mov	r0, r5
  40221c:	f001 fa4a 	bl	4036b4 <_free_r>
  402220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402224:	e7a3      	b.n	40216e <setvbuf+0x56>
  402226:	4628      	mov	r0, r5
  402228:	f001 f97a 	bl	403520 <__sinit>
  40222c:	e781      	b.n	402132 <setvbuf+0x1a>
  40222e:	60a6      	str	r6, [r4, #8]
  402230:	b003      	add	sp, #12
  402232:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402236:	4628      	mov	r0, r5
  402238:	f001 f972 	bl	403520 <__sinit>
  40223c:	e7ad      	b.n	40219a <setvbuf+0x82>
  40223e:	f04f 30ff 	mov.w	r0, #4294967295
  402242:	e7e2      	b.n	40220a <setvbuf+0xf2>
  402244:	f8dd 9000 	ldr.w	r9, [sp]
  402248:	45b1      	cmp	r9, r6
  40224a:	d006      	beq.n	40225a <setvbuf+0x142>
  40224c:	4648      	mov	r0, r9
  40224e:	f001 fd43 	bl	403cd8 <malloc>
  402252:	4607      	mov	r7, r0
  402254:	b108      	cbz	r0, 40225a <setvbuf+0x142>
  402256:	464e      	mov	r6, r9
  402258:	e7c6      	b.n	4021e8 <setvbuf+0xd0>
  40225a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40225e:	f04f 30ff 	mov.w	r0, #4294967295
  402262:	e7c7      	b.n	4021f4 <setvbuf+0xdc>
  402264:	20400430 	.word	0x20400430

00402268 <__utoa>:
  402268:	b5f0      	push	{r4, r5, r6, r7, lr}
  40226a:	f8df e078 	ldr.w	lr, [pc, #120]	; 4022e4 <__utoa+0x7c>
  40226e:	4616      	mov	r6, r2
  402270:	4604      	mov	r4, r0
  402272:	460f      	mov	r7, r1
  402274:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  402278:	b08b      	sub	sp, #44	; 0x2c
  40227a:	466d      	mov	r5, sp
  40227c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  40227e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  402282:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  402284:	e89e 0003 	ldmia.w	lr, {r0, r1}
  402288:	1eb3      	subs	r3, r6, #2
  40228a:	f845 0b04 	str.w	r0, [r5], #4
  40228e:	2b22      	cmp	r3, #34	; 0x22
  402290:	7029      	strb	r1, [r5, #0]
  402292:	d822      	bhi.n	4022da <__utoa+0x72>
  402294:	1e7d      	subs	r5, r7, #1
  402296:	4628      	mov	r0, r5
  402298:	2200      	movs	r2, #0
  40229a:	e000      	b.n	40229e <__utoa+0x36>
  40229c:	461a      	mov	r2, r3
  40229e:	fbb4 f1f6 	udiv	r1, r4, r6
  4022a2:	ab0a      	add	r3, sp, #40	; 0x28
  4022a4:	fb06 4411 	mls	r4, r6, r1, r4
  4022a8:	4423      	add	r3, r4
  4022aa:	460c      	mov	r4, r1
  4022ac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
  4022b0:	f800 3f01 	strb.w	r3, [r0, #1]!
  4022b4:	1c53      	adds	r3, r2, #1
  4022b6:	2900      	cmp	r1, #0
  4022b8:	d1f0      	bne.n	40229c <__utoa+0x34>
  4022ba:	54f9      	strb	r1, [r7, r3]
  4022bc:	18bb      	adds	r3, r7, r2
  4022be:	b14a      	cbz	r2, 4022d4 <__utoa+0x6c>
  4022c0:	7819      	ldrb	r1, [r3, #0]
  4022c2:	f815 0f01 	ldrb.w	r0, [r5, #1]!
  4022c6:	7029      	strb	r1, [r5, #0]
  4022c8:	3401      	adds	r4, #1
  4022ca:	1b11      	subs	r1, r2, r4
  4022cc:	428c      	cmp	r4, r1
  4022ce:	f803 0901 	strb.w	r0, [r3], #-1
  4022d2:	dbf5      	blt.n	4022c0 <__utoa+0x58>
  4022d4:	4638      	mov	r0, r7
  4022d6:	b00b      	add	sp, #44	; 0x2c
  4022d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4022da:	2000      	movs	r0, #0
  4022dc:	7038      	strb	r0, [r7, #0]
  4022de:	b00b      	add	sp, #44	; 0x2c
  4022e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4022e2:	bf00      	nop
  4022e4:	004057b0 	.word	0x004057b0

004022e8 <__sprint_r.part.0>:
  4022e8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4022ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4022ee:	049c      	lsls	r4, r3, #18
  4022f0:	4692      	mov	sl, r2
  4022f2:	d52c      	bpl.n	40234e <__sprint_r.part.0+0x66>
  4022f4:	6893      	ldr	r3, [r2, #8]
  4022f6:	6812      	ldr	r2, [r2, #0]
  4022f8:	b33b      	cbz	r3, 40234a <__sprint_r.part.0+0x62>
  4022fa:	460f      	mov	r7, r1
  4022fc:	4680      	mov	r8, r0
  4022fe:	f102 0908 	add.w	r9, r2, #8
  402302:	e919 0060 	ldmdb	r9, {r5, r6}
  402306:	08b6      	lsrs	r6, r6, #2
  402308:	d017      	beq.n	40233a <__sprint_r.part.0+0x52>
  40230a:	3d04      	subs	r5, #4
  40230c:	2400      	movs	r4, #0
  40230e:	e001      	b.n	402314 <__sprint_r.part.0+0x2c>
  402310:	42a6      	cmp	r6, r4
  402312:	d010      	beq.n	402336 <__sprint_r.part.0+0x4e>
  402314:	463a      	mov	r2, r7
  402316:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40231a:	4640      	mov	r0, r8
  40231c:	f001 f96a 	bl	4035f4 <_fputwc_r>
  402320:	1c43      	adds	r3, r0, #1
  402322:	f104 0401 	add.w	r4, r4, #1
  402326:	d1f3      	bne.n	402310 <__sprint_r.part.0+0x28>
  402328:	2300      	movs	r3, #0
  40232a:	f8ca 3008 	str.w	r3, [sl, #8]
  40232e:	f8ca 3004 	str.w	r3, [sl, #4]
  402332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402336:	f8da 3008 	ldr.w	r3, [sl, #8]
  40233a:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  40233e:	f8ca 3008 	str.w	r3, [sl, #8]
  402342:	f109 0908 	add.w	r9, r9, #8
  402346:	2b00      	cmp	r3, #0
  402348:	d1db      	bne.n	402302 <__sprint_r.part.0+0x1a>
  40234a:	2000      	movs	r0, #0
  40234c:	e7ec      	b.n	402328 <__sprint_r.part.0+0x40>
  40234e:	f001 fa99 	bl	403884 <__sfvwrite_r>
  402352:	2300      	movs	r3, #0
  402354:	f8ca 3008 	str.w	r3, [sl, #8]
  402358:	f8ca 3004 	str.w	r3, [sl, #4]
  40235c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402360 <_vfiprintf_r>:
  402360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402364:	b0ab      	sub	sp, #172	; 0xac
  402366:	461c      	mov	r4, r3
  402368:	9100      	str	r1, [sp, #0]
  40236a:	4690      	mov	r8, r2
  40236c:	9304      	str	r3, [sp, #16]
  40236e:	9005      	str	r0, [sp, #20]
  402370:	b118      	cbz	r0, 40237a <_vfiprintf_r+0x1a>
  402372:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402374:	2b00      	cmp	r3, #0
  402376:	f000 80de 	beq.w	402536 <_vfiprintf_r+0x1d6>
  40237a:	9800      	ldr	r0, [sp, #0]
  40237c:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  402380:	b28a      	uxth	r2, r1
  402382:	0495      	lsls	r5, r2, #18
  402384:	d407      	bmi.n	402396 <_vfiprintf_r+0x36>
  402386:	6e43      	ldr	r3, [r0, #100]	; 0x64
  402388:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40238c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402390:	8182      	strh	r2, [r0, #12]
  402392:	6643      	str	r3, [r0, #100]	; 0x64
  402394:	b292      	uxth	r2, r2
  402396:	0711      	lsls	r1, r2, #28
  402398:	f140 80b1 	bpl.w	4024fe <_vfiprintf_r+0x19e>
  40239c:	9b00      	ldr	r3, [sp, #0]
  40239e:	691b      	ldr	r3, [r3, #16]
  4023a0:	2b00      	cmp	r3, #0
  4023a2:	f000 80ac 	beq.w	4024fe <_vfiprintf_r+0x19e>
  4023a6:	f002 021a 	and.w	r2, r2, #26
  4023aa:	2a0a      	cmp	r2, #10
  4023ac:	f000 80b5 	beq.w	40251a <_vfiprintf_r+0x1ba>
  4023b0:	2300      	movs	r3, #0
  4023b2:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4023b6:	9302      	str	r3, [sp, #8]
  4023b8:	930f      	str	r3, [sp, #60]	; 0x3c
  4023ba:	930e      	str	r3, [sp, #56]	; 0x38
  4023bc:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4023c0:	46da      	mov	sl, fp
  4023c2:	f898 3000 	ldrb.w	r3, [r8]
  4023c6:	4644      	mov	r4, r8
  4023c8:	b1fb      	cbz	r3, 40240a <_vfiprintf_r+0xaa>
  4023ca:	2b25      	cmp	r3, #37	; 0x25
  4023cc:	d102      	bne.n	4023d4 <_vfiprintf_r+0x74>
  4023ce:	e01c      	b.n	40240a <_vfiprintf_r+0xaa>
  4023d0:	2b25      	cmp	r3, #37	; 0x25
  4023d2:	d003      	beq.n	4023dc <_vfiprintf_r+0x7c>
  4023d4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4023d8:	2b00      	cmp	r3, #0
  4023da:	d1f9      	bne.n	4023d0 <_vfiprintf_r+0x70>
  4023dc:	ebc8 0504 	rsb	r5, r8, r4
  4023e0:	b19d      	cbz	r5, 40240a <_vfiprintf_r+0xaa>
  4023e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4023e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023e6:	f8ca 8000 	str.w	r8, [sl]
  4023ea:	3301      	adds	r3, #1
  4023ec:	442a      	add	r2, r5
  4023ee:	2b07      	cmp	r3, #7
  4023f0:	f8ca 5004 	str.w	r5, [sl, #4]
  4023f4:	920f      	str	r2, [sp, #60]	; 0x3c
  4023f6:	930e      	str	r3, [sp, #56]	; 0x38
  4023f8:	dd7b      	ble.n	4024f2 <_vfiprintf_r+0x192>
  4023fa:	2a00      	cmp	r2, #0
  4023fc:	f040 8528 	bne.w	402e50 <_vfiprintf_r+0xaf0>
  402400:	9b02      	ldr	r3, [sp, #8]
  402402:	920e      	str	r2, [sp, #56]	; 0x38
  402404:	442b      	add	r3, r5
  402406:	46da      	mov	sl, fp
  402408:	9302      	str	r3, [sp, #8]
  40240a:	7823      	ldrb	r3, [r4, #0]
  40240c:	2b00      	cmp	r3, #0
  40240e:	f000 843e 	beq.w	402c8e <_vfiprintf_r+0x92e>
  402412:	2100      	movs	r1, #0
  402414:	f04f 0300 	mov.w	r3, #0
  402418:	f04f 32ff 	mov.w	r2, #4294967295
  40241c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402420:	f104 0801 	add.w	r8, r4, #1
  402424:	7863      	ldrb	r3, [r4, #1]
  402426:	9201      	str	r2, [sp, #4]
  402428:	4608      	mov	r0, r1
  40242a:	460e      	mov	r6, r1
  40242c:	460c      	mov	r4, r1
  40242e:	f108 0801 	add.w	r8, r8, #1
  402432:	f1a3 0220 	sub.w	r2, r3, #32
  402436:	2a58      	cmp	r2, #88	; 0x58
  402438:	f200 8393 	bhi.w	402b62 <_vfiprintf_r+0x802>
  40243c:	e8df f012 	tbh	[pc, r2, lsl #1]
  402440:	03910346 	.word	0x03910346
  402444:	034e0391 	.word	0x034e0391
  402448:	03910391 	.word	0x03910391
  40244c:	03910391 	.word	0x03910391
  402450:	03910391 	.word	0x03910391
  402454:	02670289 	.word	0x02670289
  402458:	00800391 	.word	0x00800391
  40245c:	0391026c 	.word	0x0391026c
  402460:	025901c6 	.word	0x025901c6
  402464:	02590259 	.word	0x02590259
  402468:	02590259 	.word	0x02590259
  40246c:	02590259 	.word	0x02590259
  402470:	02590259 	.word	0x02590259
  402474:	03910391 	.word	0x03910391
  402478:	03910391 	.word	0x03910391
  40247c:	03910391 	.word	0x03910391
  402480:	03910391 	.word	0x03910391
  402484:	03910391 	.word	0x03910391
  402488:	039101cb 	.word	0x039101cb
  40248c:	03910391 	.word	0x03910391
  402490:	03910391 	.word	0x03910391
  402494:	03910391 	.word	0x03910391
  402498:	03910391 	.word	0x03910391
  40249c:	02140391 	.word	0x02140391
  4024a0:	03910391 	.word	0x03910391
  4024a4:	03910391 	.word	0x03910391
  4024a8:	02ee0391 	.word	0x02ee0391
  4024ac:	03910391 	.word	0x03910391
  4024b0:	03910311 	.word	0x03910311
  4024b4:	03910391 	.word	0x03910391
  4024b8:	03910391 	.word	0x03910391
  4024bc:	03910391 	.word	0x03910391
  4024c0:	03910391 	.word	0x03910391
  4024c4:	03340391 	.word	0x03340391
  4024c8:	0391038a 	.word	0x0391038a
  4024cc:	03910391 	.word	0x03910391
  4024d0:	038a0367 	.word	0x038a0367
  4024d4:	03910391 	.word	0x03910391
  4024d8:	0391036c 	.word	0x0391036c
  4024dc:	02950379 	.word	0x02950379
  4024e0:	02e90085 	.word	0x02e90085
  4024e4:	029b0391 	.word	0x029b0391
  4024e8:	02ba0391 	.word	0x02ba0391
  4024ec:	03910391 	.word	0x03910391
  4024f0:	0353      	.short	0x0353
  4024f2:	f10a 0a08 	add.w	sl, sl, #8
  4024f6:	9b02      	ldr	r3, [sp, #8]
  4024f8:	442b      	add	r3, r5
  4024fa:	9302      	str	r3, [sp, #8]
  4024fc:	e785      	b.n	40240a <_vfiprintf_r+0xaa>
  4024fe:	9900      	ldr	r1, [sp, #0]
  402500:	9805      	ldr	r0, [sp, #20]
  402502:	f000 fe61 	bl	4031c8 <__swsetup_r>
  402506:	2800      	cmp	r0, #0
  402508:	f040 8558 	bne.w	402fbc <_vfiprintf_r+0xc5c>
  40250c:	9b00      	ldr	r3, [sp, #0]
  40250e:	899a      	ldrh	r2, [r3, #12]
  402510:	f002 021a 	and.w	r2, r2, #26
  402514:	2a0a      	cmp	r2, #10
  402516:	f47f af4b 	bne.w	4023b0 <_vfiprintf_r+0x50>
  40251a:	9900      	ldr	r1, [sp, #0]
  40251c:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  402520:	2b00      	cmp	r3, #0
  402522:	f6ff af45 	blt.w	4023b0 <_vfiprintf_r+0x50>
  402526:	4623      	mov	r3, r4
  402528:	4642      	mov	r2, r8
  40252a:	9805      	ldr	r0, [sp, #20]
  40252c:	f000 fe16 	bl	40315c <__sbprintf>
  402530:	b02b      	add	sp, #172	; 0xac
  402532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402536:	f000 fff3 	bl	403520 <__sinit>
  40253a:	e71e      	b.n	40237a <_vfiprintf_r+0x1a>
  40253c:	4264      	negs	r4, r4
  40253e:	9304      	str	r3, [sp, #16]
  402540:	f046 0604 	orr.w	r6, r6, #4
  402544:	f898 3000 	ldrb.w	r3, [r8]
  402548:	e771      	b.n	40242e <_vfiprintf_r+0xce>
  40254a:	2130      	movs	r1, #48	; 0x30
  40254c:	9804      	ldr	r0, [sp, #16]
  40254e:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  402552:	9901      	ldr	r1, [sp, #4]
  402554:	9406      	str	r4, [sp, #24]
  402556:	f04f 0300 	mov.w	r3, #0
  40255a:	2278      	movs	r2, #120	; 0x78
  40255c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402560:	2900      	cmp	r1, #0
  402562:	4603      	mov	r3, r0
  402564:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  402568:	6804      	ldr	r4, [r0, #0]
  40256a:	f103 0304 	add.w	r3, r3, #4
  40256e:	f04f 0500 	mov.w	r5, #0
  402572:	f046 0202 	orr.w	r2, r6, #2
  402576:	f2c0 8525 	blt.w	402fc4 <_vfiprintf_r+0xc64>
  40257a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40257e:	ea54 0205 	orrs.w	r2, r4, r5
  402582:	f046 0602 	orr.w	r6, r6, #2
  402586:	9304      	str	r3, [sp, #16]
  402588:	f040 84bf 	bne.w	402f0a <_vfiprintf_r+0xbaa>
  40258c:	48b3      	ldr	r0, [pc, #716]	; (40285c <_vfiprintf_r+0x4fc>)
  40258e:	9b01      	ldr	r3, [sp, #4]
  402590:	2b00      	cmp	r3, #0
  402592:	f040 841c 	bne.w	402dce <_vfiprintf_r+0xa6e>
  402596:	4699      	mov	r9, r3
  402598:	2300      	movs	r3, #0
  40259a:	9301      	str	r3, [sp, #4]
  40259c:	9303      	str	r3, [sp, #12]
  40259e:	465f      	mov	r7, fp
  4025a0:	9b01      	ldr	r3, [sp, #4]
  4025a2:	9a03      	ldr	r2, [sp, #12]
  4025a4:	4293      	cmp	r3, r2
  4025a6:	bfb8      	it	lt
  4025a8:	4613      	movlt	r3, r2
  4025aa:	461d      	mov	r5, r3
  4025ac:	f1b9 0f00 	cmp.w	r9, #0
  4025b0:	d000      	beq.n	4025b4 <_vfiprintf_r+0x254>
  4025b2:	3501      	adds	r5, #1
  4025b4:	f016 0302 	ands.w	r3, r6, #2
  4025b8:	9307      	str	r3, [sp, #28]
  4025ba:	bf18      	it	ne
  4025bc:	3502      	addne	r5, #2
  4025be:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4025c2:	9308      	str	r3, [sp, #32]
  4025c4:	f040 82f1 	bne.w	402baa <_vfiprintf_r+0x84a>
  4025c8:	9b06      	ldr	r3, [sp, #24]
  4025ca:	1b5c      	subs	r4, r3, r5
  4025cc:	2c00      	cmp	r4, #0
  4025ce:	f340 82ec 	ble.w	402baa <_vfiprintf_r+0x84a>
  4025d2:	2c10      	cmp	r4, #16
  4025d4:	f340 8556 	ble.w	403084 <_vfiprintf_r+0xd24>
  4025d8:	f8df 9284 	ldr.w	r9, [pc, #644]	; 402860 <_vfiprintf_r+0x500>
  4025dc:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4025e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025e2:	46d4      	mov	ip, sl
  4025e4:	2310      	movs	r3, #16
  4025e6:	46c2      	mov	sl, r8
  4025e8:	4670      	mov	r0, lr
  4025ea:	46a8      	mov	r8, r5
  4025ec:	464d      	mov	r5, r9
  4025ee:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4025f2:	e007      	b.n	402604 <_vfiprintf_r+0x2a4>
  4025f4:	f100 0e02 	add.w	lr, r0, #2
  4025f8:	f10c 0c08 	add.w	ip, ip, #8
  4025fc:	4608      	mov	r0, r1
  4025fe:	3c10      	subs	r4, #16
  402600:	2c10      	cmp	r4, #16
  402602:	dd13      	ble.n	40262c <_vfiprintf_r+0x2cc>
  402604:	1c41      	adds	r1, r0, #1
  402606:	3210      	adds	r2, #16
  402608:	2907      	cmp	r1, #7
  40260a:	920f      	str	r2, [sp, #60]	; 0x3c
  40260c:	f8cc 5000 	str.w	r5, [ip]
  402610:	f8cc 3004 	str.w	r3, [ip, #4]
  402614:	910e      	str	r1, [sp, #56]	; 0x38
  402616:	dded      	ble.n	4025f4 <_vfiprintf_r+0x294>
  402618:	2a00      	cmp	r2, #0
  40261a:	f040 82b7 	bne.w	402b8c <_vfiprintf_r+0x82c>
  40261e:	3c10      	subs	r4, #16
  402620:	2c10      	cmp	r4, #16
  402622:	4610      	mov	r0, r2
  402624:	f04f 0e01 	mov.w	lr, #1
  402628:	46dc      	mov	ip, fp
  40262a:	dceb      	bgt.n	402604 <_vfiprintf_r+0x2a4>
  40262c:	46a9      	mov	r9, r5
  40262e:	4670      	mov	r0, lr
  402630:	4645      	mov	r5, r8
  402632:	46d0      	mov	r8, sl
  402634:	46e2      	mov	sl, ip
  402636:	4422      	add	r2, r4
  402638:	2807      	cmp	r0, #7
  40263a:	920f      	str	r2, [sp, #60]	; 0x3c
  40263c:	f8ca 9000 	str.w	r9, [sl]
  402640:	f8ca 4004 	str.w	r4, [sl, #4]
  402644:	900e      	str	r0, [sp, #56]	; 0x38
  402646:	f300 8375 	bgt.w	402d34 <_vfiprintf_r+0x9d4>
  40264a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40264e:	f10a 0a08 	add.w	sl, sl, #8
  402652:	f100 0e01 	add.w	lr, r0, #1
  402656:	2b00      	cmp	r3, #0
  402658:	f040 82b0 	bne.w	402bbc <_vfiprintf_r+0x85c>
  40265c:	9b07      	ldr	r3, [sp, #28]
  40265e:	2b00      	cmp	r3, #0
  402660:	f000 82c3 	beq.w	402bea <_vfiprintf_r+0x88a>
  402664:	3202      	adds	r2, #2
  402666:	a90c      	add	r1, sp, #48	; 0x30
  402668:	2302      	movs	r3, #2
  40266a:	f1be 0f07 	cmp.w	lr, #7
  40266e:	920f      	str	r2, [sp, #60]	; 0x3c
  402670:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402674:	e88a 000a 	stmia.w	sl, {r1, r3}
  402678:	f340 8378 	ble.w	402d6c <_vfiprintf_r+0xa0c>
  40267c:	2a00      	cmp	r2, #0
  40267e:	f040 840a 	bne.w	402e96 <_vfiprintf_r+0xb36>
  402682:	9b08      	ldr	r3, [sp, #32]
  402684:	2b80      	cmp	r3, #128	; 0x80
  402686:	f04f 0e01 	mov.w	lr, #1
  40268a:	4610      	mov	r0, r2
  40268c:	46da      	mov	sl, fp
  40268e:	f040 82b0 	bne.w	402bf2 <_vfiprintf_r+0x892>
  402692:	9b06      	ldr	r3, [sp, #24]
  402694:	1b5c      	subs	r4, r3, r5
  402696:	2c00      	cmp	r4, #0
  402698:	f340 82ab 	ble.w	402bf2 <_vfiprintf_r+0x892>
  40269c:	2c10      	cmp	r4, #16
  40269e:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 402864 <_vfiprintf_r+0x504>
  4026a2:	f340 850b 	ble.w	4030bc <_vfiprintf_r+0xd5c>
  4026a6:	46d6      	mov	lr, sl
  4026a8:	2310      	movs	r3, #16
  4026aa:	46c2      	mov	sl, r8
  4026ac:	46a8      	mov	r8, r5
  4026ae:	464d      	mov	r5, r9
  4026b0:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4026b4:	e007      	b.n	4026c6 <_vfiprintf_r+0x366>
  4026b6:	f100 0c02 	add.w	ip, r0, #2
  4026ba:	f10e 0e08 	add.w	lr, lr, #8
  4026be:	4608      	mov	r0, r1
  4026c0:	3c10      	subs	r4, #16
  4026c2:	2c10      	cmp	r4, #16
  4026c4:	dd13      	ble.n	4026ee <_vfiprintf_r+0x38e>
  4026c6:	1c41      	adds	r1, r0, #1
  4026c8:	3210      	adds	r2, #16
  4026ca:	2907      	cmp	r1, #7
  4026cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4026ce:	f8ce 5000 	str.w	r5, [lr]
  4026d2:	f8ce 3004 	str.w	r3, [lr, #4]
  4026d6:	910e      	str	r1, [sp, #56]	; 0x38
  4026d8:	dded      	ble.n	4026b6 <_vfiprintf_r+0x356>
  4026da:	2a00      	cmp	r2, #0
  4026dc:	f040 8315 	bne.w	402d0a <_vfiprintf_r+0x9aa>
  4026e0:	3c10      	subs	r4, #16
  4026e2:	2c10      	cmp	r4, #16
  4026e4:	f04f 0c01 	mov.w	ip, #1
  4026e8:	4610      	mov	r0, r2
  4026ea:	46de      	mov	lr, fp
  4026ec:	dceb      	bgt.n	4026c6 <_vfiprintf_r+0x366>
  4026ee:	46a9      	mov	r9, r5
  4026f0:	4645      	mov	r5, r8
  4026f2:	46d0      	mov	r8, sl
  4026f4:	46f2      	mov	sl, lr
  4026f6:	4422      	add	r2, r4
  4026f8:	f1bc 0f07 	cmp.w	ip, #7
  4026fc:	920f      	str	r2, [sp, #60]	; 0x3c
  4026fe:	f8ca 9000 	str.w	r9, [sl]
  402702:	f8ca 4004 	str.w	r4, [sl, #4]
  402706:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  40270a:	f300 83d2 	bgt.w	402eb2 <_vfiprintf_r+0xb52>
  40270e:	9b01      	ldr	r3, [sp, #4]
  402710:	9903      	ldr	r1, [sp, #12]
  402712:	1a5c      	subs	r4, r3, r1
  402714:	2c00      	cmp	r4, #0
  402716:	f10a 0a08 	add.w	sl, sl, #8
  40271a:	f10c 0e01 	add.w	lr, ip, #1
  40271e:	4660      	mov	r0, ip
  402720:	f300 826d 	bgt.w	402bfe <_vfiprintf_r+0x89e>
  402724:	9903      	ldr	r1, [sp, #12]
  402726:	f8ca 7000 	str.w	r7, [sl]
  40272a:	440a      	add	r2, r1
  40272c:	f1be 0f07 	cmp.w	lr, #7
  402730:	920f      	str	r2, [sp, #60]	; 0x3c
  402732:	f8ca 1004 	str.w	r1, [sl, #4]
  402736:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40273a:	f340 82ce 	ble.w	402cda <_vfiprintf_r+0x97a>
  40273e:	2a00      	cmp	r2, #0
  402740:	f040 833a 	bne.w	402db8 <_vfiprintf_r+0xa58>
  402744:	0770      	lsls	r0, r6, #29
  402746:	920e      	str	r2, [sp, #56]	; 0x38
  402748:	d538      	bpl.n	4027bc <_vfiprintf_r+0x45c>
  40274a:	9b06      	ldr	r3, [sp, #24]
  40274c:	1b5c      	subs	r4, r3, r5
  40274e:	2c00      	cmp	r4, #0
  402750:	dd34      	ble.n	4027bc <_vfiprintf_r+0x45c>
  402752:	46da      	mov	sl, fp
  402754:	2c10      	cmp	r4, #16
  402756:	f340 84ab 	ble.w	4030b0 <_vfiprintf_r+0xd50>
  40275a:	f8df 9104 	ldr.w	r9, [pc, #260]	; 402860 <_vfiprintf_r+0x500>
  40275e:	990e      	ldr	r1, [sp, #56]	; 0x38
  402760:	464f      	mov	r7, r9
  402762:	2610      	movs	r6, #16
  402764:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402768:	e006      	b.n	402778 <_vfiprintf_r+0x418>
  40276a:	1c88      	adds	r0, r1, #2
  40276c:	f10a 0a08 	add.w	sl, sl, #8
  402770:	4619      	mov	r1, r3
  402772:	3c10      	subs	r4, #16
  402774:	2c10      	cmp	r4, #16
  402776:	dd13      	ble.n	4027a0 <_vfiprintf_r+0x440>
  402778:	1c4b      	adds	r3, r1, #1
  40277a:	3210      	adds	r2, #16
  40277c:	2b07      	cmp	r3, #7
  40277e:	920f      	str	r2, [sp, #60]	; 0x3c
  402780:	f8ca 7000 	str.w	r7, [sl]
  402784:	f8ca 6004 	str.w	r6, [sl, #4]
  402788:	930e      	str	r3, [sp, #56]	; 0x38
  40278a:	ddee      	ble.n	40276a <_vfiprintf_r+0x40a>
  40278c:	2a00      	cmp	r2, #0
  40278e:	f040 828e 	bne.w	402cae <_vfiprintf_r+0x94e>
  402792:	3c10      	subs	r4, #16
  402794:	2c10      	cmp	r4, #16
  402796:	f04f 0001 	mov.w	r0, #1
  40279a:	4611      	mov	r1, r2
  40279c:	46da      	mov	sl, fp
  40279e:	dceb      	bgt.n	402778 <_vfiprintf_r+0x418>
  4027a0:	46b9      	mov	r9, r7
  4027a2:	4422      	add	r2, r4
  4027a4:	2807      	cmp	r0, #7
  4027a6:	920f      	str	r2, [sp, #60]	; 0x3c
  4027a8:	f8ca 9000 	str.w	r9, [sl]
  4027ac:	f8ca 4004 	str.w	r4, [sl, #4]
  4027b0:	900e      	str	r0, [sp, #56]	; 0x38
  4027b2:	f340 829b 	ble.w	402cec <_vfiprintf_r+0x98c>
  4027b6:	2a00      	cmp	r2, #0
  4027b8:	f040 8425 	bne.w	403006 <_vfiprintf_r+0xca6>
  4027bc:	9b02      	ldr	r3, [sp, #8]
  4027be:	9a06      	ldr	r2, [sp, #24]
  4027c0:	42aa      	cmp	r2, r5
  4027c2:	bfac      	ite	ge
  4027c4:	189b      	addge	r3, r3, r2
  4027c6:	195b      	addlt	r3, r3, r5
  4027c8:	9302      	str	r3, [sp, #8]
  4027ca:	e299      	b.n	402d00 <_vfiprintf_r+0x9a0>
  4027cc:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  4027d0:	f898 3000 	ldrb.w	r3, [r8]
  4027d4:	e62b      	b.n	40242e <_vfiprintf_r+0xce>
  4027d6:	9406      	str	r4, [sp, #24]
  4027d8:	2900      	cmp	r1, #0
  4027da:	f040 84af 	bne.w	40313c <_vfiprintf_r+0xddc>
  4027de:	f046 0610 	orr.w	r6, r6, #16
  4027e2:	06b3      	lsls	r3, r6, #26
  4027e4:	f140 8312 	bpl.w	402e0c <_vfiprintf_r+0xaac>
  4027e8:	9904      	ldr	r1, [sp, #16]
  4027ea:	3107      	adds	r1, #7
  4027ec:	f021 0107 	bic.w	r1, r1, #7
  4027f0:	e9d1 2300 	ldrd	r2, r3, [r1]
  4027f4:	3108      	adds	r1, #8
  4027f6:	9104      	str	r1, [sp, #16]
  4027f8:	4614      	mov	r4, r2
  4027fa:	461d      	mov	r5, r3
  4027fc:	2a00      	cmp	r2, #0
  4027fe:	f173 0300 	sbcs.w	r3, r3, #0
  402802:	f2c0 8386 	blt.w	402f12 <_vfiprintf_r+0xbb2>
  402806:	9b01      	ldr	r3, [sp, #4]
  402808:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40280c:	2b00      	cmp	r3, #0
  40280e:	f2c0 831a 	blt.w	402e46 <_vfiprintf_r+0xae6>
  402812:	ea54 0305 	orrs.w	r3, r4, r5
  402816:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40281a:	f000 80ed 	beq.w	4029f8 <_vfiprintf_r+0x698>
  40281e:	2d00      	cmp	r5, #0
  402820:	bf08      	it	eq
  402822:	2c0a      	cmpeq	r4, #10
  402824:	f0c0 80ed 	bcc.w	402a02 <_vfiprintf_r+0x6a2>
  402828:	465f      	mov	r7, fp
  40282a:	4620      	mov	r0, r4
  40282c:	4629      	mov	r1, r5
  40282e:	220a      	movs	r2, #10
  402830:	2300      	movs	r3, #0
  402832:	f002 fa2f 	bl	404c94 <__aeabi_uldivmod>
  402836:	3230      	adds	r2, #48	; 0x30
  402838:	f807 2d01 	strb.w	r2, [r7, #-1]!
  40283c:	4620      	mov	r0, r4
  40283e:	4629      	mov	r1, r5
  402840:	2300      	movs	r3, #0
  402842:	220a      	movs	r2, #10
  402844:	f002 fa26 	bl	404c94 <__aeabi_uldivmod>
  402848:	4604      	mov	r4, r0
  40284a:	460d      	mov	r5, r1
  40284c:	ea54 0305 	orrs.w	r3, r4, r5
  402850:	d1eb      	bne.n	40282a <_vfiprintf_r+0x4ca>
  402852:	ebc7 030b 	rsb	r3, r7, fp
  402856:	9303      	str	r3, [sp, #12]
  402858:	e6a2      	b.n	4025a0 <_vfiprintf_r+0x240>
  40285a:	bf00      	nop
  40285c:	004057fc 	.word	0x004057fc
  402860:	00405818 	.word	0x00405818
  402864:	004057d8 	.word	0x004057d8
  402868:	9406      	str	r4, [sp, #24]
  40286a:	2900      	cmp	r1, #0
  40286c:	f040 8462 	bne.w	403134 <_vfiprintf_r+0xdd4>
  402870:	f046 0610 	orr.w	r6, r6, #16
  402874:	f016 0320 	ands.w	r3, r6, #32
  402878:	f000 82ae 	beq.w	402dd8 <_vfiprintf_r+0xa78>
  40287c:	9b04      	ldr	r3, [sp, #16]
  40287e:	3307      	adds	r3, #7
  402880:	f023 0307 	bic.w	r3, r3, #7
  402884:	f04f 0200 	mov.w	r2, #0
  402888:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  40288c:	e9d3 4500 	ldrd	r4, r5, [r3]
  402890:	f103 0208 	add.w	r2, r3, #8
  402894:	9b01      	ldr	r3, [sp, #4]
  402896:	9204      	str	r2, [sp, #16]
  402898:	2b00      	cmp	r3, #0
  40289a:	f2c0 8174 	blt.w	402b86 <_vfiprintf_r+0x826>
  40289e:	ea54 0305 	orrs.w	r3, r4, r5
  4028a2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4028a6:	f040 816e 	bne.w	402b86 <_vfiprintf_r+0x826>
  4028aa:	9b01      	ldr	r3, [sp, #4]
  4028ac:	2b00      	cmp	r3, #0
  4028ae:	f000 8430 	beq.w	403112 <_vfiprintf_r+0xdb2>
  4028b2:	f04f 0900 	mov.w	r9, #0
  4028b6:	2400      	movs	r4, #0
  4028b8:	2500      	movs	r5, #0
  4028ba:	465f      	mov	r7, fp
  4028bc:	08e2      	lsrs	r2, r4, #3
  4028be:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4028c2:	08e9      	lsrs	r1, r5, #3
  4028c4:	f004 0307 	and.w	r3, r4, #7
  4028c8:	460d      	mov	r5, r1
  4028ca:	4614      	mov	r4, r2
  4028cc:	3330      	adds	r3, #48	; 0x30
  4028ce:	ea54 0205 	orrs.w	r2, r4, r5
  4028d2:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4028d6:	d1f1      	bne.n	4028bc <_vfiprintf_r+0x55c>
  4028d8:	07f4      	lsls	r4, r6, #31
  4028da:	d5ba      	bpl.n	402852 <_vfiprintf_r+0x4f2>
  4028dc:	2b30      	cmp	r3, #48	; 0x30
  4028de:	d0b8      	beq.n	402852 <_vfiprintf_r+0x4f2>
  4028e0:	2230      	movs	r2, #48	; 0x30
  4028e2:	1e7b      	subs	r3, r7, #1
  4028e4:	f807 2c01 	strb.w	r2, [r7, #-1]
  4028e8:	ebc3 020b 	rsb	r2, r3, fp
  4028ec:	9203      	str	r2, [sp, #12]
  4028ee:	461f      	mov	r7, r3
  4028f0:	e656      	b.n	4025a0 <_vfiprintf_r+0x240>
  4028f2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4028f6:	2400      	movs	r4, #0
  4028f8:	f818 3b01 	ldrb.w	r3, [r8], #1
  4028fc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402900:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  402904:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402908:	2a09      	cmp	r2, #9
  40290a:	d9f5      	bls.n	4028f8 <_vfiprintf_r+0x598>
  40290c:	e591      	b.n	402432 <_vfiprintf_r+0xd2>
  40290e:	f898 3000 	ldrb.w	r3, [r8]
  402912:	2101      	movs	r1, #1
  402914:	202b      	movs	r0, #43	; 0x2b
  402916:	e58a      	b.n	40242e <_vfiprintf_r+0xce>
  402918:	f898 3000 	ldrb.w	r3, [r8]
  40291c:	2b2a      	cmp	r3, #42	; 0x2a
  40291e:	f108 0501 	add.w	r5, r8, #1
  402922:	f000 83dd 	beq.w	4030e0 <_vfiprintf_r+0xd80>
  402926:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40292a:	2a09      	cmp	r2, #9
  40292c:	46a8      	mov	r8, r5
  40292e:	bf98      	it	ls
  402930:	2500      	movls	r5, #0
  402932:	f200 83ce 	bhi.w	4030d2 <_vfiprintf_r+0xd72>
  402936:	f818 3b01 	ldrb.w	r3, [r8], #1
  40293a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40293e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  402942:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402946:	2a09      	cmp	r2, #9
  402948:	d9f5      	bls.n	402936 <_vfiprintf_r+0x5d6>
  40294a:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  40294e:	9201      	str	r2, [sp, #4]
  402950:	e56f      	b.n	402432 <_vfiprintf_r+0xd2>
  402952:	9a04      	ldr	r2, [sp, #16]
  402954:	6814      	ldr	r4, [r2, #0]
  402956:	4613      	mov	r3, r2
  402958:	2c00      	cmp	r4, #0
  40295a:	f103 0304 	add.w	r3, r3, #4
  40295e:	f6ff aded 	blt.w	40253c <_vfiprintf_r+0x1dc>
  402962:	9304      	str	r3, [sp, #16]
  402964:	f898 3000 	ldrb.w	r3, [r8]
  402968:	e561      	b.n	40242e <_vfiprintf_r+0xce>
  40296a:	9406      	str	r4, [sp, #24]
  40296c:	2900      	cmp	r1, #0
  40296e:	d081      	beq.n	402874 <_vfiprintf_r+0x514>
  402970:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402974:	e77e      	b.n	402874 <_vfiprintf_r+0x514>
  402976:	9a04      	ldr	r2, [sp, #16]
  402978:	9406      	str	r4, [sp, #24]
  40297a:	6817      	ldr	r7, [r2, #0]
  40297c:	f04f 0300 	mov.w	r3, #0
  402980:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402984:	1d14      	adds	r4, r2, #4
  402986:	9b01      	ldr	r3, [sp, #4]
  402988:	2f00      	cmp	r7, #0
  40298a:	f000 8386 	beq.w	40309a <_vfiprintf_r+0xd3a>
  40298e:	2b00      	cmp	r3, #0
  402990:	f2c0 835f 	blt.w	403052 <_vfiprintf_r+0xcf2>
  402994:	461a      	mov	r2, r3
  402996:	2100      	movs	r1, #0
  402998:	4638      	mov	r0, r7
  40299a:	f001 fc61 	bl	404260 <memchr>
  40299e:	2800      	cmp	r0, #0
  4029a0:	f000 838f 	beq.w	4030c2 <_vfiprintf_r+0xd62>
  4029a4:	1bc3      	subs	r3, r0, r7
  4029a6:	9303      	str	r3, [sp, #12]
  4029a8:	2300      	movs	r3, #0
  4029aa:	9404      	str	r4, [sp, #16]
  4029ac:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4029b0:	9301      	str	r3, [sp, #4]
  4029b2:	e5f5      	b.n	4025a0 <_vfiprintf_r+0x240>
  4029b4:	9406      	str	r4, [sp, #24]
  4029b6:	2900      	cmp	r1, #0
  4029b8:	f040 83b9 	bne.w	40312e <_vfiprintf_r+0xdce>
  4029bc:	f016 0920 	ands.w	r9, r6, #32
  4029c0:	d135      	bne.n	402a2e <_vfiprintf_r+0x6ce>
  4029c2:	f016 0310 	ands.w	r3, r6, #16
  4029c6:	d103      	bne.n	4029d0 <_vfiprintf_r+0x670>
  4029c8:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4029cc:	f040 832a 	bne.w	403024 <_vfiprintf_r+0xcc4>
  4029d0:	9a04      	ldr	r2, [sp, #16]
  4029d2:	4613      	mov	r3, r2
  4029d4:	6814      	ldr	r4, [r2, #0]
  4029d6:	9a01      	ldr	r2, [sp, #4]
  4029d8:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4029dc:	2a00      	cmp	r2, #0
  4029de:	f103 0304 	add.w	r3, r3, #4
  4029e2:	f04f 0500 	mov.w	r5, #0
  4029e6:	f2c0 8332 	blt.w	40304e <_vfiprintf_r+0xcee>
  4029ea:	ea54 0205 	orrs.w	r2, r4, r5
  4029ee:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4029f2:	9304      	str	r3, [sp, #16]
  4029f4:	f47f af13 	bne.w	40281e <_vfiprintf_r+0x4be>
  4029f8:	9b01      	ldr	r3, [sp, #4]
  4029fa:	2b00      	cmp	r3, #0
  4029fc:	f43f adcc 	beq.w	402598 <_vfiprintf_r+0x238>
  402a00:	2400      	movs	r4, #0
  402a02:	af2a      	add	r7, sp, #168	; 0xa8
  402a04:	3430      	adds	r4, #48	; 0x30
  402a06:	f807 4d41 	strb.w	r4, [r7, #-65]!
  402a0a:	ebc7 030b 	rsb	r3, r7, fp
  402a0e:	9303      	str	r3, [sp, #12]
  402a10:	e5c6      	b.n	4025a0 <_vfiprintf_r+0x240>
  402a12:	f046 0620 	orr.w	r6, r6, #32
  402a16:	f898 3000 	ldrb.w	r3, [r8]
  402a1a:	e508      	b.n	40242e <_vfiprintf_r+0xce>
  402a1c:	9406      	str	r4, [sp, #24]
  402a1e:	2900      	cmp	r1, #0
  402a20:	f040 836e 	bne.w	403100 <_vfiprintf_r+0xda0>
  402a24:	f046 0610 	orr.w	r6, r6, #16
  402a28:	f016 0920 	ands.w	r9, r6, #32
  402a2c:	d0c9      	beq.n	4029c2 <_vfiprintf_r+0x662>
  402a2e:	9b04      	ldr	r3, [sp, #16]
  402a30:	3307      	adds	r3, #7
  402a32:	f023 0307 	bic.w	r3, r3, #7
  402a36:	f04f 0200 	mov.w	r2, #0
  402a3a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402a3e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402a42:	f103 0208 	add.w	r2, r3, #8
  402a46:	9b01      	ldr	r3, [sp, #4]
  402a48:	9204      	str	r2, [sp, #16]
  402a4a:	2b00      	cmp	r3, #0
  402a4c:	f2c0 81f9 	blt.w	402e42 <_vfiprintf_r+0xae2>
  402a50:	ea54 0305 	orrs.w	r3, r4, r5
  402a54:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402a58:	f04f 0900 	mov.w	r9, #0
  402a5c:	f47f aedf 	bne.w	40281e <_vfiprintf_r+0x4be>
  402a60:	e7ca      	b.n	4029f8 <_vfiprintf_r+0x698>
  402a62:	9406      	str	r4, [sp, #24]
  402a64:	2900      	cmp	r1, #0
  402a66:	f040 8351 	bne.w	40310c <_vfiprintf_r+0xdac>
  402a6a:	06b2      	lsls	r2, r6, #26
  402a6c:	48ae      	ldr	r0, [pc, #696]	; (402d28 <_vfiprintf_r+0x9c8>)
  402a6e:	d541      	bpl.n	402af4 <_vfiprintf_r+0x794>
  402a70:	9a04      	ldr	r2, [sp, #16]
  402a72:	3207      	adds	r2, #7
  402a74:	f022 0207 	bic.w	r2, r2, #7
  402a78:	e9d2 4500 	ldrd	r4, r5, [r2]
  402a7c:	f102 0108 	add.w	r1, r2, #8
  402a80:	9104      	str	r1, [sp, #16]
  402a82:	f016 0901 	ands.w	r9, r6, #1
  402a86:	f000 8177 	beq.w	402d78 <_vfiprintf_r+0xa18>
  402a8a:	ea54 0205 	orrs.w	r2, r4, r5
  402a8e:	f040 8226 	bne.w	402ede <_vfiprintf_r+0xb7e>
  402a92:	f04f 0300 	mov.w	r3, #0
  402a96:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402a9a:	9b01      	ldr	r3, [sp, #4]
  402a9c:	2b00      	cmp	r3, #0
  402a9e:	f2c0 8196 	blt.w	402dce <_vfiprintf_r+0xa6e>
  402aa2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402aa6:	e572      	b.n	40258e <_vfiprintf_r+0x22e>
  402aa8:	9a04      	ldr	r2, [sp, #16]
  402aaa:	9406      	str	r4, [sp, #24]
  402aac:	6813      	ldr	r3, [r2, #0]
  402aae:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402ab2:	4613      	mov	r3, r2
  402ab4:	f04f 0100 	mov.w	r1, #0
  402ab8:	2501      	movs	r5, #1
  402aba:	3304      	adds	r3, #4
  402abc:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402ac0:	9304      	str	r3, [sp, #16]
  402ac2:	9503      	str	r5, [sp, #12]
  402ac4:	af10      	add	r7, sp, #64	; 0x40
  402ac6:	2300      	movs	r3, #0
  402ac8:	9301      	str	r3, [sp, #4]
  402aca:	e573      	b.n	4025b4 <_vfiprintf_r+0x254>
  402acc:	f898 3000 	ldrb.w	r3, [r8]
  402ad0:	2800      	cmp	r0, #0
  402ad2:	f47f acac 	bne.w	40242e <_vfiprintf_r+0xce>
  402ad6:	2101      	movs	r1, #1
  402ad8:	2020      	movs	r0, #32
  402ada:	e4a8      	b.n	40242e <_vfiprintf_r+0xce>
  402adc:	f046 0601 	orr.w	r6, r6, #1
  402ae0:	f898 3000 	ldrb.w	r3, [r8]
  402ae4:	e4a3      	b.n	40242e <_vfiprintf_r+0xce>
  402ae6:	9406      	str	r4, [sp, #24]
  402ae8:	2900      	cmp	r1, #0
  402aea:	f040 830c 	bne.w	403106 <_vfiprintf_r+0xda6>
  402aee:	06b2      	lsls	r2, r6, #26
  402af0:	488e      	ldr	r0, [pc, #568]	; (402d2c <_vfiprintf_r+0x9cc>)
  402af2:	d4bd      	bmi.n	402a70 <_vfiprintf_r+0x710>
  402af4:	9904      	ldr	r1, [sp, #16]
  402af6:	06f7      	lsls	r7, r6, #27
  402af8:	460a      	mov	r2, r1
  402afa:	f100 819d 	bmi.w	402e38 <_vfiprintf_r+0xad8>
  402afe:	0675      	lsls	r5, r6, #25
  402b00:	f140 819a 	bpl.w	402e38 <_vfiprintf_r+0xad8>
  402b04:	3204      	adds	r2, #4
  402b06:	880c      	ldrh	r4, [r1, #0]
  402b08:	9204      	str	r2, [sp, #16]
  402b0a:	2500      	movs	r5, #0
  402b0c:	e7b9      	b.n	402a82 <_vfiprintf_r+0x722>
  402b0e:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  402b12:	f898 3000 	ldrb.w	r3, [r8]
  402b16:	e48a      	b.n	40242e <_vfiprintf_r+0xce>
  402b18:	f898 3000 	ldrb.w	r3, [r8]
  402b1c:	2b6c      	cmp	r3, #108	; 0x6c
  402b1e:	bf03      	ittte	eq
  402b20:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  402b24:	f046 0620 	orreq.w	r6, r6, #32
  402b28:	f108 0801 	addeq.w	r8, r8, #1
  402b2c:	f046 0610 	orrne.w	r6, r6, #16
  402b30:	e47d      	b.n	40242e <_vfiprintf_r+0xce>
  402b32:	2900      	cmp	r1, #0
  402b34:	f040 8309 	bne.w	40314a <_vfiprintf_r+0xdea>
  402b38:	06b4      	lsls	r4, r6, #26
  402b3a:	f140 821c 	bpl.w	402f76 <_vfiprintf_r+0xc16>
  402b3e:	9a04      	ldr	r2, [sp, #16]
  402b40:	9902      	ldr	r1, [sp, #8]
  402b42:	6813      	ldr	r3, [r2, #0]
  402b44:	17cd      	asrs	r5, r1, #31
  402b46:	4608      	mov	r0, r1
  402b48:	3204      	adds	r2, #4
  402b4a:	4629      	mov	r1, r5
  402b4c:	9204      	str	r2, [sp, #16]
  402b4e:	e9c3 0100 	strd	r0, r1, [r3]
  402b52:	e436      	b.n	4023c2 <_vfiprintf_r+0x62>
  402b54:	9406      	str	r4, [sp, #24]
  402b56:	2900      	cmp	r1, #0
  402b58:	f43f ae43 	beq.w	4027e2 <_vfiprintf_r+0x482>
  402b5c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402b60:	e63f      	b.n	4027e2 <_vfiprintf_r+0x482>
  402b62:	9406      	str	r4, [sp, #24]
  402b64:	2900      	cmp	r1, #0
  402b66:	f040 82ed 	bne.w	403144 <_vfiprintf_r+0xde4>
  402b6a:	2b00      	cmp	r3, #0
  402b6c:	f000 808f 	beq.w	402c8e <_vfiprintf_r+0x92e>
  402b70:	2501      	movs	r5, #1
  402b72:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402b76:	f04f 0300 	mov.w	r3, #0
  402b7a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402b7e:	9503      	str	r5, [sp, #12]
  402b80:	af10      	add	r7, sp, #64	; 0x40
  402b82:	e7a0      	b.n	402ac6 <_vfiprintf_r+0x766>
  402b84:	9304      	str	r3, [sp, #16]
  402b86:	f04f 0900 	mov.w	r9, #0
  402b8a:	e696      	b.n	4028ba <_vfiprintf_r+0x55a>
  402b8c:	aa0d      	add	r2, sp, #52	; 0x34
  402b8e:	9900      	ldr	r1, [sp, #0]
  402b90:	9309      	str	r3, [sp, #36]	; 0x24
  402b92:	4648      	mov	r0, r9
  402b94:	f7ff fba8 	bl	4022e8 <__sprint_r.part.0>
  402b98:	2800      	cmp	r0, #0
  402b9a:	d17f      	bne.n	402c9c <_vfiprintf_r+0x93c>
  402b9c:	980e      	ldr	r0, [sp, #56]	; 0x38
  402b9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402ba2:	f100 0e01 	add.w	lr, r0, #1
  402ba6:	46dc      	mov	ip, fp
  402ba8:	e529      	b.n	4025fe <_vfiprintf_r+0x29e>
  402baa:	980e      	ldr	r0, [sp, #56]	; 0x38
  402bac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402bae:	f100 0e01 	add.w	lr, r0, #1
  402bb2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402bb6:	2b00      	cmp	r3, #0
  402bb8:	f43f ad50 	beq.w	40265c <_vfiprintf_r+0x2fc>
  402bbc:	3201      	adds	r2, #1
  402bbe:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  402bc2:	2301      	movs	r3, #1
  402bc4:	f1be 0f07 	cmp.w	lr, #7
  402bc8:	920f      	str	r2, [sp, #60]	; 0x3c
  402bca:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402bce:	e88a 000a 	stmia.w	sl, {r1, r3}
  402bd2:	f340 80bf 	ble.w	402d54 <_vfiprintf_r+0x9f4>
  402bd6:	2a00      	cmp	r2, #0
  402bd8:	f040 814e 	bne.w	402e78 <_vfiprintf_r+0xb18>
  402bdc:	9907      	ldr	r1, [sp, #28]
  402bde:	2900      	cmp	r1, #0
  402be0:	f040 80be 	bne.w	402d60 <_vfiprintf_r+0xa00>
  402be4:	469e      	mov	lr, r3
  402be6:	4610      	mov	r0, r2
  402be8:	46da      	mov	sl, fp
  402bea:	9b08      	ldr	r3, [sp, #32]
  402bec:	2b80      	cmp	r3, #128	; 0x80
  402bee:	f43f ad50 	beq.w	402692 <_vfiprintf_r+0x332>
  402bf2:	9b01      	ldr	r3, [sp, #4]
  402bf4:	9903      	ldr	r1, [sp, #12]
  402bf6:	1a5c      	subs	r4, r3, r1
  402bf8:	2c00      	cmp	r4, #0
  402bfa:	f77f ad93 	ble.w	402724 <_vfiprintf_r+0x3c4>
  402bfe:	2c10      	cmp	r4, #16
  402c00:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402d30 <_vfiprintf_r+0x9d0>
  402c04:	dd25      	ble.n	402c52 <_vfiprintf_r+0x8f2>
  402c06:	46d4      	mov	ip, sl
  402c08:	2310      	movs	r3, #16
  402c0a:	46c2      	mov	sl, r8
  402c0c:	46a8      	mov	r8, r5
  402c0e:	464d      	mov	r5, r9
  402c10:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402c14:	e007      	b.n	402c26 <_vfiprintf_r+0x8c6>
  402c16:	f100 0e02 	add.w	lr, r0, #2
  402c1a:	f10c 0c08 	add.w	ip, ip, #8
  402c1e:	4608      	mov	r0, r1
  402c20:	3c10      	subs	r4, #16
  402c22:	2c10      	cmp	r4, #16
  402c24:	dd11      	ble.n	402c4a <_vfiprintf_r+0x8ea>
  402c26:	1c41      	adds	r1, r0, #1
  402c28:	3210      	adds	r2, #16
  402c2a:	2907      	cmp	r1, #7
  402c2c:	920f      	str	r2, [sp, #60]	; 0x3c
  402c2e:	f8cc 5000 	str.w	r5, [ip]
  402c32:	f8cc 3004 	str.w	r3, [ip, #4]
  402c36:	910e      	str	r1, [sp, #56]	; 0x38
  402c38:	dded      	ble.n	402c16 <_vfiprintf_r+0x8b6>
  402c3a:	b9d2      	cbnz	r2, 402c72 <_vfiprintf_r+0x912>
  402c3c:	3c10      	subs	r4, #16
  402c3e:	2c10      	cmp	r4, #16
  402c40:	f04f 0e01 	mov.w	lr, #1
  402c44:	4610      	mov	r0, r2
  402c46:	46dc      	mov	ip, fp
  402c48:	dced      	bgt.n	402c26 <_vfiprintf_r+0x8c6>
  402c4a:	46a9      	mov	r9, r5
  402c4c:	4645      	mov	r5, r8
  402c4e:	46d0      	mov	r8, sl
  402c50:	46e2      	mov	sl, ip
  402c52:	4422      	add	r2, r4
  402c54:	f1be 0f07 	cmp.w	lr, #7
  402c58:	920f      	str	r2, [sp, #60]	; 0x3c
  402c5a:	f8ca 9000 	str.w	r9, [sl]
  402c5e:	f8ca 4004 	str.w	r4, [sl, #4]
  402c62:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402c66:	dc2e      	bgt.n	402cc6 <_vfiprintf_r+0x966>
  402c68:	f10a 0a08 	add.w	sl, sl, #8
  402c6c:	f10e 0e01 	add.w	lr, lr, #1
  402c70:	e558      	b.n	402724 <_vfiprintf_r+0x3c4>
  402c72:	aa0d      	add	r2, sp, #52	; 0x34
  402c74:	9900      	ldr	r1, [sp, #0]
  402c76:	9301      	str	r3, [sp, #4]
  402c78:	4648      	mov	r0, r9
  402c7a:	f7ff fb35 	bl	4022e8 <__sprint_r.part.0>
  402c7e:	b968      	cbnz	r0, 402c9c <_vfiprintf_r+0x93c>
  402c80:	980e      	ldr	r0, [sp, #56]	; 0x38
  402c82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402c84:	9b01      	ldr	r3, [sp, #4]
  402c86:	f100 0e01 	add.w	lr, r0, #1
  402c8a:	46dc      	mov	ip, fp
  402c8c:	e7c8      	b.n	402c20 <_vfiprintf_r+0x8c0>
  402c8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402c90:	b123      	cbz	r3, 402c9c <_vfiprintf_r+0x93c>
  402c92:	9805      	ldr	r0, [sp, #20]
  402c94:	9900      	ldr	r1, [sp, #0]
  402c96:	aa0d      	add	r2, sp, #52	; 0x34
  402c98:	f7ff fb26 	bl	4022e8 <__sprint_r.part.0>
  402c9c:	9b00      	ldr	r3, [sp, #0]
  402c9e:	899b      	ldrh	r3, [r3, #12]
  402ca0:	065a      	lsls	r2, r3, #25
  402ca2:	f100 818b 	bmi.w	402fbc <_vfiprintf_r+0xc5c>
  402ca6:	9802      	ldr	r0, [sp, #8]
  402ca8:	b02b      	add	sp, #172	; 0xac
  402caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cae:	aa0d      	add	r2, sp, #52	; 0x34
  402cb0:	9900      	ldr	r1, [sp, #0]
  402cb2:	4648      	mov	r0, r9
  402cb4:	f7ff fb18 	bl	4022e8 <__sprint_r.part.0>
  402cb8:	2800      	cmp	r0, #0
  402cba:	d1ef      	bne.n	402c9c <_vfiprintf_r+0x93c>
  402cbc:	990e      	ldr	r1, [sp, #56]	; 0x38
  402cbe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402cc0:	1c48      	adds	r0, r1, #1
  402cc2:	46da      	mov	sl, fp
  402cc4:	e555      	b.n	402772 <_vfiprintf_r+0x412>
  402cc6:	2a00      	cmp	r2, #0
  402cc8:	f040 80fb 	bne.w	402ec2 <_vfiprintf_r+0xb62>
  402ccc:	9a03      	ldr	r2, [sp, #12]
  402cce:	921b      	str	r2, [sp, #108]	; 0x6c
  402cd0:	2301      	movs	r3, #1
  402cd2:	920f      	str	r2, [sp, #60]	; 0x3c
  402cd4:	971a      	str	r7, [sp, #104]	; 0x68
  402cd6:	930e      	str	r3, [sp, #56]	; 0x38
  402cd8:	46da      	mov	sl, fp
  402cda:	f10a 0a08 	add.w	sl, sl, #8
  402cde:	0771      	lsls	r1, r6, #29
  402ce0:	d504      	bpl.n	402cec <_vfiprintf_r+0x98c>
  402ce2:	9b06      	ldr	r3, [sp, #24]
  402ce4:	1b5c      	subs	r4, r3, r5
  402ce6:	2c00      	cmp	r4, #0
  402ce8:	f73f ad34 	bgt.w	402754 <_vfiprintf_r+0x3f4>
  402cec:	9b02      	ldr	r3, [sp, #8]
  402cee:	9906      	ldr	r1, [sp, #24]
  402cf0:	42a9      	cmp	r1, r5
  402cf2:	bfac      	ite	ge
  402cf4:	185b      	addge	r3, r3, r1
  402cf6:	195b      	addlt	r3, r3, r5
  402cf8:	9302      	str	r3, [sp, #8]
  402cfa:	2a00      	cmp	r2, #0
  402cfc:	f040 80b3 	bne.w	402e66 <_vfiprintf_r+0xb06>
  402d00:	2300      	movs	r3, #0
  402d02:	930e      	str	r3, [sp, #56]	; 0x38
  402d04:	46da      	mov	sl, fp
  402d06:	f7ff bb5c 	b.w	4023c2 <_vfiprintf_r+0x62>
  402d0a:	aa0d      	add	r2, sp, #52	; 0x34
  402d0c:	9900      	ldr	r1, [sp, #0]
  402d0e:	9307      	str	r3, [sp, #28]
  402d10:	4648      	mov	r0, r9
  402d12:	f7ff fae9 	bl	4022e8 <__sprint_r.part.0>
  402d16:	2800      	cmp	r0, #0
  402d18:	d1c0      	bne.n	402c9c <_vfiprintf_r+0x93c>
  402d1a:	980e      	ldr	r0, [sp, #56]	; 0x38
  402d1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d1e:	9b07      	ldr	r3, [sp, #28]
  402d20:	f100 0c01 	add.w	ip, r0, #1
  402d24:	46de      	mov	lr, fp
  402d26:	e4cb      	b.n	4026c0 <_vfiprintf_r+0x360>
  402d28:	004057e8 	.word	0x004057e8
  402d2c:	004057fc 	.word	0x004057fc
  402d30:	004057d8 	.word	0x004057d8
  402d34:	2a00      	cmp	r2, #0
  402d36:	f040 8133 	bne.w	402fa0 <_vfiprintf_r+0xc40>
  402d3a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402d3e:	2b00      	cmp	r3, #0
  402d40:	f000 80f5 	beq.w	402f2e <_vfiprintf_r+0xbce>
  402d44:	2301      	movs	r3, #1
  402d46:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  402d4a:	461a      	mov	r2, r3
  402d4c:	931b      	str	r3, [sp, #108]	; 0x6c
  402d4e:	469e      	mov	lr, r3
  402d50:	911a      	str	r1, [sp, #104]	; 0x68
  402d52:	46da      	mov	sl, fp
  402d54:	4670      	mov	r0, lr
  402d56:	f10a 0a08 	add.w	sl, sl, #8
  402d5a:	f10e 0e01 	add.w	lr, lr, #1
  402d5e:	e47d      	b.n	40265c <_vfiprintf_r+0x2fc>
  402d60:	a90c      	add	r1, sp, #48	; 0x30
  402d62:	2202      	movs	r2, #2
  402d64:	469e      	mov	lr, r3
  402d66:	911a      	str	r1, [sp, #104]	; 0x68
  402d68:	921b      	str	r2, [sp, #108]	; 0x6c
  402d6a:	46da      	mov	sl, fp
  402d6c:	4670      	mov	r0, lr
  402d6e:	f10a 0a08 	add.w	sl, sl, #8
  402d72:	f10e 0e01 	add.w	lr, lr, #1
  402d76:	e738      	b.n	402bea <_vfiprintf_r+0x88a>
  402d78:	9b01      	ldr	r3, [sp, #4]
  402d7a:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402d7e:	2b00      	cmp	r3, #0
  402d80:	f2c0 812a 	blt.w	402fd8 <_vfiprintf_r+0xc78>
  402d84:	ea54 0305 	orrs.w	r3, r4, r5
  402d88:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402d8c:	f43f abff 	beq.w	40258e <_vfiprintf_r+0x22e>
  402d90:	465f      	mov	r7, fp
  402d92:	0923      	lsrs	r3, r4, #4
  402d94:	f004 010f 	and.w	r1, r4, #15
  402d98:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402d9c:	092a      	lsrs	r2, r5, #4
  402d9e:	461c      	mov	r4, r3
  402da0:	4615      	mov	r5, r2
  402da2:	5c43      	ldrb	r3, [r0, r1]
  402da4:	f807 3d01 	strb.w	r3, [r7, #-1]!
  402da8:	ea54 0305 	orrs.w	r3, r4, r5
  402dac:	d1f1      	bne.n	402d92 <_vfiprintf_r+0xa32>
  402dae:	ebc7 030b 	rsb	r3, r7, fp
  402db2:	9303      	str	r3, [sp, #12]
  402db4:	f7ff bbf4 	b.w	4025a0 <_vfiprintf_r+0x240>
  402db8:	aa0d      	add	r2, sp, #52	; 0x34
  402dba:	9900      	ldr	r1, [sp, #0]
  402dbc:	9805      	ldr	r0, [sp, #20]
  402dbe:	f7ff fa93 	bl	4022e8 <__sprint_r.part.0>
  402dc2:	2800      	cmp	r0, #0
  402dc4:	f47f af6a 	bne.w	402c9c <_vfiprintf_r+0x93c>
  402dc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dca:	46da      	mov	sl, fp
  402dcc:	e787      	b.n	402cde <_vfiprintf_r+0x97e>
  402dce:	f04f 0900 	mov.w	r9, #0
  402dd2:	2400      	movs	r4, #0
  402dd4:	2500      	movs	r5, #0
  402dd6:	e7db      	b.n	402d90 <_vfiprintf_r+0xa30>
  402dd8:	f016 0210 	ands.w	r2, r6, #16
  402ddc:	f000 80b2 	beq.w	402f44 <_vfiprintf_r+0xbe4>
  402de0:	9904      	ldr	r1, [sp, #16]
  402de2:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402de6:	460a      	mov	r2, r1
  402de8:	680c      	ldr	r4, [r1, #0]
  402dea:	9901      	ldr	r1, [sp, #4]
  402dec:	2900      	cmp	r1, #0
  402dee:	f102 0204 	add.w	r2, r2, #4
  402df2:	f04f 0500 	mov.w	r5, #0
  402df6:	f2c0 8159 	blt.w	4030ac <_vfiprintf_r+0xd4c>
  402dfa:	ea54 0105 	orrs.w	r1, r4, r5
  402dfe:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402e02:	9204      	str	r2, [sp, #16]
  402e04:	f43f ad51 	beq.w	4028aa <_vfiprintf_r+0x54a>
  402e08:	4699      	mov	r9, r3
  402e0a:	e556      	b.n	4028ba <_vfiprintf_r+0x55a>
  402e0c:	06f7      	lsls	r7, r6, #27
  402e0e:	d40a      	bmi.n	402e26 <_vfiprintf_r+0xac6>
  402e10:	0675      	lsls	r5, r6, #25
  402e12:	d508      	bpl.n	402e26 <_vfiprintf_r+0xac6>
  402e14:	9904      	ldr	r1, [sp, #16]
  402e16:	f9b1 4000 	ldrsh.w	r4, [r1]
  402e1a:	3104      	adds	r1, #4
  402e1c:	17e5      	asrs	r5, r4, #31
  402e1e:	4622      	mov	r2, r4
  402e20:	462b      	mov	r3, r5
  402e22:	9104      	str	r1, [sp, #16]
  402e24:	e4ea      	b.n	4027fc <_vfiprintf_r+0x49c>
  402e26:	9a04      	ldr	r2, [sp, #16]
  402e28:	6814      	ldr	r4, [r2, #0]
  402e2a:	4613      	mov	r3, r2
  402e2c:	3304      	adds	r3, #4
  402e2e:	17e5      	asrs	r5, r4, #31
  402e30:	9304      	str	r3, [sp, #16]
  402e32:	4622      	mov	r2, r4
  402e34:	462b      	mov	r3, r5
  402e36:	e4e1      	b.n	4027fc <_vfiprintf_r+0x49c>
  402e38:	6814      	ldr	r4, [r2, #0]
  402e3a:	3204      	adds	r2, #4
  402e3c:	9204      	str	r2, [sp, #16]
  402e3e:	2500      	movs	r5, #0
  402e40:	e61f      	b.n	402a82 <_vfiprintf_r+0x722>
  402e42:	f04f 0900 	mov.w	r9, #0
  402e46:	ea54 0305 	orrs.w	r3, r4, r5
  402e4a:	f47f ace8 	bne.w	40281e <_vfiprintf_r+0x4be>
  402e4e:	e5d8      	b.n	402a02 <_vfiprintf_r+0x6a2>
  402e50:	aa0d      	add	r2, sp, #52	; 0x34
  402e52:	9900      	ldr	r1, [sp, #0]
  402e54:	9805      	ldr	r0, [sp, #20]
  402e56:	f7ff fa47 	bl	4022e8 <__sprint_r.part.0>
  402e5a:	2800      	cmp	r0, #0
  402e5c:	f47f af1e 	bne.w	402c9c <_vfiprintf_r+0x93c>
  402e60:	46da      	mov	sl, fp
  402e62:	f7ff bb48 	b.w	4024f6 <_vfiprintf_r+0x196>
  402e66:	aa0d      	add	r2, sp, #52	; 0x34
  402e68:	9900      	ldr	r1, [sp, #0]
  402e6a:	9805      	ldr	r0, [sp, #20]
  402e6c:	f7ff fa3c 	bl	4022e8 <__sprint_r.part.0>
  402e70:	2800      	cmp	r0, #0
  402e72:	f43f af45 	beq.w	402d00 <_vfiprintf_r+0x9a0>
  402e76:	e711      	b.n	402c9c <_vfiprintf_r+0x93c>
  402e78:	aa0d      	add	r2, sp, #52	; 0x34
  402e7a:	9900      	ldr	r1, [sp, #0]
  402e7c:	9805      	ldr	r0, [sp, #20]
  402e7e:	f7ff fa33 	bl	4022e8 <__sprint_r.part.0>
  402e82:	2800      	cmp	r0, #0
  402e84:	f47f af0a 	bne.w	402c9c <_vfiprintf_r+0x93c>
  402e88:	980e      	ldr	r0, [sp, #56]	; 0x38
  402e8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e8c:	f100 0e01 	add.w	lr, r0, #1
  402e90:	46da      	mov	sl, fp
  402e92:	f7ff bbe3 	b.w	40265c <_vfiprintf_r+0x2fc>
  402e96:	aa0d      	add	r2, sp, #52	; 0x34
  402e98:	9900      	ldr	r1, [sp, #0]
  402e9a:	9805      	ldr	r0, [sp, #20]
  402e9c:	f7ff fa24 	bl	4022e8 <__sprint_r.part.0>
  402ea0:	2800      	cmp	r0, #0
  402ea2:	f47f aefb 	bne.w	402c9c <_vfiprintf_r+0x93c>
  402ea6:	980e      	ldr	r0, [sp, #56]	; 0x38
  402ea8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402eaa:	f100 0e01 	add.w	lr, r0, #1
  402eae:	46da      	mov	sl, fp
  402eb0:	e69b      	b.n	402bea <_vfiprintf_r+0x88a>
  402eb2:	2a00      	cmp	r2, #0
  402eb4:	f040 80d8 	bne.w	403068 <_vfiprintf_r+0xd08>
  402eb8:	f04f 0e01 	mov.w	lr, #1
  402ebc:	4610      	mov	r0, r2
  402ebe:	46da      	mov	sl, fp
  402ec0:	e697      	b.n	402bf2 <_vfiprintf_r+0x892>
  402ec2:	aa0d      	add	r2, sp, #52	; 0x34
  402ec4:	9900      	ldr	r1, [sp, #0]
  402ec6:	9805      	ldr	r0, [sp, #20]
  402ec8:	f7ff fa0e 	bl	4022e8 <__sprint_r.part.0>
  402ecc:	2800      	cmp	r0, #0
  402ece:	f47f aee5 	bne.w	402c9c <_vfiprintf_r+0x93c>
  402ed2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ed4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ed6:	f103 0e01 	add.w	lr, r3, #1
  402eda:	46da      	mov	sl, fp
  402edc:	e422      	b.n	402724 <_vfiprintf_r+0x3c4>
  402ede:	2230      	movs	r2, #48	; 0x30
  402ee0:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  402ee4:	9a01      	ldr	r2, [sp, #4]
  402ee6:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  402eea:	2a00      	cmp	r2, #0
  402eec:	f04f 0300 	mov.w	r3, #0
  402ef0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402ef4:	f046 0302 	orr.w	r3, r6, #2
  402ef8:	f2c0 80cb 	blt.w	403092 <_vfiprintf_r+0xd32>
  402efc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402f00:	f046 0602 	orr.w	r6, r6, #2
  402f04:	f04f 0900 	mov.w	r9, #0
  402f08:	e742      	b.n	402d90 <_vfiprintf_r+0xa30>
  402f0a:	f04f 0900 	mov.w	r9, #0
  402f0e:	4890      	ldr	r0, [pc, #576]	; (403150 <_vfiprintf_r+0xdf0>)
  402f10:	e73e      	b.n	402d90 <_vfiprintf_r+0xa30>
  402f12:	9b01      	ldr	r3, [sp, #4]
  402f14:	4264      	negs	r4, r4
  402f16:	f04f 092d 	mov.w	r9, #45	; 0x2d
  402f1a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402f1e:	2b00      	cmp	r3, #0
  402f20:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402f24:	f6ff ac7b 	blt.w	40281e <_vfiprintf_r+0x4be>
  402f28:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402f2c:	e477      	b.n	40281e <_vfiprintf_r+0x4be>
  402f2e:	9b07      	ldr	r3, [sp, #28]
  402f30:	2b00      	cmp	r3, #0
  402f32:	d072      	beq.n	40301a <_vfiprintf_r+0xcba>
  402f34:	ab0c      	add	r3, sp, #48	; 0x30
  402f36:	2202      	movs	r2, #2
  402f38:	931a      	str	r3, [sp, #104]	; 0x68
  402f3a:	921b      	str	r2, [sp, #108]	; 0x6c
  402f3c:	f04f 0e01 	mov.w	lr, #1
  402f40:	46da      	mov	sl, fp
  402f42:	e713      	b.n	402d6c <_vfiprintf_r+0xa0c>
  402f44:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  402f48:	d048      	beq.n	402fdc <_vfiprintf_r+0xc7c>
  402f4a:	9904      	ldr	r1, [sp, #16]
  402f4c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402f50:	460b      	mov	r3, r1
  402f52:	880c      	ldrh	r4, [r1, #0]
  402f54:	9901      	ldr	r1, [sp, #4]
  402f56:	2900      	cmp	r1, #0
  402f58:	f103 0304 	add.w	r3, r3, #4
  402f5c:	f04f 0500 	mov.w	r5, #0
  402f60:	f6ff ae10 	blt.w	402b84 <_vfiprintf_r+0x824>
  402f64:	ea54 0105 	orrs.w	r1, r4, r5
  402f68:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402f6c:	9304      	str	r3, [sp, #16]
  402f6e:	f43f ac9c 	beq.w	4028aa <_vfiprintf_r+0x54a>
  402f72:	4691      	mov	r9, r2
  402f74:	e4a1      	b.n	4028ba <_vfiprintf_r+0x55a>
  402f76:	06f0      	lsls	r0, r6, #27
  402f78:	d40a      	bmi.n	402f90 <_vfiprintf_r+0xc30>
  402f7a:	0671      	lsls	r1, r6, #25
  402f7c:	d508      	bpl.n	402f90 <_vfiprintf_r+0xc30>
  402f7e:	9a04      	ldr	r2, [sp, #16]
  402f80:	6813      	ldr	r3, [r2, #0]
  402f82:	3204      	adds	r2, #4
  402f84:	9204      	str	r2, [sp, #16]
  402f86:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  402f8a:	801a      	strh	r2, [r3, #0]
  402f8c:	f7ff ba19 	b.w	4023c2 <_vfiprintf_r+0x62>
  402f90:	9a04      	ldr	r2, [sp, #16]
  402f92:	6813      	ldr	r3, [r2, #0]
  402f94:	3204      	adds	r2, #4
  402f96:	9204      	str	r2, [sp, #16]
  402f98:	9a02      	ldr	r2, [sp, #8]
  402f9a:	601a      	str	r2, [r3, #0]
  402f9c:	f7ff ba11 	b.w	4023c2 <_vfiprintf_r+0x62>
  402fa0:	aa0d      	add	r2, sp, #52	; 0x34
  402fa2:	9900      	ldr	r1, [sp, #0]
  402fa4:	9805      	ldr	r0, [sp, #20]
  402fa6:	f7ff f99f 	bl	4022e8 <__sprint_r.part.0>
  402faa:	2800      	cmp	r0, #0
  402fac:	f47f ae76 	bne.w	402c9c <_vfiprintf_r+0x93c>
  402fb0:	980e      	ldr	r0, [sp, #56]	; 0x38
  402fb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fb4:	f100 0e01 	add.w	lr, r0, #1
  402fb8:	46da      	mov	sl, fp
  402fba:	e5fa      	b.n	402bb2 <_vfiprintf_r+0x852>
  402fbc:	f04f 30ff 	mov.w	r0, #4294967295
  402fc0:	f7ff bab6 	b.w	402530 <_vfiprintf_r+0x1d0>
  402fc4:	4862      	ldr	r0, [pc, #392]	; (403150 <_vfiprintf_r+0xdf0>)
  402fc6:	4616      	mov	r6, r2
  402fc8:	ea54 0205 	orrs.w	r2, r4, r5
  402fcc:	9304      	str	r3, [sp, #16]
  402fce:	f04f 0900 	mov.w	r9, #0
  402fd2:	f47f aedd 	bne.w	402d90 <_vfiprintf_r+0xa30>
  402fd6:	e6fc      	b.n	402dd2 <_vfiprintf_r+0xa72>
  402fd8:	9b04      	ldr	r3, [sp, #16]
  402fda:	e7f5      	b.n	402fc8 <_vfiprintf_r+0xc68>
  402fdc:	9a04      	ldr	r2, [sp, #16]
  402fde:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402fe2:	4613      	mov	r3, r2
  402fe4:	6814      	ldr	r4, [r2, #0]
  402fe6:	9a01      	ldr	r2, [sp, #4]
  402fe8:	2a00      	cmp	r2, #0
  402fea:	f103 0304 	add.w	r3, r3, #4
  402fee:	f04f 0500 	mov.w	r5, #0
  402ff2:	f6ff adc7 	blt.w	402b84 <_vfiprintf_r+0x824>
  402ff6:	ea54 0205 	orrs.w	r2, r4, r5
  402ffa:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402ffe:	9304      	str	r3, [sp, #16]
  403000:	f47f ac5b 	bne.w	4028ba <_vfiprintf_r+0x55a>
  403004:	e451      	b.n	4028aa <_vfiprintf_r+0x54a>
  403006:	aa0d      	add	r2, sp, #52	; 0x34
  403008:	9900      	ldr	r1, [sp, #0]
  40300a:	9805      	ldr	r0, [sp, #20]
  40300c:	f7ff f96c 	bl	4022e8 <__sprint_r.part.0>
  403010:	2800      	cmp	r0, #0
  403012:	f47f ae43 	bne.w	402c9c <_vfiprintf_r+0x93c>
  403016:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403018:	e668      	b.n	402cec <_vfiprintf_r+0x98c>
  40301a:	4610      	mov	r0, r2
  40301c:	f04f 0e01 	mov.w	lr, #1
  403020:	46da      	mov	sl, fp
  403022:	e5e6      	b.n	402bf2 <_vfiprintf_r+0x892>
  403024:	9904      	ldr	r1, [sp, #16]
  403026:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40302a:	460a      	mov	r2, r1
  40302c:	880c      	ldrh	r4, [r1, #0]
  40302e:	9901      	ldr	r1, [sp, #4]
  403030:	2900      	cmp	r1, #0
  403032:	f102 0204 	add.w	r2, r2, #4
  403036:	f04f 0500 	mov.w	r5, #0
  40303a:	db4e      	blt.n	4030da <_vfiprintf_r+0xd7a>
  40303c:	ea54 0105 	orrs.w	r1, r4, r5
  403040:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403044:	9204      	str	r2, [sp, #16]
  403046:	4699      	mov	r9, r3
  403048:	f47f abe9 	bne.w	40281e <_vfiprintf_r+0x4be>
  40304c:	e4d4      	b.n	4029f8 <_vfiprintf_r+0x698>
  40304e:	9304      	str	r3, [sp, #16]
  403050:	e6f9      	b.n	402e46 <_vfiprintf_r+0xae6>
  403052:	4638      	mov	r0, r7
  403054:	9404      	str	r4, [sp, #16]
  403056:	f001 fc13 	bl	404880 <strlen>
  40305a:	2300      	movs	r3, #0
  40305c:	9003      	str	r0, [sp, #12]
  40305e:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403062:	9301      	str	r3, [sp, #4]
  403064:	f7ff ba9c 	b.w	4025a0 <_vfiprintf_r+0x240>
  403068:	aa0d      	add	r2, sp, #52	; 0x34
  40306a:	9900      	ldr	r1, [sp, #0]
  40306c:	9805      	ldr	r0, [sp, #20]
  40306e:	f7ff f93b 	bl	4022e8 <__sprint_r.part.0>
  403072:	2800      	cmp	r0, #0
  403074:	f47f ae12 	bne.w	402c9c <_vfiprintf_r+0x93c>
  403078:	980e      	ldr	r0, [sp, #56]	; 0x38
  40307a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40307c:	f100 0e01 	add.w	lr, r0, #1
  403080:	46da      	mov	sl, fp
  403082:	e5b6      	b.n	402bf2 <_vfiprintf_r+0x892>
  403084:	980e      	ldr	r0, [sp, #56]	; 0x38
  403086:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403088:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 403158 <_vfiprintf_r+0xdf8>
  40308c:	3001      	adds	r0, #1
  40308e:	f7ff bad2 	b.w	402636 <_vfiprintf_r+0x2d6>
  403092:	461e      	mov	r6, r3
  403094:	f04f 0900 	mov.w	r9, #0
  403098:	e67a      	b.n	402d90 <_vfiprintf_r+0xa30>
  40309a:	2b06      	cmp	r3, #6
  40309c:	bf28      	it	cs
  40309e:	2306      	movcs	r3, #6
  4030a0:	9303      	str	r3, [sp, #12]
  4030a2:	9404      	str	r4, [sp, #16]
  4030a4:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  4030a8:	4f2a      	ldr	r7, [pc, #168]	; (403154 <_vfiprintf_r+0xdf4>)
  4030aa:	e50c      	b.n	402ac6 <_vfiprintf_r+0x766>
  4030ac:	9204      	str	r2, [sp, #16]
  4030ae:	e56a      	b.n	402b86 <_vfiprintf_r+0x826>
  4030b0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4030b2:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 403158 <_vfiprintf_r+0xdf8>
  4030b6:	3001      	adds	r0, #1
  4030b8:	f7ff bb73 	b.w	4027a2 <_vfiprintf_r+0x442>
  4030bc:	46f4      	mov	ip, lr
  4030be:	f7ff bb1a 	b.w	4026f6 <_vfiprintf_r+0x396>
  4030c2:	9b01      	ldr	r3, [sp, #4]
  4030c4:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4030c8:	9303      	str	r3, [sp, #12]
  4030ca:	9404      	str	r4, [sp, #16]
  4030cc:	9001      	str	r0, [sp, #4]
  4030ce:	f7ff ba67 	b.w	4025a0 <_vfiprintf_r+0x240>
  4030d2:	2200      	movs	r2, #0
  4030d4:	9201      	str	r2, [sp, #4]
  4030d6:	f7ff b9ac 	b.w	402432 <_vfiprintf_r+0xd2>
  4030da:	9204      	str	r2, [sp, #16]
  4030dc:	4699      	mov	r9, r3
  4030de:	e6b2      	b.n	402e46 <_vfiprintf_r+0xae6>
  4030e0:	9a04      	ldr	r2, [sp, #16]
  4030e2:	6813      	ldr	r3, [r2, #0]
  4030e4:	9301      	str	r3, [sp, #4]
  4030e6:	3204      	adds	r2, #4
  4030e8:	2b00      	cmp	r3, #0
  4030ea:	9204      	str	r2, [sp, #16]
  4030ec:	f898 3001 	ldrb.w	r3, [r8, #1]
  4030f0:	46a8      	mov	r8, r5
  4030f2:	f6bf a99c 	bge.w	40242e <_vfiprintf_r+0xce>
  4030f6:	f04f 32ff 	mov.w	r2, #4294967295
  4030fa:	9201      	str	r2, [sp, #4]
  4030fc:	f7ff b997 	b.w	40242e <_vfiprintf_r+0xce>
  403100:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403104:	e48e      	b.n	402a24 <_vfiprintf_r+0x6c4>
  403106:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40310a:	e4f0      	b.n	402aee <_vfiprintf_r+0x78e>
  40310c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403110:	e4ab      	b.n	402a6a <_vfiprintf_r+0x70a>
  403112:	4699      	mov	r9, r3
  403114:	07f3      	lsls	r3, r6, #31
  403116:	d505      	bpl.n	403124 <_vfiprintf_r+0xdc4>
  403118:	af2a      	add	r7, sp, #168	; 0xa8
  40311a:	2330      	movs	r3, #48	; 0x30
  40311c:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403120:	f7ff bb97 	b.w	402852 <_vfiprintf_r+0x4f2>
  403124:	9b01      	ldr	r3, [sp, #4]
  403126:	9303      	str	r3, [sp, #12]
  403128:	465f      	mov	r7, fp
  40312a:	f7ff ba39 	b.w	4025a0 <_vfiprintf_r+0x240>
  40312e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403132:	e443      	b.n	4029bc <_vfiprintf_r+0x65c>
  403134:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403138:	f7ff bb9a 	b.w	402870 <_vfiprintf_r+0x510>
  40313c:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403140:	f7ff bb4d 	b.w	4027de <_vfiprintf_r+0x47e>
  403144:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403148:	e50f      	b.n	402b6a <_vfiprintf_r+0x80a>
  40314a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40314e:	e4f3      	b.n	402b38 <_vfiprintf_r+0x7d8>
  403150:	004057fc 	.word	0x004057fc
  403154:	00405810 	.word	0x00405810
  403158:	00405818 	.word	0x00405818

0040315c <__sbprintf>:
  40315c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40315e:	460c      	mov	r4, r1
  403160:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  403164:	8989      	ldrh	r1, [r1, #12]
  403166:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403168:	89e5      	ldrh	r5, [r4, #14]
  40316a:	9619      	str	r6, [sp, #100]	; 0x64
  40316c:	f021 0102 	bic.w	r1, r1, #2
  403170:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403172:	f8ad 500e 	strh.w	r5, [sp, #14]
  403176:	2500      	movs	r5, #0
  403178:	69e7      	ldr	r7, [r4, #28]
  40317a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40317e:	9609      	str	r6, [sp, #36]	; 0x24
  403180:	9506      	str	r5, [sp, #24]
  403182:	ae1a      	add	r6, sp, #104	; 0x68
  403184:	f44f 6580 	mov.w	r5, #1024	; 0x400
  403188:	4669      	mov	r1, sp
  40318a:	9600      	str	r6, [sp, #0]
  40318c:	9604      	str	r6, [sp, #16]
  40318e:	9502      	str	r5, [sp, #8]
  403190:	9505      	str	r5, [sp, #20]
  403192:	9707      	str	r7, [sp, #28]
  403194:	4606      	mov	r6, r0
  403196:	f7ff f8e3 	bl	402360 <_vfiprintf_r>
  40319a:	1e05      	subs	r5, r0, #0
  40319c:	db07      	blt.n	4031ae <__sbprintf+0x52>
  40319e:	4630      	mov	r0, r6
  4031a0:	4669      	mov	r1, sp
  4031a2:	f000 f929 	bl	4033f8 <_fflush_r>
  4031a6:	2800      	cmp	r0, #0
  4031a8:	bf18      	it	ne
  4031aa:	f04f 35ff 	movne.w	r5, #4294967295
  4031ae:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4031b2:	065b      	lsls	r3, r3, #25
  4031b4:	d503      	bpl.n	4031be <__sbprintf+0x62>
  4031b6:	89a3      	ldrh	r3, [r4, #12]
  4031b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4031bc:	81a3      	strh	r3, [r4, #12]
  4031be:	4628      	mov	r0, r5
  4031c0:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4031c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4031c6:	bf00      	nop

004031c8 <__swsetup_r>:
  4031c8:	b538      	push	{r3, r4, r5, lr}
  4031ca:	4b30      	ldr	r3, [pc, #192]	; (40328c <__swsetup_r+0xc4>)
  4031cc:	681b      	ldr	r3, [r3, #0]
  4031ce:	4605      	mov	r5, r0
  4031d0:	460c      	mov	r4, r1
  4031d2:	b113      	cbz	r3, 4031da <__swsetup_r+0x12>
  4031d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4031d6:	2a00      	cmp	r2, #0
  4031d8:	d038      	beq.n	40324c <__swsetup_r+0x84>
  4031da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4031de:	b293      	uxth	r3, r2
  4031e0:	0718      	lsls	r0, r3, #28
  4031e2:	d50c      	bpl.n	4031fe <__swsetup_r+0x36>
  4031e4:	6920      	ldr	r0, [r4, #16]
  4031e6:	b1a8      	cbz	r0, 403214 <__swsetup_r+0x4c>
  4031e8:	f013 0201 	ands.w	r2, r3, #1
  4031ec:	d01e      	beq.n	40322c <__swsetup_r+0x64>
  4031ee:	6963      	ldr	r3, [r4, #20]
  4031f0:	2200      	movs	r2, #0
  4031f2:	425b      	negs	r3, r3
  4031f4:	61a3      	str	r3, [r4, #24]
  4031f6:	60a2      	str	r2, [r4, #8]
  4031f8:	b1f0      	cbz	r0, 403238 <__swsetup_r+0x70>
  4031fa:	2000      	movs	r0, #0
  4031fc:	bd38      	pop	{r3, r4, r5, pc}
  4031fe:	06d9      	lsls	r1, r3, #27
  403200:	d53c      	bpl.n	40327c <__swsetup_r+0xb4>
  403202:	0758      	lsls	r0, r3, #29
  403204:	d426      	bmi.n	403254 <__swsetup_r+0x8c>
  403206:	6920      	ldr	r0, [r4, #16]
  403208:	f042 0308 	orr.w	r3, r2, #8
  40320c:	81a3      	strh	r3, [r4, #12]
  40320e:	b29b      	uxth	r3, r3
  403210:	2800      	cmp	r0, #0
  403212:	d1e9      	bne.n	4031e8 <__swsetup_r+0x20>
  403214:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403218:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40321c:	d0e4      	beq.n	4031e8 <__swsetup_r+0x20>
  40321e:	4628      	mov	r0, r5
  403220:	4621      	mov	r1, r4
  403222:	f000 fd15 	bl	403c50 <__smakebuf_r>
  403226:	89a3      	ldrh	r3, [r4, #12]
  403228:	6920      	ldr	r0, [r4, #16]
  40322a:	e7dd      	b.n	4031e8 <__swsetup_r+0x20>
  40322c:	0799      	lsls	r1, r3, #30
  40322e:	bf58      	it	pl
  403230:	6962      	ldrpl	r2, [r4, #20]
  403232:	60a2      	str	r2, [r4, #8]
  403234:	2800      	cmp	r0, #0
  403236:	d1e0      	bne.n	4031fa <__swsetup_r+0x32>
  403238:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40323c:	061a      	lsls	r2, r3, #24
  40323e:	d5dd      	bpl.n	4031fc <__swsetup_r+0x34>
  403240:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403244:	81a3      	strh	r3, [r4, #12]
  403246:	f04f 30ff 	mov.w	r0, #4294967295
  40324a:	bd38      	pop	{r3, r4, r5, pc}
  40324c:	4618      	mov	r0, r3
  40324e:	f000 f967 	bl	403520 <__sinit>
  403252:	e7c2      	b.n	4031da <__swsetup_r+0x12>
  403254:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403256:	b151      	cbz	r1, 40326e <__swsetup_r+0xa6>
  403258:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40325c:	4299      	cmp	r1, r3
  40325e:	d004      	beq.n	40326a <__swsetup_r+0xa2>
  403260:	4628      	mov	r0, r5
  403262:	f000 fa27 	bl	4036b4 <_free_r>
  403266:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40326a:	2300      	movs	r3, #0
  40326c:	6323      	str	r3, [r4, #48]	; 0x30
  40326e:	2300      	movs	r3, #0
  403270:	6920      	ldr	r0, [r4, #16]
  403272:	6063      	str	r3, [r4, #4]
  403274:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403278:	6020      	str	r0, [r4, #0]
  40327a:	e7c5      	b.n	403208 <__swsetup_r+0x40>
  40327c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403280:	2309      	movs	r3, #9
  403282:	602b      	str	r3, [r5, #0]
  403284:	f04f 30ff 	mov.w	r0, #4294967295
  403288:	81a2      	strh	r2, [r4, #12]
  40328a:	bd38      	pop	{r3, r4, r5, pc}
  40328c:	20400430 	.word	0x20400430

00403290 <register_fini>:
  403290:	4b02      	ldr	r3, [pc, #8]	; (40329c <register_fini+0xc>)
  403292:	b113      	cbz	r3, 40329a <register_fini+0xa>
  403294:	4802      	ldr	r0, [pc, #8]	; (4032a0 <register_fini+0x10>)
  403296:	f000 b805 	b.w	4032a4 <atexit>
  40329a:	4770      	bx	lr
  40329c:	00000000 	.word	0x00000000
  4032a0:	00403535 	.word	0x00403535

004032a4 <atexit>:
  4032a4:	2300      	movs	r3, #0
  4032a6:	4601      	mov	r1, r0
  4032a8:	461a      	mov	r2, r3
  4032aa:	4618      	mov	r0, r3
  4032ac:	f001 bbfa 	b.w	404aa4 <__register_exitproc>

004032b0 <__sflush_r>:
  4032b0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4032b4:	b29a      	uxth	r2, r3
  4032b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4032ba:	460d      	mov	r5, r1
  4032bc:	0711      	lsls	r1, r2, #28
  4032be:	4680      	mov	r8, r0
  4032c0:	d43c      	bmi.n	40333c <__sflush_r+0x8c>
  4032c2:	686a      	ldr	r2, [r5, #4]
  4032c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4032c8:	2a00      	cmp	r2, #0
  4032ca:	81ab      	strh	r3, [r5, #12]
  4032cc:	dd73      	ble.n	4033b6 <__sflush_r+0x106>
  4032ce:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4032d0:	2c00      	cmp	r4, #0
  4032d2:	d04b      	beq.n	40336c <__sflush_r+0xbc>
  4032d4:	b29b      	uxth	r3, r3
  4032d6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4032da:	2100      	movs	r1, #0
  4032dc:	b292      	uxth	r2, r2
  4032de:	f8d8 6000 	ldr.w	r6, [r8]
  4032e2:	f8c8 1000 	str.w	r1, [r8]
  4032e6:	2a00      	cmp	r2, #0
  4032e8:	d069      	beq.n	4033be <__sflush_r+0x10e>
  4032ea:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4032ec:	075f      	lsls	r7, r3, #29
  4032ee:	d505      	bpl.n	4032fc <__sflush_r+0x4c>
  4032f0:	6869      	ldr	r1, [r5, #4]
  4032f2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4032f4:	1a52      	subs	r2, r2, r1
  4032f6:	b10b      	cbz	r3, 4032fc <__sflush_r+0x4c>
  4032f8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4032fa:	1ad2      	subs	r2, r2, r3
  4032fc:	2300      	movs	r3, #0
  4032fe:	69e9      	ldr	r1, [r5, #28]
  403300:	4640      	mov	r0, r8
  403302:	47a0      	blx	r4
  403304:	1c44      	adds	r4, r0, #1
  403306:	d03c      	beq.n	403382 <__sflush_r+0xd2>
  403308:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40330c:	692a      	ldr	r2, [r5, #16]
  40330e:	602a      	str	r2, [r5, #0]
  403310:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403314:	2200      	movs	r2, #0
  403316:	81ab      	strh	r3, [r5, #12]
  403318:	04db      	lsls	r3, r3, #19
  40331a:	606a      	str	r2, [r5, #4]
  40331c:	d449      	bmi.n	4033b2 <__sflush_r+0x102>
  40331e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403320:	f8c8 6000 	str.w	r6, [r8]
  403324:	b311      	cbz	r1, 40336c <__sflush_r+0xbc>
  403326:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40332a:	4299      	cmp	r1, r3
  40332c:	d002      	beq.n	403334 <__sflush_r+0x84>
  40332e:	4640      	mov	r0, r8
  403330:	f000 f9c0 	bl	4036b4 <_free_r>
  403334:	2000      	movs	r0, #0
  403336:	6328      	str	r0, [r5, #48]	; 0x30
  403338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40333c:	692e      	ldr	r6, [r5, #16]
  40333e:	b1ae      	cbz	r6, 40336c <__sflush_r+0xbc>
  403340:	682c      	ldr	r4, [r5, #0]
  403342:	602e      	str	r6, [r5, #0]
  403344:	0790      	lsls	r0, r2, #30
  403346:	bf0c      	ite	eq
  403348:	696b      	ldreq	r3, [r5, #20]
  40334a:	2300      	movne	r3, #0
  40334c:	1ba4      	subs	r4, r4, r6
  40334e:	60ab      	str	r3, [r5, #8]
  403350:	e00a      	b.n	403368 <__sflush_r+0xb8>
  403352:	4623      	mov	r3, r4
  403354:	4632      	mov	r2, r6
  403356:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403358:	69e9      	ldr	r1, [r5, #28]
  40335a:	4640      	mov	r0, r8
  40335c:	47b8      	blx	r7
  40335e:	2800      	cmp	r0, #0
  403360:	eba4 0400 	sub.w	r4, r4, r0
  403364:	4406      	add	r6, r0
  403366:	dd04      	ble.n	403372 <__sflush_r+0xc2>
  403368:	2c00      	cmp	r4, #0
  40336a:	dcf2      	bgt.n	403352 <__sflush_r+0xa2>
  40336c:	2000      	movs	r0, #0
  40336e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403372:	89ab      	ldrh	r3, [r5, #12]
  403374:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403378:	81ab      	strh	r3, [r5, #12]
  40337a:	f04f 30ff 	mov.w	r0, #4294967295
  40337e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403382:	f8d8 2000 	ldr.w	r2, [r8]
  403386:	2a1d      	cmp	r2, #29
  403388:	d8f3      	bhi.n	403372 <__sflush_r+0xc2>
  40338a:	4b1a      	ldr	r3, [pc, #104]	; (4033f4 <__sflush_r+0x144>)
  40338c:	40d3      	lsrs	r3, r2
  40338e:	f003 0301 	and.w	r3, r3, #1
  403392:	f083 0401 	eor.w	r4, r3, #1
  403396:	2b00      	cmp	r3, #0
  403398:	d0eb      	beq.n	403372 <__sflush_r+0xc2>
  40339a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40339e:	6929      	ldr	r1, [r5, #16]
  4033a0:	6029      	str	r1, [r5, #0]
  4033a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4033a6:	04d9      	lsls	r1, r3, #19
  4033a8:	606c      	str	r4, [r5, #4]
  4033aa:	81ab      	strh	r3, [r5, #12]
  4033ac:	d5b7      	bpl.n	40331e <__sflush_r+0x6e>
  4033ae:	2a00      	cmp	r2, #0
  4033b0:	d1b5      	bne.n	40331e <__sflush_r+0x6e>
  4033b2:	6528      	str	r0, [r5, #80]	; 0x50
  4033b4:	e7b3      	b.n	40331e <__sflush_r+0x6e>
  4033b6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4033b8:	2a00      	cmp	r2, #0
  4033ba:	dc88      	bgt.n	4032ce <__sflush_r+0x1e>
  4033bc:	e7d6      	b.n	40336c <__sflush_r+0xbc>
  4033be:	2301      	movs	r3, #1
  4033c0:	69e9      	ldr	r1, [r5, #28]
  4033c2:	4640      	mov	r0, r8
  4033c4:	47a0      	blx	r4
  4033c6:	1c43      	adds	r3, r0, #1
  4033c8:	4602      	mov	r2, r0
  4033ca:	d002      	beq.n	4033d2 <__sflush_r+0x122>
  4033cc:	89ab      	ldrh	r3, [r5, #12]
  4033ce:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4033d0:	e78c      	b.n	4032ec <__sflush_r+0x3c>
  4033d2:	f8d8 3000 	ldr.w	r3, [r8]
  4033d6:	2b00      	cmp	r3, #0
  4033d8:	d0f8      	beq.n	4033cc <__sflush_r+0x11c>
  4033da:	2b1d      	cmp	r3, #29
  4033dc:	d001      	beq.n	4033e2 <__sflush_r+0x132>
  4033de:	2b16      	cmp	r3, #22
  4033e0:	d102      	bne.n	4033e8 <__sflush_r+0x138>
  4033e2:	f8c8 6000 	str.w	r6, [r8]
  4033e6:	e7c1      	b.n	40336c <__sflush_r+0xbc>
  4033e8:	89ab      	ldrh	r3, [r5, #12]
  4033ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4033ee:	81ab      	strh	r3, [r5, #12]
  4033f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4033f4:	20400001 	.word	0x20400001

004033f8 <_fflush_r>:
  4033f8:	b510      	push	{r4, lr}
  4033fa:	4604      	mov	r4, r0
  4033fc:	b082      	sub	sp, #8
  4033fe:	b108      	cbz	r0, 403404 <_fflush_r+0xc>
  403400:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403402:	b153      	cbz	r3, 40341a <_fflush_r+0x22>
  403404:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  403408:	b908      	cbnz	r0, 40340e <_fflush_r+0x16>
  40340a:	b002      	add	sp, #8
  40340c:	bd10      	pop	{r4, pc}
  40340e:	4620      	mov	r0, r4
  403410:	b002      	add	sp, #8
  403412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403416:	f7ff bf4b 	b.w	4032b0 <__sflush_r>
  40341a:	9101      	str	r1, [sp, #4]
  40341c:	f000 f880 	bl	403520 <__sinit>
  403420:	9901      	ldr	r1, [sp, #4]
  403422:	e7ef      	b.n	403404 <_fflush_r+0xc>

00403424 <_cleanup_r>:
  403424:	4901      	ldr	r1, [pc, #4]	; (40342c <_cleanup_r+0x8>)
  403426:	f000 bbaf 	b.w	403b88 <_fwalk_reent>
  40342a:	bf00      	nop
  40342c:	00404b6d 	.word	0x00404b6d

00403430 <__sinit.part.1>:
  403430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403434:	4b35      	ldr	r3, [pc, #212]	; (40350c <__sinit.part.1+0xdc>)
  403436:	6845      	ldr	r5, [r0, #4]
  403438:	63c3      	str	r3, [r0, #60]	; 0x3c
  40343a:	2400      	movs	r4, #0
  40343c:	4607      	mov	r7, r0
  40343e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  403442:	2304      	movs	r3, #4
  403444:	2103      	movs	r1, #3
  403446:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40344a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40344e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  403452:	b083      	sub	sp, #12
  403454:	602c      	str	r4, [r5, #0]
  403456:	606c      	str	r4, [r5, #4]
  403458:	60ac      	str	r4, [r5, #8]
  40345a:	666c      	str	r4, [r5, #100]	; 0x64
  40345c:	81ec      	strh	r4, [r5, #14]
  40345e:	612c      	str	r4, [r5, #16]
  403460:	616c      	str	r4, [r5, #20]
  403462:	61ac      	str	r4, [r5, #24]
  403464:	81ab      	strh	r3, [r5, #12]
  403466:	4621      	mov	r1, r4
  403468:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40346c:	2208      	movs	r2, #8
  40346e:	f7fe fdfd 	bl	40206c <memset>
  403472:	68be      	ldr	r6, [r7, #8]
  403474:	f8df b098 	ldr.w	fp, [pc, #152]	; 403510 <__sinit.part.1+0xe0>
  403478:	f8df a098 	ldr.w	sl, [pc, #152]	; 403514 <__sinit.part.1+0xe4>
  40347c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403518 <__sinit.part.1+0xe8>
  403480:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40351c <__sinit.part.1+0xec>
  403484:	f8c5 b020 	str.w	fp, [r5, #32]
  403488:	2301      	movs	r3, #1
  40348a:	2209      	movs	r2, #9
  40348c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403490:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403494:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403498:	61ed      	str	r5, [r5, #28]
  40349a:	4621      	mov	r1, r4
  40349c:	81f3      	strh	r3, [r6, #14]
  40349e:	81b2      	strh	r2, [r6, #12]
  4034a0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4034a4:	6034      	str	r4, [r6, #0]
  4034a6:	6074      	str	r4, [r6, #4]
  4034a8:	60b4      	str	r4, [r6, #8]
  4034aa:	6674      	str	r4, [r6, #100]	; 0x64
  4034ac:	6134      	str	r4, [r6, #16]
  4034ae:	6174      	str	r4, [r6, #20]
  4034b0:	61b4      	str	r4, [r6, #24]
  4034b2:	2208      	movs	r2, #8
  4034b4:	9301      	str	r3, [sp, #4]
  4034b6:	f7fe fdd9 	bl	40206c <memset>
  4034ba:	68fd      	ldr	r5, [r7, #12]
  4034bc:	61f6      	str	r6, [r6, #28]
  4034be:	2012      	movs	r0, #18
  4034c0:	2202      	movs	r2, #2
  4034c2:	f8c6 b020 	str.w	fp, [r6, #32]
  4034c6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4034ca:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4034ce:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4034d2:	4621      	mov	r1, r4
  4034d4:	81a8      	strh	r0, [r5, #12]
  4034d6:	81ea      	strh	r2, [r5, #14]
  4034d8:	602c      	str	r4, [r5, #0]
  4034da:	606c      	str	r4, [r5, #4]
  4034dc:	60ac      	str	r4, [r5, #8]
  4034de:	666c      	str	r4, [r5, #100]	; 0x64
  4034e0:	612c      	str	r4, [r5, #16]
  4034e2:	616c      	str	r4, [r5, #20]
  4034e4:	61ac      	str	r4, [r5, #24]
  4034e6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4034ea:	2208      	movs	r2, #8
  4034ec:	f7fe fdbe 	bl	40206c <memset>
  4034f0:	9b01      	ldr	r3, [sp, #4]
  4034f2:	61ed      	str	r5, [r5, #28]
  4034f4:	f8c5 b020 	str.w	fp, [r5, #32]
  4034f8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4034fc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403500:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403504:	63bb      	str	r3, [r7, #56]	; 0x38
  403506:	b003      	add	sp, #12
  403508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40350c:	00403425 	.word	0x00403425
  403510:	004047d5 	.word	0x004047d5
  403514:	004047f9 	.word	0x004047f9
  403518:	00404835 	.word	0x00404835
  40351c:	00404855 	.word	0x00404855

00403520 <__sinit>:
  403520:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403522:	b103      	cbz	r3, 403526 <__sinit+0x6>
  403524:	4770      	bx	lr
  403526:	f7ff bf83 	b.w	403430 <__sinit.part.1>
  40352a:	bf00      	nop

0040352c <__sfp_lock_acquire>:
  40352c:	4770      	bx	lr
  40352e:	bf00      	nop

00403530 <__sfp_lock_release>:
  403530:	4770      	bx	lr
  403532:	bf00      	nop

00403534 <__libc_fini_array>:
  403534:	b538      	push	{r3, r4, r5, lr}
  403536:	4d07      	ldr	r5, [pc, #28]	; (403554 <__libc_fini_array+0x20>)
  403538:	4c07      	ldr	r4, [pc, #28]	; (403558 <__libc_fini_array+0x24>)
  40353a:	1b2c      	subs	r4, r5, r4
  40353c:	10a4      	asrs	r4, r4, #2
  40353e:	d005      	beq.n	40354c <__libc_fini_array+0x18>
  403540:	3c01      	subs	r4, #1
  403542:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403546:	4798      	blx	r3
  403548:	2c00      	cmp	r4, #0
  40354a:	d1f9      	bne.n	403540 <__libc_fini_array+0xc>
  40354c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403550:	f002 b974 	b.w	40583c <_fini>
  403554:	0040584c 	.word	0x0040584c
  403558:	00405848 	.word	0x00405848

0040355c <__fputwc>:
  40355c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403560:	b082      	sub	sp, #8
  403562:	4680      	mov	r8, r0
  403564:	4689      	mov	r9, r1
  403566:	4614      	mov	r4, r2
  403568:	f000 fb3c 	bl	403be4 <__locale_mb_cur_max>
  40356c:	2801      	cmp	r0, #1
  40356e:	d033      	beq.n	4035d8 <__fputwc+0x7c>
  403570:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  403574:	464a      	mov	r2, r9
  403576:	a901      	add	r1, sp, #4
  403578:	4640      	mov	r0, r8
  40357a:	f001 fa45 	bl	404a08 <_wcrtomb_r>
  40357e:	f1b0 3fff 	cmp.w	r0, #4294967295
  403582:	4682      	mov	sl, r0
  403584:	d021      	beq.n	4035ca <__fputwc+0x6e>
  403586:	b388      	cbz	r0, 4035ec <__fputwc+0x90>
  403588:	f89d 6004 	ldrb.w	r6, [sp, #4]
  40358c:	2500      	movs	r5, #0
  40358e:	e008      	b.n	4035a2 <__fputwc+0x46>
  403590:	6823      	ldr	r3, [r4, #0]
  403592:	1c5a      	adds	r2, r3, #1
  403594:	6022      	str	r2, [r4, #0]
  403596:	701e      	strb	r6, [r3, #0]
  403598:	3501      	adds	r5, #1
  40359a:	4555      	cmp	r5, sl
  40359c:	d226      	bcs.n	4035ec <__fputwc+0x90>
  40359e:	ab01      	add	r3, sp, #4
  4035a0:	5d5e      	ldrb	r6, [r3, r5]
  4035a2:	68a3      	ldr	r3, [r4, #8]
  4035a4:	3b01      	subs	r3, #1
  4035a6:	2b00      	cmp	r3, #0
  4035a8:	60a3      	str	r3, [r4, #8]
  4035aa:	daf1      	bge.n	403590 <__fputwc+0x34>
  4035ac:	69a7      	ldr	r7, [r4, #24]
  4035ae:	42bb      	cmp	r3, r7
  4035b0:	4631      	mov	r1, r6
  4035b2:	4622      	mov	r2, r4
  4035b4:	4640      	mov	r0, r8
  4035b6:	db01      	blt.n	4035bc <__fputwc+0x60>
  4035b8:	2e0a      	cmp	r6, #10
  4035ba:	d1e9      	bne.n	403590 <__fputwc+0x34>
  4035bc:	f001 f9ce 	bl	40495c <__swbuf_r>
  4035c0:	1c43      	adds	r3, r0, #1
  4035c2:	d1e9      	bne.n	403598 <__fputwc+0x3c>
  4035c4:	b002      	add	sp, #8
  4035c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4035ca:	89a3      	ldrh	r3, [r4, #12]
  4035cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4035d0:	81a3      	strh	r3, [r4, #12]
  4035d2:	b002      	add	sp, #8
  4035d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4035d8:	f109 33ff 	add.w	r3, r9, #4294967295
  4035dc:	2bfe      	cmp	r3, #254	; 0xfe
  4035de:	d8c7      	bhi.n	403570 <__fputwc+0x14>
  4035e0:	fa5f f689 	uxtb.w	r6, r9
  4035e4:	4682      	mov	sl, r0
  4035e6:	f88d 6004 	strb.w	r6, [sp, #4]
  4035ea:	e7cf      	b.n	40358c <__fputwc+0x30>
  4035ec:	4648      	mov	r0, r9
  4035ee:	b002      	add	sp, #8
  4035f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004035f4 <_fputwc_r>:
  4035f4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4035f8:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4035fc:	d10a      	bne.n	403614 <_fputwc_r+0x20>
  4035fe:	b410      	push	{r4}
  403600:	6e54      	ldr	r4, [r2, #100]	; 0x64
  403602:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403606:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40360a:	6654      	str	r4, [r2, #100]	; 0x64
  40360c:	8193      	strh	r3, [r2, #12]
  40360e:	bc10      	pop	{r4}
  403610:	f7ff bfa4 	b.w	40355c <__fputwc>
  403614:	f7ff bfa2 	b.w	40355c <__fputwc>

00403618 <_malloc_trim_r>:
  403618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40361a:	4f23      	ldr	r7, [pc, #140]	; (4036a8 <_malloc_trim_r+0x90>)
  40361c:	460c      	mov	r4, r1
  40361e:	4606      	mov	r6, r0
  403620:	f000 fed2 	bl	4043c8 <__malloc_lock>
  403624:	68bb      	ldr	r3, [r7, #8]
  403626:	685d      	ldr	r5, [r3, #4]
  403628:	f025 0503 	bic.w	r5, r5, #3
  40362c:	1b29      	subs	r1, r5, r4
  40362e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  403632:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403636:	f021 010f 	bic.w	r1, r1, #15
  40363a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40363e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403642:	db07      	blt.n	403654 <_malloc_trim_r+0x3c>
  403644:	2100      	movs	r1, #0
  403646:	4630      	mov	r0, r6
  403648:	f001 f8b2 	bl	4047b0 <_sbrk_r>
  40364c:	68bb      	ldr	r3, [r7, #8]
  40364e:	442b      	add	r3, r5
  403650:	4298      	cmp	r0, r3
  403652:	d004      	beq.n	40365e <_malloc_trim_r+0x46>
  403654:	4630      	mov	r0, r6
  403656:	f000 feb9 	bl	4043cc <__malloc_unlock>
  40365a:	2000      	movs	r0, #0
  40365c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40365e:	4261      	negs	r1, r4
  403660:	4630      	mov	r0, r6
  403662:	f001 f8a5 	bl	4047b0 <_sbrk_r>
  403666:	3001      	adds	r0, #1
  403668:	d00d      	beq.n	403686 <_malloc_trim_r+0x6e>
  40366a:	4b10      	ldr	r3, [pc, #64]	; (4036ac <_malloc_trim_r+0x94>)
  40366c:	68ba      	ldr	r2, [r7, #8]
  40366e:	6819      	ldr	r1, [r3, #0]
  403670:	1b2d      	subs	r5, r5, r4
  403672:	f045 0501 	orr.w	r5, r5, #1
  403676:	4630      	mov	r0, r6
  403678:	1b09      	subs	r1, r1, r4
  40367a:	6055      	str	r5, [r2, #4]
  40367c:	6019      	str	r1, [r3, #0]
  40367e:	f000 fea5 	bl	4043cc <__malloc_unlock>
  403682:	2001      	movs	r0, #1
  403684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403686:	2100      	movs	r1, #0
  403688:	4630      	mov	r0, r6
  40368a:	f001 f891 	bl	4047b0 <_sbrk_r>
  40368e:	68ba      	ldr	r2, [r7, #8]
  403690:	1a83      	subs	r3, r0, r2
  403692:	2b0f      	cmp	r3, #15
  403694:	ddde      	ble.n	403654 <_malloc_trim_r+0x3c>
  403696:	4c06      	ldr	r4, [pc, #24]	; (4036b0 <_malloc_trim_r+0x98>)
  403698:	4904      	ldr	r1, [pc, #16]	; (4036ac <_malloc_trim_r+0x94>)
  40369a:	6824      	ldr	r4, [r4, #0]
  40369c:	f043 0301 	orr.w	r3, r3, #1
  4036a0:	1b00      	subs	r0, r0, r4
  4036a2:	6053      	str	r3, [r2, #4]
  4036a4:	6008      	str	r0, [r1, #0]
  4036a6:	e7d5      	b.n	403654 <_malloc_trim_r+0x3c>
  4036a8:	20400458 	.word	0x20400458
  4036ac:	20400cd4 	.word	0x20400cd4
  4036b0:	20400864 	.word	0x20400864

004036b4 <_free_r>:
  4036b4:	2900      	cmp	r1, #0
  4036b6:	d045      	beq.n	403744 <_free_r+0x90>
  4036b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4036bc:	460d      	mov	r5, r1
  4036be:	4680      	mov	r8, r0
  4036c0:	f000 fe82 	bl	4043c8 <__malloc_lock>
  4036c4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4036c8:	496a      	ldr	r1, [pc, #424]	; (403874 <_free_r+0x1c0>)
  4036ca:	f027 0301 	bic.w	r3, r7, #1
  4036ce:	f1a5 0408 	sub.w	r4, r5, #8
  4036d2:	18e2      	adds	r2, r4, r3
  4036d4:	688e      	ldr	r6, [r1, #8]
  4036d6:	6850      	ldr	r0, [r2, #4]
  4036d8:	42b2      	cmp	r2, r6
  4036da:	f020 0003 	bic.w	r0, r0, #3
  4036de:	d062      	beq.n	4037a6 <_free_r+0xf2>
  4036e0:	07fe      	lsls	r6, r7, #31
  4036e2:	6050      	str	r0, [r2, #4]
  4036e4:	d40b      	bmi.n	4036fe <_free_r+0x4a>
  4036e6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4036ea:	1be4      	subs	r4, r4, r7
  4036ec:	f101 0e08 	add.w	lr, r1, #8
  4036f0:	68a5      	ldr	r5, [r4, #8]
  4036f2:	4575      	cmp	r5, lr
  4036f4:	443b      	add	r3, r7
  4036f6:	d06f      	beq.n	4037d8 <_free_r+0x124>
  4036f8:	68e7      	ldr	r7, [r4, #12]
  4036fa:	60ef      	str	r7, [r5, #12]
  4036fc:	60bd      	str	r5, [r7, #8]
  4036fe:	1815      	adds	r5, r2, r0
  403700:	686d      	ldr	r5, [r5, #4]
  403702:	07ed      	lsls	r5, r5, #31
  403704:	d542      	bpl.n	40378c <_free_r+0xd8>
  403706:	f043 0201 	orr.w	r2, r3, #1
  40370a:	6062      	str	r2, [r4, #4]
  40370c:	50e3      	str	r3, [r4, r3]
  40370e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403712:	d218      	bcs.n	403746 <_free_r+0x92>
  403714:	08db      	lsrs	r3, r3, #3
  403716:	1c5a      	adds	r2, r3, #1
  403718:	684d      	ldr	r5, [r1, #4]
  40371a:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40371e:	60a7      	str	r7, [r4, #8]
  403720:	2001      	movs	r0, #1
  403722:	109b      	asrs	r3, r3, #2
  403724:	fa00 f303 	lsl.w	r3, r0, r3
  403728:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  40372c:	431d      	orrs	r5, r3
  40372e:	3808      	subs	r0, #8
  403730:	60e0      	str	r0, [r4, #12]
  403732:	604d      	str	r5, [r1, #4]
  403734:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  403738:	60fc      	str	r4, [r7, #12]
  40373a:	4640      	mov	r0, r8
  40373c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403740:	f000 be44 	b.w	4043cc <__malloc_unlock>
  403744:	4770      	bx	lr
  403746:	0a5a      	lsrs	r2, r3, #9
  403748:	2a04      	cmp	r2, #4
  40374a:	d853      	bhi.n	4037f4 <_free_r+0x140>
  40374c:	099a      	lsrs	r2, r3, #6
  40374e:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403752:	007f      	lsls	r7, r7, #1
  403754:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403758:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  40375c:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  403760:	4944      	ldr	r1, [pc, #272]	; (403874 <_free_r+0x1c0>)
  403762:	3808      	subs	r0, #8
  403764:	4290      	cmp	r0, r2
  403766:	d04d      	beq.n	403804 <_free_r+0x150>
  403768:	6851      	ldr	r1, [r2, #4]
  40376a:	f021 0103 	bic.w	r1, r1, #3
  40376e:	428b      	cmp	r3, r1
  403770:	d202      	bcs.n	403778 <_free_r+0xc4>
  403772:	6892      	ldr	r2, [r2, #8]
  403774:	4290      	cmp	r0, r2
  403776:	d1f7      	bne.n	403768 <_free_r+0xb4>
  403778:	68d0      	ldr	r0, [r2, #12]
  40377a:	60e0      	str	r0, [r4, #12]
  40377c:	60a2      	str	r2, [r4, #8]
  40377e:	6084      	str	r4, [r0, #8]
  403780:	60d4      	str	r4, [r2, #12]
  403782:	4640      	mov	r0, r8
  403784:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403788:	f000 be20 	b.w	4043cc <__malloc_unlock>
  40378c:	6895      	ldr	r5, [r2, #8]
  40378e:	4f3a      	ldr	r7, [pc, #232]	; (403878 <_free_r+0x1c4>)
  403790:	42bd      	cmp	r5, r7
  403792:	4403      	add	r3, r0
  403794:	d03f      	beq.n	403816 <_free_r+0x162>
  403796:	68d0      	ldr	r0, [r2, #12]
  403798:	60e8      	str	r0, [r5, #12]
  40379a:	f043 0201 	orr.w	r2, r3, #1
  40379e:	6085      	str	r5, [r0, #8]
  4037a0:	6062      	str	r2, [r4, #4]
  4037a2:	50e3      	str	r3, [r4, r3]
  4037a4:	e7b3      	b.n	40370e <_free_r+0x5a>
  4037a6:	07ff      	lsls	r7, r7, #31
  4037a8:	4403      	add	r3, r0
  4037aa:	d407      	bmi.n	4037bc <_free_r+0x108>
  4037ac:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4037b0:	1aa4      	subs	r4, r4, r2
  4037b2:	4413      	add	r3, r2
  4037b4:	68a0      	ldr	r0, [r4, #8]
  4037b6:	68e2      	ldr	r2, [r4, #12]
  4037b8:	60c2      	str	r2, [r0, #12]
  4037ba:	6090      	str	r0, [r2, #8]
  4037bc:	4a2f      	ldr	r2, [pc, #188]	; (40387c <_free_r+0x1c8>)
  4037be:	6812      	ldr	r2, [r2, #0]
  4037c0:	f043 0001 	orr.w	r0, r3, #1
  4037c4:	4293      	cmp	r3, r2
  4037c6:	6060      	str	r0, [r4, #4]
  4037c8:	608c      	str	r4, [r1, #8]
  4037ca:	d3b6      	bcc.n	40373a <_free_r+0x86>
  4037cc:	4b2c      	ldr	r3, [pc, #176]	; (403880 <_free_r+0x1cc>)
  4037ce:	4640      	mov	r0, r8
  4037d0:	6819      	ldr	r1, [r3, #0]
  4037d2:	f7ff ff21 	bl	403618 <_malloc_trim_r>
  4037d6:	e7b0      	b.n	40373a <_free_r+0x86>
  4037d8:	1811      	adds	r1, r2, r0
  4037da:	6849      	ldr	r1, [r1, #4]
  4037dc:	07c9      	lsls	r1, r1, #31
  4037de:	d444      	bmi.n	40386a <_free_r+0x1b6>
  4037e0:	6891      	ldr	r1, [r2, #8]
  4037e2:	68d2      	ldr	r2, [r2, #12]
  4037e4:	60ca      	str	r2, [r1, #12]
  4037e6:	4403      	add	r3, r0
  4037e8:	f043 0001 	orr.w	r0, r3, #1
  4037ec:	6091      	str	r1, [r2, #8]
  4037ee:	6060      	str	r0, [r4, #4]
  4037f0:	50e3      	str	r3, [r4, r3]
  4037f2:	e7a2      	b.n	40373a <_free_r+0x86>
  4037f4:	2a14      	cmp	r2, #20
  4037f6:	d817      	bhi.n	403828 <_free_r+0x174>
  4037f8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4037fc:	007f      	lsls	r7, r7, #1
  4037fe:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403802:	e7a9      	b.n	403758 <_free_r+0xa4>
  403804:	10aa      	asrs	r2, r5, #2
  403806:	684b      	ldr	r3, [r1, #4]
  403808:	2501      	movs	r5, #1
  40380a:	fa05 f202 	lsl.w	r2, r5, r2
  40380e:	4313      	orrs	r3, r2
  403810:	604b      	str	r3, [r1, #4]
  403812:	4602      	mov	r2, r0
  403814:	e7b1      	b.n	40377a <_free_r+0xc6>
  403816:	f043 0201 	orr.w	r2, r3, #1
  40381a:	614c      	str	r4, [r1, #20]
  40381c:	610c      	str	r4, [r1, #16]
  40381e:	60e5      	str	r5, [r4, #12]
  403820:	60a5      	str	r5, [r4, #8]
  403822:	6062      	str	r2, [r4, #4]
  403824:	50e3      	str	r3, [r4, r3]
  403826:	e788      	b.n	40373a <_free_r+0x86>
  403828:	2a54      	cmp	r2, #84	; 0x54
  40382a:	d806      	bhi.n	40383a <_free_r+0x186>
  40382c:	0b1a      	lsrs	r2, r3, #12
  40382e:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403832:	007f      	lsls	r7, r7, #1
  403834:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403838:	e78e      	b.n	403758 <_free_r+0xa4>
  40383a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40383e:	d806      	bhi.n	40384e <_free_r+0x19a>
  403840:	0bda      	lsrs	r2, r3, #15
  403842:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403846:	007f      	lsls	r7, r7, #1
  403848:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40384c:	e784      	b.n	403758 <_free_r+0xa4>
  40384e:	f240 5054 	movw	r0, #1364	; 0x554
  403852:	4282      	cmp	r2, r0
  403854:	d806      	bhi.n	403864 <_free_r+0x1b0>
  403856:	0c9a      	lsrs	r2, r3, #18
  403858:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40385c:	007f      	lsls	r7, r7, #1
  40385e:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403862:	e779      	b.n	403758 <_free_r+0xa4>
  403864:	27fe      	movs	r7, #254	; 0xfe
  403866:	257e      	movs	r5, #126	; 0x7e
  403868:	e776      	b.n	403758 <_free_r+0xa4>
  40386a:	f043 0201 	orr.w	r2, r3, #1
  40386e:	6062      	str	r2, [r4, #4]
  403870:	50e3      	str	r3, [r4, r3]
  403872:	e762      	b.n	40373a <_free_r+0x86>
  403874:	20400458 	.word	0x20400458
  403878:	20400460 	.word	0x20400460
  40387c:	20400860 	.word	0x20400860
  403880:	20400cd0 	.word	0x20400cd0

00403884 <__sfvwrite_r>:
  403884:	6893      	ldr	r3, [r2, #8]
  403886:	2b00      	cmp	r3, #0
  403888:	d076      	beq.n	403978 <__sfvwrite_r+0xf4>
  40388a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40388e:	898b      	ldrh	r3, [r1, #12]
  403890:	b085      	sub	sp, #20
  403892:	460c      	mov	r4, r1
  403894:	0719      	lsls	r1, r3, #28
  403896:	9001      	str	r0, [sp, #4]
  403898:	4616      	mov	r6, r2
  40389a:	d529      	bpl.n	4038f0 <__sfvwrite_r+0x6c>
  40389c:	6922      	ldr	r2, [r4, #16]
  40389e:	b33a      	cbz	r2, 4038f0 <__sfvwrite_r+0x6c>
  4038a0:	f003 0802 	and.w	r8, r3, #2
  4038a4:	fa1f f088 	uxth.w	r0, r8
  4038a8:	6835      	ldr	r5, [r6, #0]
  4038aa:	2800      	cmp	r0, #0
  4038ac:	d02f      	beq.n	40390e <__sfvwrite_r+0x8a>
  4038ae:	f04f 0900 	mov.w	r9, #0
  4038b2:	4fb4      	ldr	r7, [pc, #720]	; (403b84 <__sfvwrite_r+0x300>)
  4038b4:	46c8      	mov	r8, r9
  4038b6:	46b2      	mov	sl, r6
  4038b8:	45b8      	cmp	r8, r7
  4038ba:	4643      	mov	r3, r8
  4038bc:	464a      	mov	r2, r9
  4038be:	bf28      	it	cs
  4038c0:	463b      	movcs	r3, r7
  4038c2:	9801      	ldr	r0, [sp, #4]
  4038c4:	f1b8 0f00 	cmp.w	r8, #0
  4038c8:	d050      	beq.n	40396c <__sfvwrite_r+0xe8>
  4038ca:	69e1      	ldr	r1, [r4, #28]
  4038cc:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4038ce:	47b0      	blx	r6
  4038d0:	2800      	cmp	r0, #0
  4038d2:	dd71      	ble.n	4039b8 <__sfvwrite_r+0x134>
  4038d4:	f8da 3008 	ldr.w	r3, [sl, #8]
  4038d8:	1a1b      	subs	r3, r3, r0
  4038da:	4481      	add	r9, r0
  4038dc:	ebc0 0808 	rsb	r8, r0, r8
  4038e0:	f8ca 3008 	str.w	r3, [sl, #8]
  4038e4:	2b00      	cmp	r3, #0
  4038e6:	d1e7      	bne.n	4038b8 <__sfvwrite_r+0x34>
  4038e8:	2000      	movs	r0, #0
  4038ea:	b005      	add	sp, #20
  4038ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038f0:	4621      	mov	r1, r4
  4038f2:	9801      	ldr	r0, [sp, #4]
  4038f4:	f7ff fc68 	bl	4031c8 <__swsetup_r>
  4038f8:	2800      	cmp	r0, #0
  4038fa:	f040 813a 	bne.w	403b72 <__sfvwrite_r+0x2ee>
  4038fe:	89a3      	ldrh	r3, [r4, #12]
  403900:	6835      	ldr	r5, [r6, #0]
  403902:	f003 0802 	and.w	r8, r3, #2
  403906:	fa1f f088 	uxth.w	r0, r8
  40390a:	2800      	cmp	r0, #0
  40390c:	d1cf      	bne.n	4038ae <__sfvwrite_r+0x2a>
  40390e:	f013 0901 	ands.w	r9, r3, #1
  403912:	d15b      	bne.n	4039cc <__sfvwrite_r+0x148>
  403914:	464f      	mov	r7, r9
  403916:	9602      	str	r6, [sp, #8]
  403918:	b31f      	cbz	r7, 403962 <__sfvwrite_r+0xde>
  40391a:	059a      	lsls	r2, r3, #22
  40391c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403920:	d52c      	bpl.n	40397c <__sfvwrite_r+0xf8>
  403922:	4547      	cmp	r7, r8
  403924:	46c2      	mov	sl, r8
  403926:	f0c0 80a4 	bcc.w	403a72 <__sfvwrite_r+0x1ee>
  40392a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40392e:	f040 80b1 	bne.w	403a94 <__sfvwrite_r+0x210>
  403932:	6820      	ldr	r0, [r4, #0]
  403934:	4652      	mov	r2, sl
  403936:	4649      	mov	r1, r9
  403938:	f000 fce2 	bl	404300 <memmove>
  40393c:	68a0      	ldr	r0, [r4, #8]
  40393e:	6823      	ldr	r3, [r4, #0]
  403940:	ebc8 0000 	rsb	r0, r8, r0
  403944:	4453      	add	r3, sl
  403946:	60a0      	str	r0, [r4, #8]
  403948:	6023      	str	r3, [r4, #0]
  40394a:	4638      	mov	r0, r7
  40394c:	9a02      	ldr	r2, [sp, #8]
  40394e:	6893      	ldr	r3, [r2, #8]
  403950:	1a1b      	subs	r3, r3, r0
  403952:	4481      	add	r9, r0
  403954:	1a3f      	subs	r7, r7, r0
  403956:	6093      	str	r3, [r2, #8]
  403958:	2b00      	cmp	r3, #0
  40395a:	d0c5      	beq.n	4038e8 <__sfvwrite_r+0x64>
  40395c:	89a3      	ldrh	r3, [r4, #12]
  40395e:	2f00      	cmp	r7, #0
  403960:	d1db      	bne.n	40391a <__sfvwrite_r+0x96>
  403962:	f8d5 9000 	ldr.w	r9, [r5]
  403966:	686f      	ldr	r7, [r5, #4]
  403968:	3508      	adds	r5, #8
  40396a:	e7d5      	b.n	403918 <__sfvwrite_r+0x94>
  40396c:	f8d5 9000 	ldr.w	r9, [r5]
  403970:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403974:	3508      	adds	r5, #8
  403976:	e79f      	b.n	4038b8 <__sfvwrite_r+0x34>
  403978:	2000      	movs	r0, #0
  40397a:	4770      	bx	lr
  40397c:	6820      	ldr	r0, [r4, #0]
  40397e:	6923      	ldr	r3, [r4, #16]
  403980:	4298      	cmp	r0, r3
  403982:	d803      	bhi.n	40398c <__sfvwrite_r+0x108>
  403984:	6961      	ldr	r1, [r4, #20]
  403986:	428f      	cmp	r7, r1
  403988:	f080 80b7 	bcs.w	403afa <__sfvwrite_r+0x276>
  40398c:	45b8      	cmp	r8, r7
  40398e:	bf28      	it	cs
  403990:	46b8      	movcs	r8, r7
  403992:	4642      	mov	r2, r8
  403994:	4649      	mov	r1, r9
  403996:	f000 fcb3 	bl	404300 <memmove>
  40399a:	68a3      	ldr	r3, [r4, #8]
  40399c:	6822      	ldr	r2, [r4, #0]
  40399e:	ebc8 0303 	rsb	r3, r8, r3
  4039a2:	4442      	add	r2, r8
  4039a4:	60a3      	str	r3, [r4, #8]
  4039a6:	6022      	str	r2, [r4, #0]
  4039a8:	2b00      	cmp	r3, #0
  4039aa:	d149      	bne.n	403a40 <__sfvwrite_r+0x1bc>
  4039ac:	4621      	mov	r1, r4
  4039ae:	9801      	ldr	r0, [sp, #4]
  4039b0:	f7ff fd22 	bl	4033f8 <_fflush_r>
  4039b4:	2800      	cmp	r0, #0
  4039b6:	d043      	beq.n	403a40 <__sfvwrite_r+0x1bc>
  4039b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4039bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4039c0:	f04f 30ff 	mov.w	r0, #4294967295
  4039c4:	81a3      	strh	r3, [r4, #12]
  4039c6:	b005      	add	sp, #20
  4039c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039cc:	4680      	mov	r8, r0
  4039ce:	9002      	str	r0, [sp, #8]
  4039d0:	4682      	mov	sl, r0
  4039d2:	4681      	mov	r9, r0
  4039d4:	f1b9 0f00 	cmp.w	r9, #0
  4039d8:	d02a      	beq.n	403a30 <__sfvwrite_r+0x1ac>
  4039da:	9b02      	ldr	r3, [sp, #8]
  4039dc:	2b00      	cmp	r3, #0
  4039de:	d04c      	beq.n	403a7a <__sfvwrite_r+0x1f6>
  4039e0:	6820      	ldr	r0, [r4, #0]
  4039e2:	6923      	ldr	r3, [r4, #16]
  4039e4:	6962      	ldr	r2, [r4, #20]
  4039e6:	45c8      	cmp	r8, r9
  4039e8:	46c3      	mov	fp, r8
  4039ea:	bf28      	it	cs
  4039ec:	46cb      	movcs	fp, r9
  4039ee:	4298      	cmp	r0, r3
  4039f0:	465f      	mov	r7, fp
  4039f2:	d904      	bls.n	4039fe <__sfvwrite_r+0x17a>
  4039f4:	68a3      	ldr	r3, [r4, #8]
  4039f6:	4413      	add	r3, r2
  4039f8:	459b      	cmp	fp, r3
  4039fa:	f300 8090 	bgt.w	403b1e <__sfvwrite_r+0x29a>
  4039fe:	4593      	cmp	fp, r2
  403a00:	db20      	blt.n	403a44 <__sfvwrite_r+0x1c0>
  403a02:	4613      	mov	r3, r2
  403a04:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403a06:	69e1      	ldr	r1, [r4, #28]
  403a08:	9801      	ldr	r0, [sp, #4]
  403a0a:	4652      	mov	r2, sl
  403a0c:	47b8      	blx	r7
  403a0e:	1e07      	subs	r7, r0, #0
  403a10:	ddd2      	ble.n	4039b8 <__sfvwrite_r+0x134>
  403a12:	ebb8 0807 	subs.w	r8, r8, r7
  403a16:	d023      	beq.n	403a60 <__sfvwrite_r+0x1dc>
  403a18:	68b3      	ldr	r3, [r6, #8]
  403a1a:	1bdb      	subs	r3, r3, r7
  403a1c:	44ba      	add	sl, r7
  403a1e:	ebc7 0909 	rsb	r9, r7, r9
  403a22:	60b3      	str	r3, [r6, #8]
  403a24:	2b00      	cmp	r3, #0
  403a26:	f43f af5f 	beq.w	4038e8 <__sfvwrite_r+0x64>
  403a2a:	f1b9 0f00 	cmp.w	r9, #0
  403a2e:	d1d4      	bne.n	4039da <__sfvwrite_r+0x156>
  403a30:	2300      	movs	r3, #0
  403a32:	f8d5 a000 	ldr.w	sl, [r5]
  403a36:	f8d5 9004 	ldr.w	r9, [r5, #4]
  403a3a:	9302      	str	r3, [sp, #8]
  403a3c:	3508      	adds	r5, #8
  403a3e:	e7c9      	b.n	4039d4 <__sfvwrite_r+0x150>
  403a40:	4640      	mov	r0, r8
  403a42:	e783      	b.n	40394c <__sfvwrite_r+0xc8>
  403a44:	465a      	mov	r2, fp
  403a46:	4651      	mov	r1, sl
  403a48:	f000 fc5a 	bl	404300 <memmove>
  403a4c:	68a2      	ldr	r2, [r4, #8]
  403a4e:	6823      	ldr	r3, [r4, #0]
  403a50:	ebcb 0202 	rsb	r2, fp, r2
  403a54:	445b      	add	r3, fp
  403a56:	ebb8 0807 	subs.w	r8, r8, r7
  403a5a:	60a2      	str	r2, [r4, #8]
  403a5c:	6023      	str	r3, [r4, #0]
  403a5e:	d1db      	bne.n	403a18 <__sfvwrite_r+0x194>
  403a60:	4621      	mov	r1, r4
  403a62:	9801      	ldr	r0, [sp, #4]
  403a64:	f7ff fcc8 	bl	4033f8 <_fflush_r>
  403a68:	2800      	cmp	r0, #0
  403a6a:	d1a5      	bne.n	4039b8 <__sfvwrite_r+0x134>
  403a6c:	f8cd 8008 	str.w	r8, [sp, #8]
  403a70:	e7d2      	b.n	403a18 <__sfvwrite_r+0x194>
  403a72:	6820      	ldr	r0, [r4, #0]
  403a74:	46b8      	mov	r8, r7
  403a76:	46ba      	mov	sl, r7
  403a78:	e75c      	b.n	403934 <__sfvwrite_r+0xb0>
  403a7a:	464a      	mov	r2, r9
  403a7c:	210a      	movs	r1, #10
  403a7e:	4650      	mov	r0, sl
  403a80:	f000 fbee 	bl	404260 <memchr>
  403a84:	2800      	cmp	r0, #0
  403a86:	d06f      	beq.n	403b68 <__sfvwrite_r+0x2e4>
  403a88:	3001      	adds	r0, #1
  403a8a:	2301      	movs	r3, #1
  403a8c:	ebca 0800 	rsb	r8, sl, r0
  403a90:	9302      	str	r3, [sp, #8]
  403a92:	e7a5      	b.n	4039e0 <__sfvwrite_r+0x15c>
  403a94:	6962      	ldr	r2, [r4, #20]
  403a96:	6820      	ldr	r0, [r4, #0]
  403a98:	6921      	ldr	r1, [r4, #16]
  403a9a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403a9e:	ebc1 0a00 	rsb	sl, r1, r0
  403aa2:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  403aa6:	f10a 0001 	add.w	r0, sl, #1
  403aaa:	ea4f 0868 	mov.w	r8, r8, asr #1
  403aae:	4438      	add	r0, r7
  403ab0:	4540      	cmp	r0, r8
  403ab2:	4642      	mov	r2, r8
  403ab4:	bf84      	itt	hi
  403ab6:	4680      	movhi	r8, r0
  403ab8:	4642      	movhi	r2, r8
  403aba:	055b      	lsls	r3, r3, #21
  403abc:	d542      	bpl.n	403b44 <__sfvwrite_r+0x2c0>
  403abe:	4611      	mov	r1, r2
  403ac0:	9801      	ldr	r0, [sp, #4]
  403ac2:	f000 f911 	bl	403ce8 <_malloc_r>
  403ac6:	4683      	mov	fp, r0
  403ac8:	2800      	cmp	r0, #0
  403aca:	d055      	beq.n	403b78 <__sfvwrite_r+0x2f4>
  403acc:	4652      	mov	r2, sl
  403ace:	6921      	ldr	r1, [r4, #16]
  403ad0:	f7fe fa32 	bl	401f38 <memcpy>
  403ad4:	89a3      	ldrh	r3, [r4, #12]
  403ad6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  403ada:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403ade:	81a3      	strh	r3, [r4, #12]
  403ae0:	ebca 0308 	rsb	r3, sl, r8
  403ae4:	eb0b 000a 	add.w	r0, fp, sl
  403ae8:	f8c4 8014 	str.w	r8, [r4, #20]
  403aec:	f8c4 b010 	str.w	fp, [r4, #16]
  403af0:	6020      	str	r0, [r4, #0]
  403af2:	60a3      	str	r3, [r4, #8]
  403af4:	46b8      	mov	r8, r7
  403af6:	46ba      	mov	sl, r7
  403af8:	e71c      	b.n	403934 <__sfvwrite_r+0xb0>
  403afa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403afe:	42bb      	cmp	r3, r7
  403b00:	bf28      	it	cs
  403b02:	463b      	movcs	r3, r7
  403b04:	464a      	mov	r2, r9
  403b06:	fb93 f3f1 	sdiv	r3, r3, r1
  403b0a:	9801      	ldr	r0, [sp, #4]
  403b0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403b0e:	fb01 f303 	mul.w	r3, r1, r3
  403b12:	69e1      	ldr	r1, [r4, #28]
  403b14:	47b0      	blx	r6
  403b16:	2800      	cmp	r0, #0
  403b18:	f73f af18 	bgt.w	40394c <__sfvwrite_r+0xc8>
  403b1c:	e74c      	b.n	4039b8 <__sfvwrite_r+0x134>
  403b1e:	461a      	mov	r2, r3
  403b20:	4651      	mov	r1, sl
  403b22:	9303      	str	r3, [sp, #12]
  403b24:	f000 fbec 	bl	404300 <memmove>
  403b28:	6822      	ldr	r2, [r4, #0]
  403b2a:	9b03      	ldr	r3, [sp, #12]
  403b2c:	9801      	ldr	r0, [sp, #4]
  403b2e:	441a      	add	r2, r3
  403b30:	6022      	str	r2, [r4, #0]
  403b32:	4621      	mov	r1, r4
  403b34:	f7ff fc60 	bl	4033f8 <_fflush_r>
  403b38:	9b03      	ldr	r3, [sp, #12]
  403b3a:	2800      	cmp	r0, #0
  403b3c:	f47f af3c 	bne.w	4039b8 <__sfvwrite_r+0x134>
  403b40:	461f      	mov	r7, r3
  403b42:	e766      	b.n	403a12 <__sfvwrite_r+0x18e>
  403b44:	9801      	ldr	r0, [sp, #4]
  403b46:	f000 fc43 	bl	4043d0 <_realloc_r>
  403b4a:	4683      	mov	fp, r0
  403b4c:	2800      	cmp	r0, #0
  403b4e:	d1c7      	bne.n	403ae0 <__sfvwrite_r+0x25c>
  403b50:	9d01      	ldr	r5, [sp, #4]
  403b52:	6921      	ldr	r1, [r4, #16]
  403b54:	4628      	mov	r0, r5
  403b56:	f7ff fdad 	bl	4036b4 <_free_r>
  403b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b5e:	220c      	movs	r2, #12
  403b60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403b64:	602a      	str	r2, [r5, #0]
  403b66:	e729      	b.n	4039bc <__sfvwrite_r+0x138>
  403b68:	2301      	movs	r3, #1
  403b6a:	f109 0801 	add.w	r8, r9, #1
  403b6e:	9302      	str	r3, [sp, #8]
  403b70:	e736      	b.n	4039e0 <__sfvwrite_r+0x15c>
  403b72:	f04f 30ff 	mov.w	r0, #4294967295
  403b76:	e6b8      	b.n	4038ea <__sfvwrite_r+0x66>
  403b78:	9a01      	ldr	r2, [sp, #4]
  403b7a:	230c      	movs	r3, #12
  403b7c:	6013      	str	r3, [r2, #0]
  403b7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b82:	e71b      	b.n	4039bc <__sfvwrite_r+0x138>
  403b84:	7ffffc00 	.word	0x7ffffc00

00403b88 <_fwalk_reent>:
  403b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403b8c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403b90:	d01f      	beq.n	403bd2 <_fwalk_reent+0x4a>
  403b92:	4688      	mov	r8, r1
  403b94:	4606      	mov	r6, r0
  403b96:	f04f 0900 	mov.w	r9, #0
  403b9a:	687d      	ldr	r5, [r7, #4]
  403b9c:	68bc      	ldr	r4, [r7, #8]
  403b9e:	3d01      	subs	r5, #1
  403ba0:	d411      	bmi.n	403bc6 <_fwalk_reent+0x3e>
  403ba2:	89a3      	ldrh	r3, [r4, #12]
  403ba4:	2b01      	cmp	r3, #1
  403ba6:	f105 35ff 	add.w	r5, r5, #4294967295
  403baa:	d908      	bls.n	403bbe <_fwalk_reent+0x36>
  403bac:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403bb0:	3301      	adds	r3, #1
  403bb2:	4621      	mov	r1, r4
  403bb4:	4630      	mov	r0, r6
  403bb6:	d002      	beq.n	403bbe <_fwalk_reent+0x36>
  403bb8:	47c0      	blx	r8
  403bba:	ea49 0900 	orr.w	r9, r9, r0
  403bbe:	1c6b      	adds	r3, r5, #1
  403bc0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403bc4:	d1ed      	bne.n	403ba2 <_fwalk_reent+0x1a>
  403bc6:	683f      	ldr	r7, [r7, #0]
  403bc8:	2f00      	cmp	r7, #0
  403bca:	d1e6      	bne.n	403b9a <_fwalk_reent+0x12>
  403bcc:	4648      	mov	r0, r9
  403bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403bd2:	46b9      	mov	r9, r7
  403bd4:	4648      	mov	r0, r9
  403bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403bda:	bf00      	nop

00403bdc <__locale_charset>:
  403bdc:	4800      	ldr	r0, [pc, #0]	; (403be0 <__locale_charset+0x4>)
  403bde:	4770      	bx	lr
  403be0:	20400434 	.word	0x20400434

00403be4 <__locale_mb_cur_max>:
  403be4:	4b01      	ldr	r3, [pc, #4]	; (403bec <__locale_mb_cur_max+0x8>)
  403be6:	6818      	ldr	r0, [r3, #0]
  403be8:	4770      	bx	lr
  403bea:	bf00      	nop
  403bec:	20400454 	.word	0x20400454

00403bf0 <__swhatbuf_r>:
  403bf0:	b570      	push	{r4, r5, r6, lr}
  403bf2:	460d      	mov	r5, r1
  403bf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403bf8:	2900      	cmp	r1, #0
  403bfa:	b090      	sub	sp, #64	; 0x40
  403bfc:	4614      	mov	r4, r2
  403bfe:	461e      	mov	r6, r3
  403c00:	db14      	blt.n	403c2c <__swhatbuf_r+0x3c>
  403c02:	aa01      	add	r2, sp, #4
  403c04:	f000 fff4 	bl	404bf0 <_fstat_r>
  403c08:	2800      	cmp	r0, #0
  403c0a:	db0f      	blt.n	403c2c <__swhatbuf_r+0x3c>
  403c0c:	9a02      	ldr	r2, [sp, #8]
  403c0e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403c12:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  403c16:	fab2 f282 	clz	r2, r2
  403c1a:	0952      	lsrs	r2, r2, #5
  403c1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403c20:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403c24:	6032      	str	r2, [r6, #0]
  403c26:	6023      	str	r3, [r4, #0]
  403c28:	b010      	add	sp, #64	; 0x40
  403c2a:	bd70      	pop	{r4, r5, r6, pc}
  403c2c:	89a8      	ldrh	r0, [r5, #12]
  403c2e:	f000 0080 	and.w	r0, r0, #128	; 0x80
  403c32:	b282      	uxth	r2, r0
  403c34:	2000      	movs	r0, #0
  403c36:	6030      	str	r0, [r6, #0]
  403c38:	b11a      	cbz	r2, 403c42 <__swhatbuf_r+0x52>
  403c3a:	2340      	movs	r3, #64	; 0x40
  403c3c:	6023      	str	r3, [r4, #0]
  403c3e:	b010      	add	sp, #64	; 0x40
  403c40:	bd70      	pop	{r4, r5, r6, pc}
  403c42:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403c46:	4610      	mov	r0, r2
  403c48:	6023      	str	r3, [r4, #0]
  403c4a:	b010      	add	sp, #64	; 0x40
  403c4c:	bd70      	pop	{r4, r5, r6, pc}
  403c4e:	bf00      	nop

00403c50 <__smakebuf_r>:
  403c50:	898a      	ldrh	r2, [r1, #12]
  403c52:	0792      	lsls	r2, r2, #30
  403c54:	460b      	mov	r3, r1
  403c56:	d506      	bpl.n	403c66 <__smakebuf_r+0x16>
  403c58:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403c5c:	2101      	movs	r1, #1
  403c5e:	601a      	str	r2, [r3, #0]
  403c60:	611a      	str	r2, [r3, #16]
  403c62:	6159      	str	r1, [r3, #20]
  403c64:	4770      	bx	lr
  403c66:	b5f0      	push	{r4, r5, r6, r7, lr}
  403c68:	b083      	sub	sp, #12
  403c6a:	ab01      	add	r3, sp, #4
  403c6c:	466a      	mov	r2, sp
  403c6e:	460c      	mov	r4, r1
  403c70:	4605      	mov	r5, r0
  403c72:	f7ff ffbd 	bl	403bf0 <__swhatbuf_r>
  403c76:	9900      	ldr	r1, [sp, #0]
  403c78:	4606      	mov	r6, r0
  403c7a:	4628      	mov	r0, r5
  403c7c:	f000 f834 	bl	403ce8 <_malloc_r>
  403c80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403c84:	b1d0      	cbz	r0, 403cbc <__smakebuf_r+0x6c>
  403c86:	9a01      	ldr	r2, [sp, #4]
  403c88:	4f12      	ldr	r7, [pc, #72]	; (403cd4 <__smakebuf_r+0x84>)
  403c8a:	9900      	ldr	r1, [sp, #0]
  403c8c:	63ef      	str	r7, [r5, #60]	; 0x3c
  403c8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403c92:	81a3      	strh	r3, [r4, #12]
  403c94:	6020      	str	r0, [r4, #0]
  403c96:	6120      	str	r0, [r4, #16]
  403c98:	6161      	str	r1, [r4, #20]
  403c9a:	b91a      	cbnz	r2, 403ca4 <__smakebuf_r+0x54>
  403c9c:	4333      	orrs	r3, r6
  403c9e:	81a3      	strh	r3, [r4, #12]
  403ca0:	b003      	add	sp, #12
  403ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403ca4:	4628      	mov	r0, r5
  403ca6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403caa:	f000 ffb5 	bl	404c18 <_isatty_r>
  403cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403cb2:	2800      	cmp	r0, #0
  403cb4:	d0f2      	beq.n	403c9c <__smakebuf_r+0x4c>
  403cb6:	f043 0301 	orr.w	r3, r3, #1
  403cba:	e7ef      	b.n	403c9c <__smakebuf_r+0x4c>
  403cbc:	059a      	lsls	r2, r3, #22
  403cbe:	d4ef      	bmi.n	403ca0 <__smakebuf_r+0x50>
  403cc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403cc4:	f043 0302 	orr.w	r3, r3, #2
  403cc8:	2101      	movs	r1, #1
  403cca:	81a3      	strh	r3, [r4, #12]
  403ccc:	6022      	str	r2, [r4, #0]
  403cce:	6122      	str	r2, [r4, #16]
  403cd0:	6161      	str	r1, [r4, #20]
  403cd2:	e7e5      	b.n	403ca0 <__smakebuf_r+0x50>
  403cd4:	00403425 	.word	0x00403425

00403cd8 <malloc>:
  403cd8:	4b02      	ldr	r3, [pc, #8]	; (403ce4 <malloc+0xc>)
  403cda:	4601      	mov	r1, r0
  403cdc:	6818      	ldr	r0, [r3, #0]
  403cde:	f000 b803 	b.w	403ce8 <_malloc_r>
  403ce2:	bf00      	nop
  403ce4:	20400430 	.word	0x20400430

00403ce8 <_malloc_r>:
  403ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403cec:	f101 050b 	add.w	r5, r1, #11
  403cf0:	2d16      	cmp	r5, #22
  403cf2:	b083      	sub	sp, #12
  403cf4:	4606      	mov	r6, r0
  403cf6:	f240 809f 	bls.w	403e38 <_malloc_r+0x150>
  403cfa:	f035 0507 	bics.w	r5, r5, #7
  403cfe:	f100 80bf 	bmi.w	403e80 <_malloc_r+0x198>
  403d02:	42a9      	cmp	r1, r5
  403d04:	f200 80bc 	bhi.w	403e80 <_malloc_r+0x198>
  403d08:	f000 fb5e 	bl	4043c8 <__malloc_lock>
  403d0c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  403d10:	f0c0 829c 	bcc.w	40424c <_malloc_r+0x564>
  403d14:	0a6b      	lsrs	r3, r5, #9
  403d16:	f000 80ba 	beq.w	403e8e <_malloc_r+0x1a6>
  403d1a:	2b04      	cmp	r3, #4
  403d1c:	f200 8183 	bhi.w	404026 <_malloc_r+0x33e>
  403d20:	09a8      	lsrs	r0, r5, #6
  403d22:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  403d26:	ea4f 034e 	mov.w	r3, lr, lsl #1
  403d2a:	3038      	adds	r0, #56	; 0x38
  403d2c:	4fc4      	ldr	r7, [pc, #784]	; (404040 <_malloc_r+0x358>)
  403d2e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403d32:	f1a3 0108 	sub.w	r1, r3, #8
  403d36:	685c      	ldr	r4, [r3, #4]
  403d38:	42a1      	cmp	r1, r4
  403d3a:	d107      	bne.n	403d4c <_malloc_r+0x64>
  403d3c:	e0ac      	b.n	403e98 <_malloc_r+0x1b0>
  403d3e:	2a00      	cmp	r2, #0
  403d40:	f280 80ac 	bge.w	403e9c <_malloc_r+0x1b4>
  403d44:	68e4      	ldr	r4, [r4, #12]
  403d46:	42a1      	cmp	r1, r4
  403d48:	f000 80a6 	beq.w	403e98 <_malloc_r+0x1b0>
  403d4c:	6863      	ldr	r3, [r4, #4]
  403d4e:	f023 0303 	bic.w	r3, r3, #3
  403d52:	1b5a      	subs	r2, r3, r5
  403d54:	2a0f      	cmp	r2, #15
  403d56:	ddf2      	ble.n	403d3e <_malloc_r+0x56>
  403d58:	49b9      	ldr	r1, [pc, #740]	; (404040 <_malloc_r+0x358>)
  403d5a:	693c      	ldr	r4, [r7, #16]
  403d5c:	f101 0e08 	add.w	lr, r1, #8
  403d60:	4574      	cmp	r4, lr
  403d62:	f000 81b3 	beq.w	4040cc <_malloc_r+0x3e4>
  403d66:	6863      	ldr	r3, [r4, #4]
  403d68:	f023 0303 	bic.w	r3, r3, #3
  403d6c:	1b5a      	subs	r2, r3, r5
  403d6e:	2a0f      	cmp	r2, #15
  403d70:	f300 8199 	bgt.w	4040a6 <_malloc_r+0x3be>
  403d74:	2a00      	cmp	r2, #0
  403d76:	f8c1 e014 	str.w	lr, [r1, #20]
  403d7a:	f8c1 e010 	str.w	lr, [r1, #16]
  403d7e:	f280 809e 	bge.w	403ebe <_malloc_r+0x1d6>
  403d82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403d86:	f080 8167 	bcs.w	404058 <_malloc_r+0x370>
  403d8a:	08db      	lsrs	r3, r3, #3
  403d8c:	f103 0c01 	add.w	ip, r3, #1
  403d90:	2201      	movs	r2, #1
  403d92:	109b      	asrs	r3, r3, #2
  403d94:	fa02 f303 	lsl.w	r3, r2, r3
  403d98:	684a      	ldr	r2, [r1, #4]
  403d9a:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  403d9e:	f8c4 8008 	str.w	r8, [r4, #8]
  403da2:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  403da6:	431a      	orrs	r2, r3
  403da8:	f1a9 0308 	sub.w	r3, r9, #8
  403dac:	60e3      	str	r3, [r4, #12]
  403dae:	604a      	str	r2, [r1, #4]
  403db0:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  403db4:	f8c8 400c 	str.w	r4, [r8, #12]
  403db8:	1083      	asrs	r3, r0, #2
  403dba:	2401      	movs	r4, #1
  403dbc:	409c      	lsls	r4, r3
  403dbe:	4294      	cmp	r4, r2
  403dc0:	f200 808a 	bhi.w	403ed8 <_malloc_r+0x1f0>
  403dc4:	4214      	tst	r4, r2
  403dc6:	d106      	bne.n	403dd6 <_malloc_r+0xee>
  403dc8:	f020 0003 	bic.w	r0, r0, #3
  403dcc:	0064      	lsls	r4, r4, #1
  403dce:	4214      	tst	r4, r2
  403dd0:	f100 0004 	add.w	r0, r0, #4
  403dd4:	d0fa      	beq.n	403dcc <_malloc_r+0xe4>
  403dd6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403dda:	46cc      	mov	ip, r9
  403ddc:	4680      	mov	r8, r0
  403dde:	f8dc 100c 	ldr.w	r1, [ip, #12]
  403de2:	458c      	cmp	ip, r1
  403de4:	d107      	bne.n	403df6 <_malloc_r+0x10e>
  403de6:	e173      	b.n	4040d0 <_malloc_r+0x3e8>
  403de8:	2a00      	cmp	r2, #0
  403dea:	f280 8181 	bge.w	4040f0 <_malloc_r+0x408>
  403dee:	68c9      	ldr	r1, [r1, #12]
  403df0:	458c      	cmp	ip, r1
  403df2:	f000 816d 	beq.w	4040d0 <_malloc_r+0x3e8>
  403df6:	684b      	ldr	r3, [r1, #4]
  403df8:	f023 0303 	bic.w	r3, r3, #3
  403dfc:	1b5a      	subs	r2, r3, r5
  403dfe:	2a0f      	cmp	r2, #15
  403e00:	ddf2      	ble.n	403de8 <_malloc_r+0x100>
  403e02:	460c      	mov	r4, r1
  403e04:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  403e08:	f854 8f08 	ldr.w	r8, [r4, #8]!
  403e0c:	194b      	adds	r3, r1, r5
  403e0e:	f045 0501 	orr.w	r5, r5, #1
  403e12:	604d      	str	r5, [r1, #4]
  403e14:	f042 0101 	orr.w	r1, r2, #1
  403e18:	f8c8 c00c 	str.w	ip, [r8, #12]
  403e1c:	4630      	mov	r0, r6
  403e1e:	f8cc 8008 	str.w	r8, [ip, #8]
  403e22:	617b      	str	r3, [r7, #20]
  403e24:	613b      	str	r3, [r7, #16]
  403e26:	f8c3 e00c 	str.w	lr, [r3, #12]
  403e2a:	f8c3 e008 	str.w	lr, [r3, #8]
  403e2e:	6059      	str	r1, [r3, #4]
  403e30:	509a      	str	r2, [r3, r2]
  403e32:	f000 facb 	bl	4043cc <__malloc_unlock>
  403e36:	e01f      	b.n	403e78 <_malloc_r+0x190>
  403e38:	2910      	cmp	r1, #16
  403e3a:	d821      	bhi.n	403e80 <_malloc_r+0x198>
  403e3c:	f000 fac4 	bl	4043c8 <__malloc_lock>
  403e40:	2510      	movs	r5, #16
  403e42:	2306      	movs	r3, #6
  403e44:	2002      	movs	r0, #2
  403e46:	4f7e      	ldr	r7, [pc, #504]	; (404040 <_malloc_r+0x358>)
  403e48:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  403e4c:	f1a3 0208 	sub.w	r2, r3, #8
  403e50:	685c      	ldr	r4, [r3, #4]
  403e52:	4294      	cmp	r4, r2
  403e54:	f000 8145 	beq.w	4040e2 <_malloc_r+0x3fa>
  403e58:	6863      	ldr	r3, [r4, #4]
  403e5a:	68e1      	ldr	r1, [r4, #12]
  403e5c:	68a5      	ldr	r5, [r4, #8]
  403e5e:	f023 0303 	bic.w	r3, r3, #3
  403e62:	4423      	add	r3, r4
  403e64:	4630      	mov	r0, r6
  403e66:	685a      	ldr	r2, [r3, #4]
  403e68:	60e9      	str	r1, [r5, #12]
  403e6a:	f042 0201 	orr.w	r2, r2, #1
  403e6e:	608d      	str	r5, [r1, #8]
  403e70:	605a      	str	r2, [r3, #4]
  403e72:	f000 faab 	bl	4043cc <__malloc_unlock>
  403e76:	3408      	adds	r4, #8
  403e78:	4620      	mov	r0, r4
  403e7a:	b003      	add	sp, #12
  403e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e80:	2400      	movs	r4, #0
  403e82:	230c      	movs	r3, #12
  403e84:	4620      	mov	r0, r4
  403e86:	6033      	str	r3, [r6, #0]
  403e88:	b003      	add	sp, #12
  403e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e8e:	2380      	movs	r3, #128	; 0x80
  403e90:	f04f 0e40 	mov.w	lr, #64	; 0x40
  403e94:	203f      	movs	r0, #63	; 0x3f
  403e96:	e749      	b.n	403d2c <_malloc_r+0x44>
  403e98:	4670      	mov	r0, lr
  403e9a:	e75d      	b.n	403d58 <_malloc_r+0x70>
  403e9c:	4423      	add	r3, r4
  403e9e:	68e1      	ldr	r1, [r4, #12]
  403ea0:	685a      	ldr	r2, [r3, #4]
  403ea2:	68a5      	ldr	r5, [r4, #8]
  403ea4:	f042 0201 	orr.w	r2, r2, #1
  403ea8:	60e9      	str	r1, [r5, #12]
  403eaa:	4630      	mov	r0, r6
  403eac:	608d      	str	r5, [r1, #8]
  403eae:	605a      	str	r2, [r3, #4]
  403eb0:	f000 fa8c 	bl	4043cc <__malloc_unlock>
  403eb4:	3408      	adds	r4, #8
  403eb6:	4620      	mov	r0, r4
  403eb8:	b003      	add	sp, #12
  403eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ebe:	4423      	add	r3, r4
  403ec0:	4630      	mov	r0, r6
  403ec2:	685a      	ldr	r2, [r3, #4]
  403ec4:	f042 0201 	orr.w	r2, r2, #1
  403ec8:	605a      	str	r2, [r3, #4]
  403eca:	f000 fa7f 	bl	4043cc <__malloc_unlock>
  403ece:	3408      	adds	r4, #8
  403ed0:	4620      	mov	r0, r4
  403ed2:	b003      	add	sp, #12
  403ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ed8:	68bc      	ldr	r4, [r7, #8]
  403eda:	6863      	ldr	r3, [r4, #4]
  403edc:	f023 0803 	bic.w	r8, r3, #3
  403ee0:	45a8      	cmp	r8, r5
  403ee2:	d304      	bcc.n	403eee <_malloc_r+0x206>
  403ee4:	ebc5 0308 	rsb	r3, r5, r8
  403ee8:	2b0f      	cmp	r3, #15
  403eea:	f300 808c 	bgt.w	404006 <_malloc_r+0x31e>
  403eee:	4b55      	ldr	r3, [pc, #340]	; (404044 <_malloc_r+0x35c>)
  403ef0:	f8df 9160 	ldr.w	r9, [pc, #352]	; 404054 <_malloc_r+0x36c>
  403ef4:	681a      	ldr	r2, [r3, #0]
  403ef6:	f8d9 3000 	ldr.w	r3, [r9]
  403efa:	3301      	adds	r3, #1
  403efc:	442a      	add	r2, r5
  403efe:	eb04 0a08 	add.w	sl, r4, r8
  403f02:	f000 8160 	beq.w	4041c6 <_malloc_r+0x4de>
  403f06:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  403f0a:	320f      	adds	r2, #15
  403f0c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403f10:	f022 020f 	bic.w	r2, r2, #15
  403f14:	4611      	mov	r1, r2
  403f16:	4630      	mov	r0, r6
  403f18:	9201      	str	r2, [sp, #4]
  403f1a:	f000 fc49 	bl	4047b0 <_sbrk_r>
  403f1e:	f1b0 3fff 	cmp.w	r0, #4294967295
  403f22:	4683      	mov	fp, r0
  403f24:	9a01      	ldr	r2, [sp, #4]
  403f26:	f000 8158 	beq.w	4041da <_malloc_r+0x4f2>
  403f2a:	4582      	cmp	sl, r0
  403f2c:	f200 80fc 	bhi.w	404128 <_malloc_r+0x440>
  403f30:	4b45      	ldr	r3, [pc, #276]	; (404048 <_malloc_r+0x360>)
  403f32:	6819      	ldr	r1, [r3, #0]
  403f34:	45da      	cmp	sl, fp
  403f36:	4411      	add	r1, r2
  403f38:	6019      	str	r1, [r3, #0]
  403f3a:	f000 8153 	beq.w	4041e4 <_malloc_r+0x4fc>
  403f3e:	f8d9 0000 	ldr.w	r0, [r9]
  403f42:	f8df e110 	ldr.w	lr, [pc, #272]	; 404054 <_malloc_r+0x36c>
  403f46:	3001      	adds	r0, #1
  403f48:	bf1b      	ittet	ne
  403f4a:	ebca 0a0b 	rsbne	sl, sl, fp
  403f4e:	4451      	addne	r1, sl
  403f50:	f8ce b000 	streq.w	fp, [lr]
  403f54:	6019      	strne	r1, [r3, #0]
  403f56:	f01b 0107 	ands.w	r1, fp, #7
  403f5a:	f000 8117 	beq.w	40418c <_malloc_r+0x4a4>
  403f5e:	f1c1 0008 	rsb	r0, r1, #8
  403f62:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403f66:	4483      	add	fp, r0
  403f68:	3108      	adds	r1, #8
  403f6a:	445a      	add	r2, fp
  403f6c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  403f70:	ebc2 0901 	rsb	r9, r2, r1
  403f74:	4649      	mov	r1, r9
  403f76:	4630      	mov	r0, r6
  403f78:	9301      	str	r3, [sp, #4]
  403f7a:	f000 fc19 	bl	4047b0 <_sbrk_r>
  403f7e:	1c43      	adds	r3, r0, #1
  403f80:	9b01      	ldr	r3, [sp, #4]
  403f82:	f000 813f 	beq.w	404204 <_malloc_r+0x51c>
  403f86:	ebcb 0200 	rsb	r2, fp, r0
  403f8a:	444a      	add	r2, r9
  403f8c:	f042 0201 	orr.w	r2, r2, #1
  403f90:	6819      	ldr	r1, [r3, #0]
  403f92:	f8c7 b008 	str.w	fp, [r7, #8]
  403f96:	4449      	add	r1, r9
  403f98:	42bc      	cmp	r4, r7
  403f9a:	f8cb 2004 	str.w	r2, [fp, #4]
  403f9e:	6019      	str	r1, [r3, #0]
  403fa0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 404048 <_malloc_r+0x360>
  403fa4:	d016      	beq.n	403fd4 <_malloc_r+0x2ec>
  403fa6:	f1b8 0f0f 	cmp.w	r8, #15
  403faa:	f240 80fd 	bls.w	4041a8 <_malloc_r+0x4c0>
  403fae:	6862      	ldr	r2, [r4, #4]
  403fb0:	f1a8 030c 	sub.w	r3, r8, #12
  403fb4:	f023 0307 	bic.w	r3, r3, #7
  403fb8:	18e0      	adds	r0, r4, r3
  403fba:	f002 0201 	and.w	r2, r2, #1
  403fbe:	f04f 0e05 	mov.w	lr, #5
  403fc2:	431a      	orrs	r2, r3
  403fc4:	2b0f      	cmp	r3, #15
  403fc6:	6062      	str	r2, [r4, #4]
  403fc8:	f8c0 e004 	str.w	lr, [r0, #4]
  403fcc:	f8c0 e008 	str.w	lr, [r0, #8]
  403fd0:	f200 811c 	bhi.w	40420c <_malloc_r+0x524>
  403fd4:	4b1d      	ldr	r3, [pc, #116]	; (40404c <_malloc_r+0x364>)
  403fd6:	68bc      	ldr	r4, [r7, #8]
  403fd8:	681a      	ldr	r2, [r3, #0]
  403fda:	4291      	cmp	r1, r2
  403fdc:	bf88      	it	hi
  403fde:	6019      	strhi	r1, [r3, #0]
  403fe0:	4b1b      	ldr	r3, [pc, #108]	; (404050 <_malloc_r+0x368>)
  403fe2:	681a      	ldr	r2, [r3, #0]
  403fe4:	4291      	cmp	r1, r2
  403fe6:	6862      	ldr	r2, [r4, #4]
  403fe8:	bf88      	it	hi
  403fea:	6019      	strhi	r1, [r3, #0]
  403fec:	f022 0203 	bic.w	r2, r2, #3
  403ff0:	4295      	cmp	r5, r2
  403ff2:	eba2 0305 	sub.w	r3, r2, r5
  403ff6:	d801      	bhi.n	403ffc <_malloc_r+0x314>
  403ff8:	2b0f      	cmp	r3, #15
  403ffa:	dc04      	bgt.n	404006 <_malloc_r+0x31e>
  403ffc:	4630      	mov	r0, r6
  403ffe:	f000 f9e5 	bl	4043cc <__malloc_unlock>
  404002:	2400      	movs	r4, #0
  404004:	e738      	b.n	403e78 <_malloc_r+0x190>
  404006:	1962      	adds	r2, r4, r5
  404008:	f043 0301 	orr.w	r3, r3, #1
  40400c:	f045 0501 	orr.w	r5, r5, #1
  404010:	6065      	str	r5, [r4, #4]
  404012:	4630      	mov	r0, r6
  404014:	60ba      	str	r2, [r7, #8]
  404016:	6053      	str	r3, [r2, #4]
  404018:	f000 f9d8 	bl	4043cc <__malloc_unlock>
  40401c:	3408      	adds	r4, #8
  40401e:	4620      	mov	r0, r4
  404020:	b003      	add	sp, #12
  404022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404026:	2b14      	cmp	r3, #20
  404028:	d971      	bls.n	40410e <_malloc_r+0x426>
  40402a:	2b54      	cmp	r3, #84	; 0x54
  40402c:	f200 80a4 	bhi.w	404178 <_malloc_r+0x490>
  404030:	0b28      	lsrs	r0, r5, #12
  404032:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  404036:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40403a:	306e      	adds	r0, #110	; 0x6e
  40403c:	e676      	b.n	403d2c <_malloc_r+0x44>
  40403e:	bf00      	nop
  404040:	20400458 	.word	0x20400458
  404044:	20400cd0 	.word	0x20400cd0
  404048:	20400cd4 	.word	0x20400cd4
  40404c:	20400ccc 	.word	0x20400ccc
  404050:	20400cc8 	.word	0x20400cc8
  404054:	20400864 	.word	0x20400864
  404058:	0a5a      	lsrs	r2, r3, #9
  40405a:	2a04      	cmp	r2, #4
  40405c:	d95e      	bls.n	40411c <_malloc_r+0x434>
  40405e:	2a14      	cmp	r2, #20
  404060:	f200 80b3 	bhi.w	4041ca <_malloc_r+0x4e2>
  404064:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404068:	0049      	lsls	r1, r1, #1
  40406a:	325b      	adds	r2, #91	; 0x5b
  40406c:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  404070:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  404074:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 404254 <_malloc_r+0x56c>
  404078:	f1ac 0c08 	sub.w	ip, ip, #8
  40407c:	458c      	cmp	ip, r1
  40407e:	f000 8088 	beq.w	404192 <_malloc_r+0x4aa>
  404082:	684a      	ldr	r2, [r1, #4]
  404084:	f022 0203 	bic.w	r2, r2, #3
  404088:	4293      	cmp	r3, r2
  40408a:	d202      	bcs.n	404092 <_malloc_r+0x3aa>
  40408c:	6889      	ldr	r1, [r1, #8]
  40408e:	458c      	cmp	ip, r1
  404090:	d1f7      	bne.n	404082 <_malloc_r+0x39a>
  404092:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  404096:	687a      	ldr	r2, [r7, #4]
  404098:	f8c4 c00c 	str.w	ip, [r4, #12]
  40409c:	60a1      	str	r1, [r4, #8]
  40409e:	f8cc 4008 	str.w	r4, [ip, #8]
  4040a2:	60cc      	str	r4, [r1, #12]
  4040a4:	e688      	b.n	403db8 <_malloc_r+0xd0>
  4040a6:	1963      	adds	r3, r4, r5
  4040a8:	f042 0701 	orr.w	r7, r2, #1
  4040ac:	f045 0501 	orr.w	r5, r5, #1
  4040b0:	6065      	str	r5, [r4, #4]
  4040b2:	4630      	mov	r0, r6
  4040b4:	614b      	str	r3, [r1, #20]
  4040b6:	610b      	str	r3, [r1, #16]
  4040b8:	f8c3 e00c 	str.w	lr, [r3, #12]
  4040bc:	f8c3 e008 	str.w	lr, [r3, #8]
  4040c0:	605f      	str	r7, [r3, #4]
  4040c2:	509a      	str	r2, [r3, r2]
  4040c4:	3408      	adds	r4, #8
  4040c6:	f000 f981 	bl	4043cc <__malloc_unlock>
  4040ca:	e6d5      	b.n	403e78 <_malloc_r+0x190>
  4040cc:	684a      	ldr	r2, [r1, #4]
  4040ce:	e673      	b.n	403db8 <_malloc_r+0xd0>
  4040d0:	f108 0801 	add.w	r8, r8, #1
  4040d4:	f018 0f03 	tst.w	r8, #3
  4040d8:	f10c 0c08 	add.w	ip, ip, #8
  4040dc:	f47f ae7f 	bne.w	403dde <_malloc_r+0xf6>
  4040e0:	e030      	b.n	404144 <_malloc_r+0x45c>
  4040e2:	68dc      	ldr	r4, [r3, #12]
  4040e4:	42a3      	cmp	r3, r4
  4040e6:	bf08      	it	eq
  4040e8:	3002      	addeq	r0, #2
  4040ea:	f43f ae35 	beq.w	403d58 <_malloc_r+0x70>
  4040ee:	e6b3      	b.n	403e58 <_malloc_r+0x170>
  4040f0:	440b      	add	r3, r1
  4040f2:	460c      	mov	r4, r1
  4040f4:	685a      	ldr	r2, [r3, #4]
  4040f6:	68c9      	ldr	r1, [r1, #12]
  4040f8:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4040fc:	f042 0201 	orr.w	r2, r2, #1
  404100:	605a      	str	r2, [r3, #4]
  404102:	4630      	mov	r0, r6
  404104:	60e9      	str	r1, [r5, #12]
  404106:	608d      	str	r5, [r1, #8]
  404108:	f000 f960 	bl	4043cc <__malloc_unlock>
  40410c:	e6b4      	b.n	403e78 <_malloc_r+0x190>
  40410e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  404112:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  404116:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40411a:	e607      	b.n	403d2c <_malloc_r+0x44>
  40411c:	099a      	lsrs	r2, r3, #6
  40411e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404122:	0049      	lsls	r1, r1, #1
  404124:	3238      	adds	r2, #56	; 0x38
  404126:	e7a1      	b.n	40406c <_malloc_r+0x384>
  404128:	42bc      	cmp	r4, r7
  40412a:	4b4a      	ldr	r3, [pc, #296]	; (404254 <_malloc_r+0x56c>)
  40412c:	f43f af00 	beq.w	403f30 <_malloc_r+0x248>
  404130:	689c      	ldr	r4, [r3, #8]
  404132:	6862      	ldr	r2, [r4, #4]
  404134:	f022 0203 	bic.w	r2, r2, #3
  404138:	e75a      	b.n	403ff0 <_malloc_r+0x308>
  40413a:	f859 3908 	ldr.w	r3, [r9], #-8
  40413e:	4599      	cmp	r9, r3
  404140:	f040 8082 	bne.w	404248 <_malloc_r+0x560>
  404144:	f010 0f03 	tst.w	r0, #3
  404148:	f100 30ff 	add.w	r0, r0, #4294967295
  40414c:	d1f5      	bne.n	40413a <_malloc_r+0x452>
  40414e:	687b      	ldr	r3, [r7, #4]
  404150:	ea23 0304 	bic.w	r3, r3, r4
  404154:	607b      	str	r3, [r7, #4]
  404156:	0064      	lsls	r4, r4, #1
  404158:	429c      	cmp	r4, r3
  40415a:	f63f aebd 	bhi.w	403ed8 <_malloc_r+0x1f0>
  40415e:	2c00      	cmp	r4, #0
  404160:	f43f aeba 	beq.w	403ed8 <_malloc_r+0x1f0>
  404164:	421c      	tst	r4, r3
  404166:	4640      	mov	r0, r8
  404168:	f47f ae35 	bne.w	403dd6 <_malloc_r+0xee>
  40416c:	0064      	lsls	r4, r4, #1
  40416e:	421c      	tst	r4, r3
  404170:	f100 0004 	add.w	r0, r0, #4
  404174:	d0fa      	beq.n	40416c <_malloc_r+0x484>
  404176:	e62e      	b.n	403dd6 <_malloc_r+0xee>
  404178:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40417c:	d818      	bhi.n	4041b0 <_malloc_r+0x4c8>
  40417e:	0be8      	lsrs	r0, r5, #15
  404180:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  404184:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404188:	3077      	adds	r0, #119	; 0x77
  40418a:	e5cf      	b.n	403d2c <_malloc_r+0x44>
  40418c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404190:	e6eb      	b.n	403f6a <_malloc_r+0x282>
  404192:	2101      	movs	r1, #1
  404194:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404198:	1092      	asrs	r2, r2, #2
  40419a:	fa01 f202 	lsl.w	r2, r1, r2
  40419e:	431a      	orrs	r2, r3
  4041a0:	f8c8 2004 	str.w	r2, [r8, #4]
  4041a4:	4661      	mov	r1, ip
  4041a6:	e777      	b.n	404098 <_malloc_r+0x3b0>
  4041a8:	2301      	movs	r3, #1
  4041aa:	f8cb 3004 	str.w	r3, [fp, #4]
  4041ae:	e725      	b.n	403ffc <_malloc_r+0x314>
  4041b0:	f240 5254 	movw	r2, #1364	; 0x554
  4041b4:	4293      	cmp	r3, r2
  4041b6:	d820      	bhi.n	4041fa <_malloc_r+0x512>
  4041b8:	0ca8      	lsrs	r0, r5, #18
  4041ba:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4041be:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4041c2:	307c      	adds	r0, #124	; 0x7c
  4041c4:	e5b2      	b.n	403d2c <_malloc_r+0x44>
  4041c6:	3210      	adds	r2, #16
  4041c8:	e6a4      	b.n	403f14 <_malloc_r+0x22c>
  4041ca:	2a54      	cmp	r2, #84	; 0x54
  4041cc:	d826      	bhi.n	40421c <_malloc_r+0x534>
  4041ce:	0b1a      	lsrs	r2, r3, #12
  4041d0:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4041d4:	0049      	lsls	r1, r1, #1
  4041d6:	326e      	adds	r2, #110	; 0x6e
  4041d8:	e748      	b.n	40406c <_malloc_r+0x384>
  4041da:	68bc      	ldr	r4, [r7, #8]
  4041dc:	6862      	ldr	r2, [r4, #4]
  4041de:	f022 0203 	bic.w	r2, r2, #3
  4041e2:	e705      	b.n	403ff0 <_malloc_r+0x308>
  4041e4:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4041e8:	2800      	cmp	r0, #0
  4041ea:	f47f aea8 	bne.w	403f3e <_malloc_r+0x256>
  4041ee:	4442      	add	r2, r8
  4041f0:	68bb      	ldr	r3, [r7, #8]
  4041f2:	f042 0201 	orr.w	r2, r2, #1
  4041f6:	605a      	str	r2, [r3, #4]
  4041f8:	e6ec      	b.n	403fd4 <_malloc_r+0x2ec>
  4041fa:	23fe      	movs	r3, #254	; 0xfe
  4041fc:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404200:	207e      	movs	r0, #126	; 0x7e
  404202:	e593      	b.n	403d2c <_malloc_r+0x44>
  404204:	2201      	movs	r2, #1
  404206:	f04f 0900 	mov.w	r9, #0
  40420a:	e6c1      	b.n	403f90 <_malloc_r+0x2a8>
  40420c:	f104 0108 	add.w	r1, r4, #8
  404210:	4630      	mov	r0, r6
  404212:	f7ff fa4f 	bl	4036b4 <_free_r>
  404216:	f8d9 1000 	ldr.w	r1, [r9]
  40421a:	e6db      	b.n	403fd4 <_malloc_r+0x2ec>
  40421c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404220:	d805      	bhi.n	40422e <_malloc_r+0x546>
  404222:	0bda      	lsrs	r2, r3, #15
  404224:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404228:	0049      	lsls	r1, r1, #1
  40422a:	3277      	adds	r2, #119	; 0x77
  40422c:	e71e      	b.n	40406c <_malloc_r+0x384>
  40422e:	f240 5154 	movw	r1, #1364	; 0x554
  404232:	428a      	cmp	r2, r1
  404234:	d805      	bhi.n	404242 <_malloc_r+0x55a>
  404236:	0c9a      	lsrs	r2, r3, #18
  404238:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40423c:	0049      	lsls	r1, r1, #1
  40423e:	327c      	adds	r2, #124	; 0x7c
  404240:	e714      	b.n	40406c <_malloc_r+0x384>
  404242:	21fe      	movs	r1, #254	; 0xfe
  404244:	227e      	movs	r2, #126	; 0x7e
  404246:	e711      	b.n	40406c <_malloc_r+0x384>
  404248:	687b      	ldr	r3, [r7, #4]
  40424a:	e784      	b.n	404156 <_malloc_r+0x46e>
  40424c:	08e8      	lsrs	r0, r5, #3
  40424e:	1c43      	adds	r3, r0, #1
  404250:	005b      	lsls	r3, r3, #1
  404252:	e5f8      	b.n	403e46 <_malloc_r+0x15e>
  404254:	20400458 	.word	0x20400458
	...

00404260 <memchr>:
  404260:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404264:	2a10      	cmp	r2, #16
  404266:	db2b      	blt.n	4042c0 <memchr+0x60>
  404268:	f010 0f07 	tst.w	r0, #7
  40426c:	d008      	beq.n	404280 <memchr+0x20>
  40426e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404272:	3a01      	subs	r2, #1
  404274:	428b      	cmp	r3, r1
  404276:	d02d      	beq.n	4042d4 <memchr+0x74>
  404278:	f010 0f07 	tst.w	r0, #7
  40427c:	b342      	cbz	r2, 4042d0 <memchr+0x70>
  40427e:	d1f6      	bne.n	40426e <memchr+0xe>
  404280:	b4f0      	push	{r4, r5, r6, r7}
  404282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40428a:	f022 0407 	bic.w	r4, r2, #7
  40428e:	f07f 0700 	mvns.w	r7, #0
  404292:	2300      	movs	r3, #0
  404294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404298:	3c08      	subs	r4, #8
  40429a:	ea85 0501 	eor.w	r5, r5, r1
  40429e:	ea86 0601 	eor.w	r6, r6, r1
  4042a2:	fa85 f547 	uadd8	r5, r5, r7
  4042a6:	faa3 f587 	sel	r5, r3, r7
  4042aa:	fa86 f647 	uadd8	r6, r6, r7
  4042ae:	faa5 f687 	sel	r6, r5, r7
  4042b2:	b98e      	cbnz	r6, 4042d8 <memchr+0x78>
  4042b4:	d1ee      	bne.n	404294 <memchr+0x34>
  4042b6:	bcf0      	pop	{r4, r5, r6, r7}
  4042b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4042bc:	f002 0207 	and.w	r2, r2, #7
  4042c0:	b132      	cbz	r2, 4042d0 <memchr+0x70>
  4042c2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4042c6:	3a01      	subs	r2, #1
  4042c8:	ea83 0301 	eor.w	r3, r3, r1
  4042cc:	b113      	cbz	r3, 4042d4 <memchr+0x74>
  4042ce:	d1f8      	bne.n	4042c2 <memchr+0x62>
  4042d0:	2000      	movs	r0, #0
  4042d2:	4770      	bx	lr
  4042d4:	3801      	subs	r0, #1
  4042d6:	4770      	bx	lr
  4042d8:	2d00      	cmp	r5, #0
  4042da:	bf06      	itte	eq
  4042dc:	4635      	moveq	r5, r6
  4042de:	3803      	subeq	r0, #3
  4042e0:	3807      	subne	r0, #7
  4042e2:	f015 0f01 	tst.w	r5, #1
  4042e6:	d107      	bne.n	4042f8 <memchr+0x98>
  4042e8:	3001      	adds	r0, #1
  4042ea:	f415 7f80 	tst.w	r5, #256	; 0x100
  4042ee:	bf02      	ittt	eq
  4042f0:	3001      	addeq	r0, #1
  4042f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4042f6:	3001      	addeq	r0, #1
  4042f8:	bcf0      	pop	{r4, r5, r6, r7}
  4042fa:	3801      	subs	r0, #1
  4042fc:	4770      	bx	lr
  4042fe:	bf00      	nop

00404300 <memmove>:
  404300:	4288      	cmp	r0, r1
  404302:	b5f0      	push	{r4, r5, r6, r7, lr}
  404304:	d90d      	bls.n	404322 <memmove+0x22>
  404306:	188b      	adds	r3, r1, r2
  404308:	4298      	cmp	r0, r3
  40430a:	d20a      	bcs.n	404322 <memmove+0x22>
  40430c:	1881      	adds	r1, r0, r2
  40430e:	2a00      	cmp	r2, #0
  404310:	d051      	beq.n	4043b6 <memmove+0xb6>
  404312:	1a9a      	subs	r2, r3, r2
  404314:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404318:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40431c:	4293      	cmp	r3, r2
  40431e:	d1f9      	bne.n	404314 <memmove+0x14>
  404320:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404322:	2a0f      	cmp	r2, #15
  404324:	d948      	bls.n	4043b8 <memmove+0xb8>
  404326:	ea41 0300 	orr.w	r3, r1, r0
  40432a:	079b      	lsls	r3, r3, #30
  40432c:	d146      	bne.n	4043bc <memmove+0xbc>
  40432e:	f100 0410 	add.w	r4, r0, #16
  404332:	f101 0310 	add.w	r3, r1, #16
  404336:	4615      	mov	r5, r2
  404338:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40433c:	f844 6c10 	str.w	r6, [r4, #-16]
  404340:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404344:	f844 6c0c 	str.w	r6, [r4, #-12]
  404348:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40434c:	f844 6c08 	str.w	r6, [r4, #-8]
  404350:	3d10      	subs	r5, #16
  404352:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404356:	f844 6c04 	str.w	r6, [r4, #-4]
  40435a:	2d0f      	cmp	r5, #15
  40435c:	f103 0310 	add.w	r3, r3, #16
  404360:	f104 0410 	add.w	r4, r4, #16
  404364:	d8e8      	bhi.n	404338 <memmove+0x38>
  404366:	f1a2 0310 	sub.w	r3, r2, #16
  40436a:	f023 030f 	bic.w	r3, r3, #15
  40436e:	f002 0e0f 	and.w	lr, r2, #15
  404372:	3310      	adds	r3, #16
  404374:	f1be 0f03 	cmp.w	lr, #3
  404378:	4419      	add	r1, r3
  40437a:	4403      	add	r3, r0
  40437c:	d921      	bls.n	4043c2 <memmove+0xc2>
  40437e:	1f1e      	subs	r6, r3, #4
  404380:	460d      	mov	r5, r1
  404382:	4674      	mov	r4, lr
  404384:	3c04      	subs	r4, #4
  404386:	f855 7b04 	ldr.w	r7, [r5], #4
  40438a:	f846 7f04 	str.w	r7, [r6, #4]!
  40438e:	2c03      	cmp	r4, #3
  404390:	d8f8      	bhi.n	404384 <memmove+0x84>
  404392:	f1ae 0404 	sub.w	r4, lr, #4
  404396:	f024 0403 	bic.w	r4, r4, #3
  40439a:	3404      	adds	r4, #4
  40439c:	4423      	add	r3, r4
  40439e:	4421      	add	r1, r4
  4043a0:	f002 0203 	and.w	r2, r2, #3
  4043a4:	b162      	cbz	r2, 4043c0 <memmove+0xc0>
  4043a6:	3b01      	subs	r3, #1
  4043a8:	440a      	add	r2, r1
  4043aa:	f811 4b01 	ldrb.w	r4, [r1], #1
  4043ae:	f803 4f01 	strb.w	r4, [r3, #1]!
  4043b2:	428a      	cmp	r2, r1
  4043b4:	d1f9      	bne.n	4043aa <memmove+0xaa>
  4043b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4043b8:	4603      	mov	r3, r0
  4043ba:	e7f3      	b.n	4043a4 <memmove+0xa4>
  4043bc:	4603      	mov	r3, r0
  4043be:	e7f2      	b.n	4043a6 <memmove+0xa6>
  4043c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4043c2:	4672      	mov	r2, lr
  4043c4:	e7ee      	b.n	4043a4 <memmove+0xa4>
  4043c6:	bf00      	nop

004043c8 <__malloc_lock>:
  4043c8:	4770      	bx	lr
  4043ca:	bf00      	nop

004043cc <__malloc_unlock>:
  4043cc:	4770      	bx	lr
  4043ce:	bf00      	nop

004043d0 <_realloc_r>:
  4043d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4043d4:	4617      	mov	r7, r2
  4043d6:	b083      	sub	sp, #12
  4043d8:	2900      	cmp	r1, #0
  4043da:	f000 80c1 	beq.w	404560 <_realloc_r+0x190>
  4043de:	460e      	mov	r6, r1
  4043e0:	4681      	mov	r9, r0
  4043e2:	f107 050b 	add.w	r5, r7, #11
  4043e6:	f7ff ffef 	bl	4043c8 <__malloc_lock>
  4043ea:	f856 ec04 	ldr.w	lr, [r6, #-4]
  4043ee:	2d16      	cmp	r5, #22
  4043f0:	f02e 0403 	bic.w	r4, lr, #3
  4043f4:	f1a6 0808 	sub.w	r8, r6, #8
  4043f8:	d840      	bhi.n	40447c <_realloc_r+0xac>
  4043fa:	2210      	movs	r2, #16
  4043fc:	4615      	mov	r5, r2
  4043fe:	42af      	cmp	r7, r5
  404400:	d841      	bhi.n	404486 <_realloc_r+0xb6>
  404402:	4294      	cmp	r4, r2
  404404:	da75      	bge.n	4044f2 <_realloc_r+0x122>
  404406:	4bc9      	ldr	r3, [pc, #804]	; (40472c <_realloc_r+0x35c>)
  404408:	6899      	ldr	r1, [r3, #8]
  40440a:	eb08 0004 	add.w	r0, r8, r4
  40440e:	4288      	cmp	r0, r1
  404410:	6841      	ldr	r1, [r0, #4]
  404412:	f000 80d9 	beq.w	4045c8 <_realloc_r+0x1f8>
  404416:	f021 0301 	bic.w	r3, r1, #1
  40441a:	4403      	add	r3, r0
  40441c:	685b      	ldr	r3, [r3, #4]
  40441e:	07db      	lsls	r3, r3, #31
  404420:	d57d      	bpl.n	40451e <_realloc_r+0x14e>
  404422:	f01e 0f01 	tst.w	lr, #1
  404426:	d035      	beq.n	404494 <_realloc_r+0xc4>
  404428:	4639      	mov	r1, r7
  40442a:	4648      	mov	r0, r9
  40442c:	f7ff fc5c 	bl	403ce8 <_malloc_r>
  404430:	4607      	mov	r7, r0
  404432:	b1e0      	cbz	r0, 40446e <_realloc_r+0x9e>
  404434:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404438:	f023 0301 	bic.w	r3, r3, #1
  40443c:	4443      	add	r3, r8
  40443e:	f1a0 0208 	sub.w	r2, r0, #8
  404442:	429a      	cmp	r2, r3
  404444:	f000 8144 	beq.w	4046d0 <_realloc_r+0x300>
  404448:	1f22      	subs	r2, r4, #4
  40444a:	2a24      	cmp	r2, #36	; 0x24
  40444c:	f200 8131 	bhi.w	4046b2 <_realloc_r+0x2e2>
  404450:	2a13      	cmp	r2, #19
  404452:	f200 8104 	bhi.w	40465e <_realloc_r+0x28e>
  404456:	4603      	mov	r3, r0
  404458:	4632      	mov	r2, r6
  40445a:	6811      	ldr	r1, [r2, #0]
  40445c:	6019      	str	r1, [r3, #0]
  40445e:	6851      	ldr	r1, [r2, #4]
  404460:	6059      	str	r1, [r3, #4]
  404462:	6892      	ldr	r2, [r2, #8]
  404464:	609a      	str	r2, [r3, #8]
  404466:	4631      	mov	r1, r6
  404468:	4648      	mov	r0, r9
  40446a:	f7ff f923 	bl	4036b4 <_free_r>
  40446e:	4648      	mov	r0, r9
  404470:	f7ff ffac 	bl	4043cc <__malloc_unlock>
  404474:	4638      	mov	r0, r7
  404476:	b003      	add	sp, #12
  404478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40447c:	f025 0507 	bic.w	r5, r5, #7
  404480:	2d00      	cmp	r5, #0
  404482:	462a      	mov	r2, r5
  404484:	dabb      	bge.n	4043fe <_realloc_r+0x2e>
  404486:	230c      	movs	r3, #12
  404488:	2000      	movs	r0, #0
  40448a:	f8c9 3000 	str.w	r3, [r9]
  40448e:	b003      	add	sp, #12
  404490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404494:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404498:	ebc3 0a08 	rsb	sl, r3, r8
  40449c:	f8da 3004 	ldr.w	r3, [sl, #4]
  4044a0:	f023 0c03 	bic.w	ip, r3, #3
  4044a4:	eb04 030c 	add.w	r3, r4, ip
  4044a8:	4293      	cmp	r3, r2
  4044aa:	dbbd      	blt.n	404428 <_realloc_r+0x58>
  4044ac:	4657      	mov	r7, sl
  4044ae:	f8da 100c 	ldr.w	r1, [sl, #12]
  4044b2:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4044b6:	1f22      	subs	r2, r4, #4
  4044b8:	2a24      	cmp	r2, #36	; 0x24
  4044ba:	60c1      	str	r1, [r0, #12]
  4044bc:	6088      	str	r0, [r1, #8]
  4044be:	f200 8117 	bhi.w	4046f0 <_realloc_r+0x320>
  4044c2:	2a13      	cmp	r2, #19
  4044c4:	f240 8112 	bls.w	4046ec <_realloc_r+0x31c>
  4044c8:	6831      	ldr	r1, [r6, #0]
  4044ca:	f8ca 1008 	str.w	r1, [sl, #8]
  4044ce:	6871      	ldr	r1, [r6, #4]
  4044d0:	f8ca 100c 	str.w	r1, [sl, #12]
  4044d4:	2a1b      	cmp	r2, #27
  4044d6:	f200 812b 	bhi.w	404730 <_realloc_r+0x360>
  4044da:	3608      	adds	r6, #8
  4044dc:	f10a 0210 	add.w	r2, sl, #16
  4044e0:	6831      	ldr	r1, [r6, #0]
  4044e2:	6011      	str	r1, [r2, #0]
  4044e4:	6871      	ldr	r1, [r6, #4]
  4044e6:	6051      	str	r1, [r2, #4]
  4044e8:	68b1      	ldr	r1, [r6, #8]
  4044ea:	6091      	str	r1, [r2, #8]
  4044ec:	463e      	mov	r6, r7
  4044ee:	461c      	mov	r4, r3
  4044f0:	46d0      	mov	r8, sl
  4044f2:	1b63      	subs	r3, r4, r5
  4044f4:	2b0f      	cmp	r3, #15
  4044f6:	d81d      	bhi.n	404534 <_realloc_r+0x164>
  4044f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4044fc:	f003 0301 	and.w	r3, r3, #1
  404500:	4323      	orrs	r3, r4
  404502:	4444      	add	r4, r8
  404504:	f8c8 3004 	str.w	r3, [r8, #4]
  404508:	6863      	ldr	r3, [r4, #4]
  40450a:	f043 0301 	orr.w	r3, r3, #1
  40450e:	6063      	str	r3, [r4, #4]
  404510:	4648      	mov	r0, r9
  404512:	f7ff ff5b 	bl	4043cc <__malloc_unlock>
  404516:	4630      	mov	r0, r6
  404518:	b003      	add	sp, #12
  40451a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40451e:	f021 0103 	bic.w	r1, r1, #3
  404522:	4421      	add	r1, r4
  404524:	4291      	cmp	r1, r2
  404526:	db21      	blt.n	40456c <_realloc_r+0x19c>
  404528:	68c3      	ldr	r3, [r0, #12]
  40452a:	6882      	ldr	r2, [r0, #8]
  40452c:	460c      	mov	r4, r1
  40452e:	60d3      	str	r3, [r2, #12]
  404530:	609a      	str	r2, [r3, #8]
  404532:	e7de      	b.n	4044f2 <_realloc_r+0x122>
  404534:	f8d8 2004 	ldr.w	r2, [r8, #4]
  404538:	eb08 0105 	add.w	r1, r8, r5
  40453c:	f002 0201 	and.w	r2, r2, #1
  404540:	4315      	orrs	r5, r2
  404542:	f043 0201 	orr.w	r2, r3, #1
  404546:	440b      	add	r3, r1
  404548:	f8c8 5004 	str.w	r5, [r8, #4]
  40454c:	604a      	str	r2, [r1, #4]
  40454e:	685a      	ldr	r2, [r3, #4]
  404550:	f042 0201 	orr.w	r2, r2, #1
  404554:	3108      	adds	r1, #8
  404556:	605a      	str	r2, [r3, #4]
  404558:	4648      	mov	r0, r9
  40455a:	f7ff f8ab 	bl	4036b4 <_free_r>
  40455e:	e7d7      	b.n	404510 <_realloc_r+0x140>
  404560:	4611      	mov	r1, r2
  404562:	b003      	add	sp, #12
  404564:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404568:	f7ff bbbe 	b.w	403ce8 <_malloc_r>
  40456c:	f01e 0f01 	tst.w	lr, #1
  404570:	f47f af5a 	bne.w	404428 <_realloc_r+0x58>
  404574:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404578:	ebc3 0a08 	rsb	sl, r3, r8
  40457c:	f8da 3004 	ldr.w	r3, [sl, #4]
  404580:	f023 0c03 	bic.w	ip, r3, #3
  404584:	eb01 0e0c 	add.w	lr, r1, ip
  404588:	4596      	cmp	lr, r2
  40458a:	db8b      	blt.n	4044a4 <_realloc_r+0xd4>
  40458c:	68c3      	ldr	r3, [r0, #12]
  40458e:	6882      	ldr	r2, [r0, #8]
  404590:	4657      	mov	r7, sl
  404592:	60d3      	str	r3, [r2, #12]
  404594:	609a      	str	r2, [r3, #8]
  404596:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40459a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40459e:	60cb      	str	r3, [r1, #12]
  4045a0:	1f22      	subs	r2, r4, #4
  4045a2:	2a24      	cmp	r2, #36	; 0x24
  4045a4:	6099      	str	r1, [r3, #8]
  4045a6:	f200 8099 	bhi.w	4046dc <_realloc_r+0x30c>
  4045aa:	2a13      	cmp	r2, #19
  4045ac:	d962      	bls.n	404674 <_realloc_r+0x2a4>
  4045ae:	6833      	ldr	r3, [r6, #0]
  4045b0:	f8ca 3008 	str.w	r3, [sl, #8]
  4045b4:	6873      	ldr	r3, [r6, #4]
  4045b6:	f8ca 300c 	str.w	r3, [sl, #12]
  4045ba:	2a1b      	cmp	r2, #27
  4045bc:	f200 80a0 	bhi.w	404700 <_realloc_r+0x330>
  4045c0:	3608      	adds	r6, #8
  4045c2:	f10a 0310 	add.w	r3, sl, #16
  4045c6:	e056      	b.n	404676 <_realloc_r+0x2a6>
  4045c8:	f021 0b03 	bic.w	fp, r1, #3
  4045cc:	44a3      	add	fp, r4
  4045ce:	f105 0010 	add.w	r0, r5, #16
  4045d2:	4583      	cmp	fp, r0
  4045d4:	da59      	bge.n	40468a <_realloc_r+0x2ba>
  4045d6:	f01e 0f01 	tst.w	lr, #1
  4045da:	f47f af25 	bne.w	404428 <_realloc_r+0x58>
  4045de:	f856 1c08 	ldr.w	r1, [r6, #-8]
  4045e2:	ebc1 0a08 	rsb	sl, r1, r8
  4045e6:	f8da 1004 	ldr.w	r1, [sl, #4]
  4045ea:	f021 0c03 	bic.w	ip, r1, #3
  4045ee:	44e3      	add	fp, ip
  4045f0:	4558      	cmp	r0, fp
  4045f2:	f73f af57 	bgt.w	4044a4 <_realloc_r+0xd4>
  4045f6:	4657      	mov	r7, sl
  4045f8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4045fc:	f857 0f08 	ldr.w	r0, [r7, #8]!
  404600:	1f22      	subs	r2, r4, #4
  404602:	2a24      	cmp	r2, #36	; 0x24
  404604:	60c1      	str	r1, [r0, #12]
  404606:	6088      	str	r0, [r1, #8]
  404608:	f200 80b4 	bhi.w	404774 <_realloc_r+0x3a4>
  40460c:	2a13      	cmp	r2, #19
  40460e:	f240 80a5 	bls.w	40475c <_realloc_r+0x38c>
  404612:	6831      	ldr	r1, [r6, #0]
  404614:	f8ca 1008 	str.w	r1, [sl, #8]
  404618:	6871      	ldr	r1, [r6, #4]
  40461a:	f8ca 100c 	str.w	r1, [sl, #12]
  40461e:	2a1b      	cmp	r2, #27
  404620:	f200 80af 	bhi.w	404782 <_realloc_r+0x3b2>
  404624:	3608      	adds	r6, #8
  404626:	f10a 0210 	add.w	r2, sl, #16
  40462a:	6831      	ldr	r1, [r6, #0]
  40462c:	6011      	str	r1, [r2, #0]
  40462e:	6871      	ldr	r1, [r6, #4]
  404630:	6051      	str	r1, [r2, #4]
  404632:	68b1      	ldr	r1, [r6, #8]
  404634:	6091      	str	r1, [r2, #8]
  404636:	eb0a 0105 	add.w	r1, sl, r5
  40463a:	ebc5 020b 	rsb	r2, r5, fp
  40463e:	f042 0201 	orr.w	r2, r2, #1
  404642:	6099      	str	r1, [r3, #8]
  404644:	604a      	str	r2, [r1, #4]
  404646:	f8da 3004 	ldr.w	r3, [sl, #4]
  40464a:	f003 0301 	and.w	r3, r3, #1
  40464e:	431d      	orrs	r5, r3
  404650:	4648      	mov	r0, r9
  404652:	f8ca 5004 	str.w	r5, [sl, #4]
  404656:	f7ff feb9 	bl	4043cc <__malloc_unlock>
  40465a:	4638      	mov	r0, r7
  40465c:	e75c      	b.n	404518 <_realloc_r+0x148>
  40465e:	6833      	ldr	r3, [r6, #0]
  404660:	6003      	str	r3, [r0, #0]
  404662:	6873      	ldr	r3, [r6, #4]
  404664:	6043      	str	r3, [r0, #4]
  404666:	2a1b      	cmp	r2, #27
  404668:	d827      	bhi.n	4046ba <_realloc_r+0x2ea>
  40466a:	f100 0308 	add.w	r3, r0, #8
  40466e:	f106 0208 	add.w	r2, r6, #8
  404672:	e6f2      	b.n	40445a <_realloc_r+0x8a>
  404674:	463b      	mov	r3, r7
  404676:	6832      	ldr	r2, [r6, #0]
  404678:	601a      	str	r2, [r3, #0]
  40467a:	6872      	ldr	r2, [r6, #4]
  40467c:	605a      	str	r2, [r3, #4]
  40467e:	68b2      	ldr	r2, [r6, #8]
  404680:	609a      	str	r2, [r3, #8]
  404682:	463e      	mov	r6, r7
  404684:	4674      	mov	r4, lr
  404686:	46d0      	mov	r8, sl
  404688:	e733      	b.n	4044f2 <_realloc_r+0x122>
  40468a:	eb08 0105 	add.w	r1, r8, r5
  40468e:	ebc5 0b0b 	rsb	fp, r5, fp
  404692:	f04b 0201 	orr.w	r2, fp, #1
  404696:	6099      	str	r1, [r3, #8]
  404698:	604a      	str	r2, [r1, #4]
  40469a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40469e:	f003 0301 	and.w	r3, r3, #1
  4046a2:	431d      	orrs	r5, r3
  4046a4:	4648      	mov	r0, r9
  4046a6:	f846 5c04 	str.w	r5, [r6, #-4]
  4046aa:	f7ff fe8f 	bl	4043cc <__malloc_unlock>
  4046ae:	4630      	mov	r0, r6
  4046b0:	e732      	b.n	404518 <_realloc_r+0x148>
  4046b2:	4631      	mov	r1, r6
  4046b4:	f7ff fe24 	bl	404300 <memmove>
  4046b8:	e6d5      	b.n	404466 <_realloc_r+0x96>
  4046ba:	68b3      	ldr	r3, [r6, #8]
  4046bc:	6083      	str	r3, [r0, #8]
  4046be:	68f3      	ldr	r3, [r6, #12]
  4046c0:	60c3      	str	r3, [r0, #12]
  4046c2:	2a24      	cmp	r2, #36	; 0x24
  4046c4:	d028      	beq.n	404718 <_realloc_r+0x348>
  4046c6:	f100 0310 	add.w	r3, r0, #16
  4046ca:	f106 0210 	add.w	r2, r6, #16
  4046ce:	e6c4      	b.n	40445a <_realloc_r+0x8a>
  4046d0:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4046d4:	f023 0303 	bic.w	r3, r3, #3
  4046d8:	441c      	add	r4, r3
  4046da:	e70a      	b.n	4044f2 <_realloc_r+0x122>
  4046dc:	4631      	mov	r1, r6
  4046de:	4638      	mov	r0, r7
  4046e0:	4674      	mov	r4, lr
  4046e2:	46d0      	mov	r8, sl
  4046e4:	f7ff fe0c 	bl	404300 <memmove>
  4046e8:	463e      	mov	r6, r7
  4046ea:	e702      	b.n	4044f2 <_realloc_r+0x122>
  4046ec:	463a      	mov	r2, r7
  4046ee:	e6f7      	b.n	4044e0 <_realloc_r+0x110>
  4046f0:	4631      	mov	r1, r6
  4046f2:	4638      	mov	r0, r7
  4046f4:	461c      	mov	r4, r3
  4046f6:	46d0      	mov	r8, sl
  4046f8:	f7ff fe02 	bl	404300 <memmove>
  4046fc:	463e      	mov	r6, r7
  4046fe:	e6f8      	b.n	4044f2 <_realloc_r+0x122>
  404700:	68b3      	ldr	r3, [r6, #8]
  404702:	f8ca 3010 	str.w	r3, [sl, #16]
  404706:	68f3      	ldr	r3, [r6, #12]
  404708:	f8ca 3014 	str.w	r3, [sl, #20]
  40470c:	2a24      	cmp	r2, #36	; 0x24
  40470e:	d01b      	beq.n	404748 <_realloc_r+0x378>
  404710:	3610      	adds	r6, #16
  404712:	f10a 0318 	add.w	r3, sl, #24
  404716:	e7ae      	b.n	404676 <_realloc_r+0x2a6>
  404718:	6933      	ldr	r3, [r6, #16]
  40471a:	6103      	str	r3, [r0, #16]
  40471c:	6973      	ldr	r3, [r6, #20]
  40471e:	6143      	str	r3, [r0, #20]
  404720:	f106 0218 	add.w	r2, r6, #24
  404724:	f100 0318 	add.w	r3, r0, #24
  404728:	e697      	b.n	40445a <_realloc_r+0x8a>
  40472a:	bf00      	nop
  40472c:	20400458 	.word	0x20400458
  404730:	68b1      	ldr	r1, [r6, #8]
  404732:	f8ca 1010 	str.w	r1, [sl, #16]
  404736:	68f1      	ldr	r1, [r6, #12]
  404738:	f8ca 1014 	str.w	r1, [sl, #20]
  40473c:	2a24      	cmp	r2, #36	; 0x24
  40473e:	d00f      	beq.n	404760 <_realloc_r+0x390>
  404740:	3610      	adds	r6, #16
  404742:	f10a 0218 	add.w	r2, sl, #24
  404746:	e6cb      	b.n	4044e0 <_realloc_r+0x110>
  404748:	6933      	ldr	r3, [r6, #16]
  40474a:	f8ca 3018 	str.w	r3, [sl, #24]
  40474e:	6973      	ldr	r3, [r6, #20]
  404750:	f8ca 301c 	str.w	r3, [sl, #28]
  404754:	3618      	adds	r6, #24
  404756:	f10a 0320 	add.w	r3, sl, #32
  40475a:	e78c      	b.n	404676 <_realloc_r+0x2a6>
  40475c:	463a      	mov	r2, r7
  40475e:	e764      	b.n	40462a <_realloc_r+0x25a>
  404760:	6932      	ldr	r2, [r6, #16]
  404762:	f8ca 2018 	str.w	r2, [sl, #24]
  404766:	6972      	ldr	r2, [r6, #20]
  404768:	f8ca 201c 	str.w	r2, [sl, #28]
  40476c:	3618      	adds	r6, #24
  40476e:	f10a 0220 	add.w	r2, sl, #32
  404772:	e6b5      	b.n	4044e0 <_realloc_r+0x110>
  404774:	4631      	mov	r1, r6
  404776:	4638      	mov	r0, r7
  404778:	9301      	str	r3, [sp, #4]
  40477a:	f7ff fdc1 	bl	404300 <memmove>
  40477e:	9b01      	ldr	r3, [sp, #4]
  404780:	e759      	b.n	404636 <_realloc_r+0x266>
  404782:	68b1      	ldr	r1, [r6, #8]
  404784:	f8ca 1010 	str.w	r1, [sl, #16]
  404788:	68f1      	ldr	r1, [r6, #12]
  40478a:	f8ca 1014 	str.w	r1, [sl, #20]
  40478e:	2a24      	cmp	r2, #36	; 0x24
  404790:	d003      	beq.n	40479a <_realloc_r+0x3ca>
  404792:	3610      	adds	r6, #16
  404794:	f10a 0218 	add.w	r2, sl, #24
  404798:	e747      	b.n	40462a <_realloc_r+0x25a>
  40479a:	6932      	ldr	r2, [r6, #16]
  40479c:	f8ca 2018 	str.w	r2, [sl, #24]
  4047a0:	6972      	ldr	r2, [r6, #20]
  4047a2:	f8ca 201c 	str.w	r2, [sl, #28]
  4047a6:	3618      	adds	r6, #24
  4047a8:	f10a 0220 	add.w	r2, sl, #32
  4047ac:	e73d      	b.n	40462a <_realloc_r+0x25a>
  4047ae:	bf00      	nop

004047b0 <_sbrk_r>:
  4047b0:	b538      	push	{r3, r4, r5, lr}
  4047b2:	4c07      	ldr	r4, [pc, #28]	; (4047d0 <_sbrk_r+0x20>)
  4047b4:	2300      	movs	r3, #0
  4047b6:	4605      	mov	r5, r0
  4047b8:	4608      	mov	r0, r1
  4047ba:	6023      	str	r3, [r4, #0]
  4047bc:	f7fd f92a 	bl	401a14 <_sbrk>
  4047c0:	1c43      	adds	r3, r0, #1
  4047c2:	d000      	beq.n	4047c6 <_sbrk_r+0x16>
  4047c4:	bd38      	pop	{r3, r4, r5, pc}
  4047c6:	6823      	ldr	r3, [r4, #0]
  4047c8:	2b00      	cmp	r3, #0
  4047ca:	d0fb      	beq.n	4047c4 <_sbrk_r+0x14>
  4047cc:	602b      	str	r3, [r5, #0]
  4047ce:	bd38      	pop	{r3, r4, r5, pc}
  4047d0:	20400da0 	.word	0x20400da0

004047d4 <__sread>:
  4047d4:	b510      	push	{r4, lr}
  4047d6:	460c      	mov	r4, r1
  4047d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4047dc:	f000 fa44 	bl	404c68 <_read_r>
  4047e0:	2800      	cmp	r0, #0
  4047e2:	db03      	blt.n	4047ec <__sread+0x18>
  4047e4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4047e6:	4403      	add	r3, r0
  4047e8:	6523      	str	r3, [r4, #80]	; 0x50
  4047ea:	bd10      	pop	{r4, pc}
  4047ec:	89a3      	ldrh	r3, [r4, #12]
  4047ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4047f2:	81a3      	strh	r3, [r4, #12]
  4047f4:	bd10      	pop	{r4, pc}
  4047f6:	bf00      	nop

004047f8 <__swrite>:
  4047f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4047fc:	4616      	mov	r6, r2
  4047fe:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  404802:	461f      	mov	r7, r3
  404804:	05d3      	lsls	r3, r2, #23
  404806:	460c      	mov	r4, r1
  404808:	4605      	mov	r5, r0
  40480a:	d507      	bpl.n	40481c <__swrite+0x24>
  40480c:	2200      	movs	r2, #0
  40480e:	2302      	movs	r3, #2
  404810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404814:	f000 fa12 	bl	404c3c <_lseek_r>
  404818:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40481c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404820:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404824:	81a2      	strh	r2, [r4, #12]
  404826:	463b      	mov	r3, r7
  404828:	4632      	mov	r2, r6
  40482a:	4628      	mov	r0, r5
  40482c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404830:	f000 b922 	b.w	404a78 <_write_r>

00404834 <__sseek>:
  404834:	b510      	push	{r4, lr}
  404836:	460c      	mov	r4, r1
  404838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40483c:	f000 f9fe 	bl	404c3c <_lseek_r>
  404840:	89a3      	ldrh	r3, [r4, #12]
  404842:	1c42      	adds	r2, r0, #1
  404844:	bf0e      	itee	eq
  404846:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40484a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40484e:	6520      	strne	r0, [r4, #80]	; 0x50
  404850:	81a3      	strh	r3, [r4, #12]
  404852:	bd10      	pop	{r4, pc}

00404854 <__sclose>:
  404854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404858:	f000 b976 	b.w	404b48 <_close_r>
	...

00404880 <strlen>:
  404880:	f890 f000 	pld	[r0]
  404884:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404888:	f020 0107 	bic.w	r1, r0, #7
  40488c:	f06f 0c00 	mvn.w	ip, #0
  404890:	f010 0407 	ands.w	r4, r0, #7
  404894:	f891 f020 	pld	[r1, #32]
  404898:	f040 8049 	bne.w	40492e <strlen+0xae>
  40489c:	f04f 0400 	mov.w	r4, #0
  4048a0:	f06f 0007 	mvn.w	r0, #7
  4048a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4048a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4048ac:	f100 0008 	add.w	r0, r0, #8
  4048b0:	fa82 f24c 	uadd8	r2, r2, ip
  4048b4:	faa4 f28c 	sel	r2, r4, ip
  4048b8:	fa83 f34c 	uadd8	r3, r3, ip
  4048bc:	faa2 f38c 	sel	r3, r2, ip
  4048c0:	bb4b      	cbnz	r3, 404916 <strlen+0x96>
  4048c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4048c6:	fa82 f24c 	uadd8	r2, r2, ip
  4048ca:	f100 0008 	add.w	r0, r0, #8
  4048ce:	faa4 f28c 	sel	r2, r4, ip
  4048d2:	fa83 f34c 	uadd8	r3, r3, ip
  4048d6:	faa2 f38c 	sel	r3, r2, ip
  4048da:	b9e3      	cbnz	r3, 404916 <strlen+0x96>
  4048dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4048e0:	fa82 f24c 	uadd8	r2, r2, ip
  4048e4:	f100 0008 	add.w	r0, r0, #8
  4048e8:	faa4 f28c 	sel	r2, r4, ip
  4048ec:	fa83 f34c 	uadd8	r3, r3, ip
  4048f0:	faa2 f38c 	sel	r3, r2, ip
  4048f4:	b97b      	cbnz	r3, 404916 <strlen+0x96>
  4048f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4048fa:	f101 0120 	add.w	r1, r1, #32
  4048fe:	fa82 f24c 	uadd8	r2, r2, ip
  404902:	f100 0008 	add.w	r0, r0, #8
  404906:	faa4 f28c 	sel	r2, r4, ip
  40490a:	fa83 f34c 	uadd8	r3, r3, ip
  40490e:	faa2 f38c 	sel	r3, r2, ip
  404912:	2b00      	cmp	r3, #0
  404914:	d0c6      	beq.n	4048a4 <strlen+0x24>
  404916:	2a00      	cmp	r2, #0
  404918:	bf04      	itt	eq
  40491a:	3004      	addeq	r0, #4
  40491c:	461a      	moveq	r2, r3
  40491e:	ba12      	rev	r2, r2
  404920:	fab2 f282 	clz	r2, r2
  404924:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404928:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40492c:	4770      	bx	lr
  40492e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404932:	f004 0503 	and.w	r5, r4, #3
  404936:	f1c4 0000 	rsb	r0, r4, #0
  40493a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40493e:	f014 0f04 	tst.w	r4, #4
  404942:	f891 f040 	pld	[r1, #64]	; 0x40
  404946:	fa0c f505 	lsl.w	r5, ip, r5
  40494a:	ea62 0205 	orn	r2, r2, r5
  40494e:	bf1c      	itt	ne
  404950:	ea63 0305 	ornne	r3, r3, r5
  404954:	4662      	movne	r2, ip
  404956:	f04f 0400 	mov.w	r4, #0
  40495a:	e7a9      	b.n	4048b0 <strlen+0x30>

0040495c <__swbuf_r>:
  40495c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40495e:	460e      	mov	r6, r1
  404960:	4614      	mov	r4, r2
  404962:	4607      	mov	r7, r0
  404964:	b110      	cbz	r0, 40496c <__swbuf_r+0x10>
  404966:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404968:	2b00      	cmp	r3, #0
  40496a:	d04a      	beq.n	404a02 <__swbuf_r+0xa6>
  40496c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404970:	69a3      	ldr	r3, [r4, #24]
  404972:	60a3      	str	r3, [r4, #8]
  404974:	b291      	uxth	r1, r2
  404976:	0708      	lsls	r0, r1, #28
  404978:	d538      	bpl.n	4049ec <__swbuf_r+0x90>
  40497a:	6923      	ldr	r3, [r4, #16]
  40497c:	2b00      	cmp	r3, #0
  40497e:	d035      	beq.n	4049ec <__swbuf_r+0x90>
  404980:	0489      	lsls	r1, r1, #18
  404982:	b2f5      	uxtb	r5, r6
  404984:	d515      	bpl.n	4049b2 <__swbuf_r+0x56>
  404986:	6822      	ldr	r2, [r4, #0]
  404988:	6961      	ldr	r1, [r4, #20]
  40498a:	1ad3      	subs	r3, r2, r3
  40498c:	428b      	cmp	r3, r1
  40498e:	da1c      	bge.n	4049ca <__swbuf_r+0x6e>
  404990:	3301      	adds	r3, #1
  404992:	68a1      	ldr	r1, [r4, #8]
  404994:	1c50      	adds	r0, r2, #1
  404996:	3901      	subs	r1, #1
  404998:	60a1      	str	r1, [r4, #8]
  40499a:	6020      	str	r0, [r4, #0]
  40499c:	7016      	strb	r6, [r2, #0]
  40499e:	6962      	ldr	r2, [r4, #20]
  4049a0:	429a      	cmp	r2, r3
  4049a2:	d01a      	beq.n	4049da <__swbuf_r+0x7e>
  4049a4:	89a3      	ldrh	r3, [r4, #12]
  4049a6:	07db      	lsls	r3, r3, #31
  4049a8:	d501      	bpl.n	4049ae <__swbuf_r+0x52>
  4049aa:	2d0a      	cmp	r5, #10
  4049ac:	d015      	beq.n	4049da <__swbuf_r+0x7e>
  4049ae:	4628      	mov	r0, r5
  4049b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4049b2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4049b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4049b8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4049bc:	81a2      	strh	r2, [r4, #12]
  4049be:	6822      	ldr	r2, [r4, #0]
  4049c0:	6661      	str	r1, [r4, #100]	; 0x64
  4049c2:	6961      	ldr	r1, [r4, #20]
  4049c4:	1ad3      	subs	r3, r2, r3
  4049c6:	428b      	cmp	r3, r1
  4049c8:	dbe2      	blt.n	404990 <__swbuf_r+0x34>
  4049ca:	4621      	mov	r1, r4
  4049cc:	4638      	mov	r0, r7
  4049ce:	f7fe fd13 	bl	4033f8 <_fflush_r>
  4049d2:	b940      	cbnz	r0, 4049e6 <__swbuf_r+0x8a>
  4049d4:	6822      	ldr	r2, [r4, #0]
  4049d6:	2301      	movs	r3, #1
  4049d8:	e7db      	b.n	404992 <__swbuf_r+0x36>
  4049da:	4621      	mov	r1, r4
  4049dc:	4638      	mov	r0, r7
  4049de:	f7fe fd0b 	bl	4033f8 <_fflush_r>
  4049e2:	2800      	cmp	r0, #0
  4049e4:	d0e3      	beq.n	4049ae <__swbuf_r+0x52>
  4049e6:	f04f 30ff 	mov.w	r0, #4294967295
  4049ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4049ec:	4621      	mov	r1, r4
  4049ee:	4638      	mov	r0, r7
  4049f0:	f7fe fbea 	bl	4031c8 <__swsetup_r>
  4049f4:	2800      	cmp	r0, #0
  4049f6:	d1f6      	bne.n	4049e6 <__swbuf_r+0x8a>
  4049f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4049fc:	6923      	ldr	r3, [r4, #16]
  4049fe:	b291      	uxth	r1, r2
  404a00:	e7be      	b.n	404980 <__swbuf_r+0x24>
  404a02:	f7fe fd8d 	bl	403520 <__sinit>
  404a06:	e7b1      	b.n	40496c <__swbuf_r+0x10>

00404a08 <_wcrtomb_r>:
  404a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a0c:	4605      	mov	r5, r0
  404a0e:	b086      	sub	sp, #24
  404a10:	461e      	mov	r6, r3
  404a12:	460c      	mov	r4, r1
  404a14:	b1a1      	cbz	r1, 404a40 <_wcrtomb_r+0x38>
  404a16:	4b10      	ldr	r3, [pc, #64]	; (404a58 <_wcrtomb_r+0x50>)
  404a18:	4617      	mov	r7, r2
  404a1a:	f8d3 8000 	ldr.w	r8, [r3]
  404a1e:	f7ff f8dd 	bl	403bdc <__locale_charset>
  404a22:	9600      	str	r6, [sp, #0]
  404a24:	4603      	mov	r3, r0
  404a26:	463a      	mov	r2, r7
  404a28:	4621      	mov	r1, r4
  404a2a:	4628      	mov	r0, r5
  404a2c:	47c0      	blx	r8
  404a2e:	1c43      	adds	r3, r0, #1
  404a30:	d103      	bne.n	404a3a <_wcrtomb_r+0x32>
  404a32:	2200      	movs	r2, #0
  404a34:	238a      	movs	r3, #138	; 0x8a
  404a36:	6032      	str	r2, [r6, #0]
  404a38:	602b      	str	r3, [r5, #0]
  404a3a:	b006      	add	sp, #24
  404a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a40:	4b05      	ldr	r3, [pc, #20]	; (404a58 <_wcrtomb_r+0x50>)
  404a42:	681f      	ldr	r7, [r3, #0]
  404a44:	f7ff f8ca 	bl	403bdc <__locale_charset>
  404a48:	9600      	str	r6, [sp, #0]
  404a4a:	4603      	mov	r3, r0
  404a4c:	4622      	mov	r2, r4
  404a4e:	a903      	add	r1, sp, #12
  404a50:	4628      	mov	r0, r5
  404a52:	47b8      	blx	r7
  404a54:	e7eb      	b.n	404a2e <_wcrtomb_r+0x26>
  404a56:	bf00      	nop
  404a58:	20400868 	.word	0x20400868

00404a5c <__ascii_wctomb>:
  404a5c:	b121      	cbz	r1, 404a68 <__ascii_wctomb+0xc>
  404a5e:	2aff      	cmp	r2, #255	; 0xff
  404a60:	d804      	bhi.n	404a6c <__ascii_wctomb+0x10>
  404a62:	700a      	strb	r2, [r1, #0]
  404a64:	2001      	movs	r0, #1
  404a66:	4770      	bx	lr
  404a68:	4608      	mov	r0, r1
  404a6a:	4770      	bx	lr
  404a6c:	238a      	movs	r3, #138	; 0x8a
  404a6e:	6003      	str	r3, [r0, #0]
  404a70:	f04f 30ff 	mov.w	r0, #4294967295
  404a74:	4770      	bx	lr
  404a76:	bf00      	nop

00404a78 <_write_r>:
  404a78:	b570      	push	{r4, r5, r6, lr}
  404a7a:	460d      	mov	r5, r1
  404a7c:	4c08      	ldr	r4, [pc, #32]	; (404aa0 <_write_r+0x28>)
  404a7e:	4611      	mov	r1, r2
  404a80:	4606      	mov	r6, r0
  404a82:	461a      	mov	r2, r3
  404a84:	4628      	mov	r0, r5
  404a86:	2300      	movs	r3, #0
  404a88:	6023      	str	r3, [r4, #0]
  404a8a:	f7fb fca3 	bl	4003d4 <_write>
  404a8e:	1c43      	adds	r3, r0, #1
  404a90:	d000      	beq.n	404a94 <_write_r+0x1c>
  404a92:	bd70      	pop	{r4, r5, r6, pc}
  404a94:	6823      	ldr	r3, [r4, #0]
  404a96:	2b00      	cmp	r3, #0
  404a98:	d0fb      	beq.n	404a92 <_write_r+0x1a>
  404a9a:	6033      	str	r3, [r6, #0]
  404a9c:	bd70      	pop	{r4, r5, r6, pc}
  404a9e:	bf00      	nop
  404aa0:	20400da0 	.word	0x20400da0

00404aa4 <__register_exitproc>:
  404aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404aa8:	4c25      	ldr	r4, [pc, #148]	; (404b40 <__register_exitproc+0x9c>)
  404aaa:	6825      	ldr	r5, [r4, #0]
  404aac:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404ab0:	4606      	mov	r6, r0
  404ab2:	4688      	mov	r8, r1
  404ab4:	4692      	mov	sl, r2
  404ab6:	4699      	mov	r9, r3
  404ab8:	b3c4      	cbz	r4, 404b2c <__register_exitproc+0x88>
  404aba:	6860      	ldr	r0, [r4, #4]
  404abc:	281f      	cmp	r0, #31
  404abe:	dc17      	bgt.n	404af0 <__register_exitproc+0x4c>
  404ac0:	1c43      	adds	r3, r0, #1
  404ac2:	b176      	cbz	r6, 404ae2 <__register_exitproc+0x3e>
  404ac4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  404ac8:	2201      	movs	r2, #1
  404aca:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404ace:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  404ad2:	4082      	lsls	r2, r0
  404ad4:	4311      	orrs	r1, r2
  404ad6:	2e02      	cmp	r6, #2
  404ad8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  404adc:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404ae0:	d01e      	beq.n	404b20 <__register_exitproc+0x7c>
  404ae2:	3002      	adds	r0, #2
  404ae4:	6063      	str	r3, [r4, #4]
  404ae6:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  404aea:	2000      	movs	r0, #0
  404aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404af0:	4b14      	ldr	r3, [pc, #80]	; (404b44 <__register_exitproc+0xa0>)
  404af2:	b303      	cbz	r3, 404b36 <__register_exitproc+0x92>
  404af4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404af8:	f7ff f8ee 	bl	403cd8 <malloc>
  404afc:	4604      	mov	r4, r0
  404afe:	b1d0      	cbz	r0, 404b36 <__register_exitproc+0x92>
  404b00:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  404b04:	2700      	movs	r7, #0
  404b06:	e880 0088 	stmia.w	r0, {r3, r7}
  404b0a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404b0e:	4638      	mov	r0, r7
  404b10:	2301      	movs	r3, #1
  404b12:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  404b16:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  404b1a:	2e00      	cmp	r6, #0
  404b1c:	d0e1      	beq.n	404ae2 <__register_exitproc+0x3e>
  404b1e:	e7d1      	b.n	404ac4 <__register_exitproc+0x20>
  404b20:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  404b24:	430a      	orrs	r2, r1
  404b26:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  404b2a:	e7da      	b.n	404ae2 <__register_exitproc+0x3e>
  404b2c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  404b30:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404b34:	e7c1      	b.n	404aba <__register_exitproc+0x16>
  404b36:	f04f 30ff 	mov.w	r0, #4294967295
  404b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404b3e:	bf00      	nop
  404b40:	004057ac 	.word	0x004057ac
  404b44:	00403cd9 	.word	0x00403cd9

00404b48 <_close_r>:
  404b48:	b538      	push	{r3, r4, r5, lr}
  404b4a:	4c07      	ldr	r4, [pc, #28]	; (404b68 <_close_r+0x20>)
  404b4c:	2300      	movs	r3, #0
  404b4e:	4605      	mov	r5, r0
  404b50:	4608      	mov	r0, r1
  404b52:	6023      	str	r3, [r4, #0]
  404b54:	f7fc ff78 	bl	401a48 <_close>
  404b58:	1c43      	adds	r3, r0, #1
  404b5a:	d000      	beq.n	404b5e <_close_r+0x16>
  404b5c:	bd38      	pop	{r3, r4, r5, pc}
  404b5e:	6823      	ldr	r3, [r4, #0]
  404b60:	2b00      	cmp	r3, #0
  404b62:	d0fb      	beq.n	404b5c <_close_r+0x14>
  404b64:	602b      	str	r3, [r5, #0]
  404b66:	bd38      	pop	{r3, r4, r5, pc}
  404b68:	20400da0 	.word	0x20400da0

00404b6c <_fclose_r>:
  404b6c:	2900      	cmp	r1, #0
  404b6e:	d03d      	beq.n	404bec <_fclose_r+0x80>
  404b70:	b570      	push	{r4, r5, r6, lr}
  404b72:	4605      	mov	r5, r0
  404b74:	460c      	mov	r4, r1
  404b76:	b108      	cbz	r0, 404b7c <_fclose_r+0x10>
  404b78:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404b7a:	b37b      	cbz	r3, 404bdc <_fclose_r+0x70>
  404b7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b80:	b90b      	cbnz	r3, 404b86 <_fclose_r+0x1a>
  404b82:	2000      	movs	r0, #0
  404b84:	bd70      	pop	{r4, r5, r6, pc}
  404b86:	4621      	mov	r1, r4
  404b88:	4628      	mov	r0, r5
  404b8a:	f7fe fb91 	bl	4032b0 <__sflush_r>
  404b8e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404b90:	4606      	mov	r6, r0
  404b92:	b133      	cbz	r3, 404ba2 <_fclose_r+0x36>
  404b94:	69e1      	ldr	r1, [r4, #28]
  404b96:	4628      	mov	r0, r5
  404b98:	4798      	blx	r3
  404b9a:	2800      	cmp	r0, #0
  404b9c:	bfb8      	it	lt
  404b9e:	f04f 36ff 	movlt.w	r6, #4294967295
  404ba2:	89a3      	ldrh	r3, [r4, #12]
  404ba4:	061b      	lsls	r3, r3, #24
  404ba6:	d41c      	bmi.n	404be2 <_fclose_r+0x76>
  404ba8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404baa:	b141      	cbz	r1, 404bbe <_fclose_r+0x52>
  404bac:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404bb0:	4299      	cmp	r1, r3
  404bb2:	d002      	beq.n	404bba <_fclose_r+0x4e>
  404bb4:	4628      	mov	r0, r5
  404bb6:	f7fe fd7d 	bl	4036b4 <_free_r>
  404bba:	2300      	movs	r3, #0
  404bbc:	6323      	str	r3, [r4, #48]	; 0x30
  404bbe:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404bc0:	b121      	cbz	r1, 404bcc <_fclose_r+0x60>
  404bc2:	4628      	mov	r0, r5
  404bc4:	f7fe fd76 	bl	4036b4 <_free_r>
  404bc8:	2300      	movs	r3, #0
  404bca:	6463      	str	r3, [r4, #68]	; 0x44
  404bcc:	f7fe fcae 	bl	40352c <__sfp_lock_acquire>
  404bd0:	2300      	movs	r3, #0
  404bd2:	81a3      	strh	r3, [r4, #12]
  404bd4:	f7fe fcac 	bl	403530 <__sfp_lock_release>
  404bd8:	4630      	mov	r0, r6
  404bda:	bd70      	pop	{r4, r5, r6, pc}
  404bdc:	f7fe fca0 	bl	403520 <__sinit>
  404be0:	e7cc      	b.n	404b7c <_fclose_r+0x10>
  404be2:	6921      	ldr	r1, [r4, #16]
  404be4:	4628      	mov	r0, r5
  404be6:	f7fe fd65 	bl	4036b4 <_free_r>
  404bea:	e7dd      	b.n	404ba8 <_fclose_r+0x3c>
  404bec:	2000      	movs	r0, #0
  404bee:	4770      	bx	lr

00404bf0 <_fstat_r>:
  404bf0:	b538      	push	{r3, r4, r5, lr}
  404bf2:	460b      	mov	r3, r1
  404bf4:	4c07      	ldr	r4, [pc, #28]	; (404c14 <_fstat_r+0x24>)
  404bf6:	4605      	mov	r5, r0
  404bf8:	4611      	mov	r1, r2
  404bfa:	4618      	mov	r0, r3
  404bfc:	2300      	movs	r3, #0
  404bfe:	6023      	str	r3, [r4, #0]
  404c00:	f7fc ff26 	bl	401a50 <_fstat>
  404c04:	1c43      	adds	r3, r0, #1
  404c06:	d000      	beq.n	404c0a <_fstat_r+0x1a>
  404c08:	bd38      	pop	{r3, r4, r5, pc}
  404c0a:	6823      	ldr	r3, [r4, #0]
  404c0c:	2b00      	cmp	r3, #0
  404c0e:	d0fb      	beq.n	404c08 <_fstat_r+0x18>
  404c10:	602b      	str	r3, [r5, #0]
  404c12:	bd38      	pop	{r3, r4, r5, pc}
  404c14:	20400da0 	.word	0x20400da0

00404c18 <_isatty_r>:
  404c18:	b538      	push	{r3, r4, r5, lr}
  404c1a:	4c07      	ldr	r4, [pc, #28]	; (404c38 <_isatty_r+0x20>)
  404c1c:	2300      	movs	r3, #0
  404c1e:	4605      	mov	r5, r0
  404c20:	4608      	mov	r0, r1
  404c22:	6023      	str	r3, [r4, #0]
  404c24:	f7fc ff1a 	bl	401a5c <_isatty>
  404c28:	1c43      	adds	r3, r0, #1
  404c2a:	d000      	beq.n	404c2e <_isatty_r+0x16>
  404c2c:	bd38      	pop	{r3, r4, r5, pc}
  404c2e:	6823      	ldr	r3, [r4, #0]
  404c30:	2b00      	cmp	r3, #0
  404c32:	d0fb      	beq.n	404c2c <_isatty_r+0x14>
  404c34:	602b      	str	r3, [r5, #0]
  404c36:	bd38      	pop	{r3, r4, r5, pc}
  404c38:	20400da0 	.word	0x20400da0

00404c3c <_lseek_r>:
  404c3c:	b570      	push	{r4, r5, r6, lr}
  404c3e:	460d      	mov	r5, r1
  404c40:	4c08      	ldr	r4, [pc, #32]	; (404c64 <_lseek_r+0x28>)
  404c42:	4611      	mov	r1, r2
  404c44:	4606      	mov	r6, r0
  404c46:	461a      	mov	r2, r3
  404c48:	4628      	mov	r0, r5
  404c4a:	2300      	movs	r3, #0
  404c4c:	6023      	str	r3, [r4, #0]
  404c4e:	f7fc ff07 	bl	401a60 <_lseek>
  404c52:	1c43      	adds	r3, r0, #1
  404c54:	d000      	beq.n	404c58 <_lseek_r+0x1c>
  404c56:	bd70      	pop	{r4, r5, r6, pc}
  404c58:	6823      	ldr	r3, [r4, #0]
  404c5a:	2b00      	cmp	r3, #0
  404c5c:	d0fb      	beq.n	404c56 <_lseek_r+0x1a>
  404c5e:	6033      	str	r3, [r6, #0]
  404c60:	bd70      	pop	{r4, r5, r6, pc}
  404c62:	bf00      	nop
  404c64:	20400da0 	.word	0x20400da0

00404c68 <_read_r>:
  404c68:	b570      	push	{r4, r5, r6, lr}
  404c6a:	460d      	mov	r5, r1
  404c6c:	4c08      	ldr	r4, [pc, #32]	; (404c90 <_read_r+0x28>)
  404c6e:	4611      	mov	r1, r2
  404c70:	4606      	mov	r6, r0
  404c72:	461a      	mov	r2, r3
  404c74:	4628      	mov	r0, r5
  404c76:	2300      	movs	r3, #0
  404c78:	6023      	str	r3, [r4, #0]
  404c7a:	f7fb fb8d 	bl	400398 <_read>
  404c7e:	1c43      	adds	r3, r0, #1
  404c80:	d000      	beq.n	404c84 <_read_r+0x1c>
  404c82:	bd70      	pop	{r4, r5, r6, pc}
  404c84:	6823      	ldr	r3, [r4, #0]
  404c86:	2b00      	cmp	r3, #0
  404c88:	d0fb      	beq.n	404c82 <_read_r+0x1a>
  404c8a:	6033      	str	r3, [r6, #0]
  404c8c:	bd70      	pop	{r4, r5, r6, pc}
  404c8e:	bf00      	nop
  404c90:	20400da0 	.word	0x20400da0

00404c94 <__aeabi_uldivmod>:
  404c94:	b953      	cbnz	r3, 404cac <__aeabi_uldivmod+0x18>
  404c96:	b94a      	cbnz	r2, 404cac <__aeabi_uldivmod+0x18>
  404c98:	2900      	cmp	r1, #0
  404c9a:	bf08      	it	eq
  404c9c:	2800      	cmpeq	r0, #0
  404c9e:	bf1c      	itt	ne
  404ca0:	f04f 31ff 	movne.w	r1, #4294967295
  404ca4:	f04f 30ff 	movne.w	r0, #4294967295
  404ca8:	f000 b97e 	b.w	404fa8 <__aeabi_idiv0>
  404cac:	f1ad 0c08 	sub.w	ip, sp, #8
  404cb0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404cb4:	f000 f806 	bl	404cc4 <__udivmoddi4>
  404cb8:	f8dd e004 	ldr.w	lr, [sp, #4]
  404cbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404cc0:	b004      	add	sp, #16
  404cc2:	4770      	bx	lr

00404cc4 <__udivmoddi4>:
  404cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404cc8:	468c      	mov	ip, r1
  404cca:	460e      	mov	r6, r1
  404ccc:	4604      	mov	r4, r0
  404cce:	9d08      	ldr	r5, [sp, #32]
  404cd0:	2b00      	cmp	r3, #0
  404cd2:	d150      	bne.n	404d76 <__udivmoddi4+0xb2>
  404cd4:	428a      	cmp	r2, r1
  404cd6:	4617      	mov	r7, r2
  404cd8:	d96c      	bls.n	404db4 <__udivmoddi4+0xf0>
  404cda:	fab2 fe82 	clz	lr, r2
  404cde:	f1be 0f00 	cmp.w	lr, #0
  404ce2:	d00b      	beq.n	404cfc <__udivmoddi4+0x38>
  404ce4:	f1ce 0420 	rsb	r4, lr, #32
  404ce8:	fa20 f404 	lsr.w	r4, r0, r4
  404cec:	fa01 f60e 	lsl.w	r6, r1, lr
  404cf0:	ea44 0c06 	orr.w	ip, r4, r6
  404cf4:	fa02 f70e 	lsl.w	r7, r2, lr
  404cf8:	fa00 f40e 	lsl.w	r4, r0, lr
  404cfc:	ea4f 4917 	mov.w	r9, r7, lsr #16
  404d00:	0c22      	lsrs	r2, r4, #16
  404d02:	fbbc f0f9 	udiv	r0, ip, r9
  404d06:	fa1f f887 	uxth.w	r8, r7
  404d0a:	fb09 c610 	mls	r6, r9, r0, ip
  404d0e:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404d12:	fb00 f308 	mul.w	r3, r0, r8
  404d16:	42b3      	cmp	r3, r6
  404d18:	d909      	bls.n	404d2e <__udivmoddi4+0x6a>
  404d1a:	19f6      	adds	r6, r6, r7
  404d1c:	f100 32ff 	add.w	r2, r0, #4294967295
  404d20:	f080 8122 	bcs.w	404f68 <__udivmoddi4+0x2a4>
  404d24:	42b3      	cmp	r3, r6
  404d26:	f240 811f 	bls.w	404f68 <__udivmoddi4+0x2a4>
  404d2a:	3802      	subs	r0, #2
  404d2c:	443e      	add	r6, r7
  404d2e:	1af6      	subs	r6, r6, r3
  404d30:	b2a2      	uxth	r2, r4
  404d32:	fbb6 f3f9 	udiv	r3, r6, r9
  404d36:	fb09 6613 	mls	r6, r9, r3, r6
  404d3a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  404d3e:	fb03 f808 	mul.w	r8, r3, r8
  404d42:	45a0      	cmp	r8, r4
  404d44:	d909      	bls.n	404d5a <__udivmoddi4+0x96>
  404d46:	19e4      	adds	r4, r4, r7
  404d48:	f103 32ff 	add.w	r2, r3, #4294967295
  404d4c:	f080 810a 	bcs.w	404f64 <__udivmoddi4+0x2a0>
  404d50:	45a0      	cmp	r8, r4
  404d52:	f240 8107 	bls.w	404f64 <__udivmoddi4+0x2a0>
  404d56:	3b02      	subs	r3, #2
  404d58:	443c      	add	r4, r7
  404d5a:	ebc8 0404 	rsb	r4, r8, r4
  404d5e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404d62:	2100      	movs	r1, #0
  404d64:	2d00      	cmp	r5, #0
  404d66:	d062      	beq.n	404e2e <__udivmoddi4+0x16a>
  404d68:	fa24 f40e 	lsr.w	r4, r4, lr
  404d6c:	2300      	movs	r3, #0
  404d6e:	602c      	str	r4, [r5, #0]
  404d70:	606b      	str	r3, [r5, #4]
  404d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404d76:	428b      	cmp	r3, r1
  404d78:	d907      	bls.n	404d8a <__udivmoddi4+0xc6>
  404d7a:	2d00      	cmp	r5, #0
  404d7c:	d055      	beq.n	404e2a <__udivmoddi4+0x166>
  404d7e:	2100      	movs	r1, #0
  404d80:	e885 0041 	stmia.w	r5, {r0, r6}
  404d84:	4608      	mov	r0, r1
  404d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404d8a:	fab3 f183 	clz	r1, r3
  404d8e:	2900      	cmp	r1, #0
  404d90:	f040 8090 	bne.w	404eb4 <__udivmoddi4+0x1f0>
  404d94:	42b3      	cmp	r3, r6
  404d96:	d302      	bcc.n	404d9e <__udivmoddi4+0xda>
  404d98:	4282      	cmp	r2, r0
  404d9a:	f200 80f8 	bhi.w	404f8e <__udivmoddi4+0x2ca>
  404d9e:	1a84      	subs	r4, r0, r2
  404da0:	eb66 0603 	sbc.w	r6, r6, r3
  404da4:	2001      	movs	r0, #1
  404da6:	46b4      	mov	ip, r6
  404da8:	2d00      	cmp	r5, #0
  404daa:	d040      	beq.n	404e2e <__udivmoddi4+0x16a>
  404dac:	e885 1010 	stmia.w	r5, {r4, ip}
  404db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404db4:	b912      	cbnz	r2, 404dbc <__udivmoddi4+0xf8>
  404db6:	2701      	movs	r7, #1
  404db8:	fbb7 f7f2 	udiv	r7, r7, r2
  404dbc:	fab7 fe87 	clz	lr, r7
  404dc0:	f1be 0f00 	cmp.w	lr, #0
  404dc4:	d135      	bne.n	404e32 <__udivmoddi4+0x16e>
  404dc6:	1bf3      	subs	r3, r6, r7
  404dc8:	ea4f 4817 	mov.w	r8, r7, lsr #16
  404dcc:	fa1f fc87 	uxth.w	ip, r7
  404dd0:	2101      	movs	r1, #1
  404dd2:	fbb3 f0f8 	udiv	r0, r3, r8
  404dd6:	0c22      	lsrs	r2, r4, #16
  404dd8:	fb08 3610 	mls	r6, r8, r0, r3
  404ddc:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  404de0:	fb0c f300 	mul.w	r3, ip, r0
  404de4:	42b3      	cmp	r3, r6
  404de6:	d907      	bls.n	404df8 <__udivmoddi4+0x134>
  404de8:	19f6      	adds	r6, r6, r7
  404dea:	f100 32ff 	add.w	r2, r0, #4294967295
  404dee:	d202      	bcs.n	404df6 <__udivmoddi4+0x132>
  404df0:	42b3      	cmp	r3, r6
  404df2:	f200 80ce 	bhi.w	404f92 <__udivmoddi4+0x2ce>
  404df6:	4610      	mov	r0, r2
  404df8:	1af6      	subs	r6, r6, r3
  404dfa:	b2a2      	uxth	r2, r4
  404dfc:	fbb6 f3f8 	udiv	r3, r6, r8
  404e00:	fb08 6613 	mls	r6, r8, r3, r6
  404e04:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  404e08:	fb0c fc03 	mul.w	ip, ip, r3
  404e0c:	45a4      	cmp	ip, r4
  404e0e:	d907      	bls.n	404e20 <__udivmoddi4+0x15c>
  404e10:	19e4      	adds	r4, r4, r7
  404e12:	f103 32ff 	add.w	r2, r3, #4294967295
  404e16:	d202      	bcs.n	404e1e <__udivmoddi4+0x15a>
  404e18:	45a4      	cmp	ip, r4
  404e1a:	f200 80b5 	bhi.w	404f88 <__udivmoddi4+0x2c4>
  404e1e:	4613      	mov	r3, r2
  404e20:	ebcc 0404 	rsb	r4, ip, r4
  404e24:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404e28:	e79c      	b.n	404d64 <__udivmoddi4+0xa0>
  404e2a:	4629      	mov	r1, r5
  404e2c:	4628      	mov	r0, r5
  404e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404e32:	f1ce 0120 	rsb	r1, lr, #32
  404e36:	fa06 f30e 	lsl.w	r3, r6, lr
  404e3a:	fa07 f70e 	lsl.w	r7, r7, lr
  404e3e:	fa20 f901 	lsr.w	r9, r0, r1
  404e42:	ea4f 4817 	mov.w	r8, r7, lsr #16
  404e46:	40ce      	lsrs	r6, r1
  404e48:	ea49 0903 	orr.w	r9, r9, r3
  404e4c:	fbb6 faf8 	udiv	sl, r6, r8
  404e50:	ea4f 4419 	mov.w	r4, r9, lsr #16
  404e54:	fb08 661a 	mls	r6, r8, sl, r6
  404e58:	fa1f fc87 	uxth.w	ip, r7
  404e5c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  404e60:	fb0a f20c 	mul.w	r2, sl, ip
  404e64:	429a      	cmp	r2, r3
  404e66:	fa00 f40e 	lsl.w	r4, r0, lr
  404e6a:	d90a      	bls.n	404e82 <__udivmoddi4+0x1be>
  404e6c:	19db      	adds	r3, r3, r7
  404e6e:	f10a 31ff 	add.w	r1, sl, #4294967295
  404e72:	f080 8087 	bcs.w	404f84 <__udivmoddi4+0x2c0>
  404e76:	429a      	cmp	r2, r3
  404e78:	f240 8084 	bls.w	404f84 <__udivmoddi4+0x2c0>
  404e7c:	f1aa 0a02 	sub.w	sl, sl, #2
  404e80:	443b      	add	r3, r7
  404e82:	1a9b      	subs	r3, r3, r2
  404e84:	fa1f f989 	uxth.w	r9, r9
  404e88:	fbb3 f1f8 	udiv	r1, r3, r8
  404e8c:	fb08 3311 	mls	r3, r8, r1, r3
  404e90:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  404e94:	fb01 f60c 	mul.w	r6, r1, ip
  404e98:	429e      	cmp	r6, r3
  404e9a:	d907      	bls.n	404eac <__udivmoddi4+0x1e8>
  404e9c:	19db      	adds	r3, r3, r7
  404e9e:	f101 32ff 	add.w	r2, r1, #4294967295
  404ea2:	d26b      	bcs.n	404f7c <__udivmoddi4+0x2b8>
  404ea4:	429e      	cmp	r6, r3
  404ea6:	d969      	bls.n	404f7c <__udivmoddi4+0x2b8>
  404ea8:	3902      	subs	r1, #2
  404eaa:	443b      	add	r3, r7
  404eac:	1b9b      	subs	r3, r3, r6
  404eae:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  404eb2:	e78e      	b.n	404dd2 <__udivmoddi4+0x10e>
  404eb4:	f1c1 0e20 	rsb	lr, r1, #32
  404eb8:	fa22 f40e 	lsr.w	r4, r2, lr
  404ebc:	408b      	lsls	r3, r1
  404ebe:	4323      	orrs	r3, r4
  404ec0:	fa20 f70e 	lsr.w	r7, r0, lr
  404ec4:	fa06 f401 	lsl.w	r4, r6, r1
  404ec8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404ecc:	fa26 f60e 	lsr.w	r6, r6, lr
  404ed0:	433c      	orrs	r4, r7
  404ed2:	fbb6 f9fc 	udiv	r9, r6, ip
  404ed6:	0c27      	lsrs	r7, r4, #16
  404ed8:	fb0c 6619 	mls	r6, ip, r9, r6
  404edc:	fa1f f883 	uxth.w	r8, r3
  404ee0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  404ee4:	fb09 f708 	mul.w	r7, r9, r8
  404ee8:	42b7      	cmp	r7, r6
  404eea:	fa02 f201 	lsl.w	r2, r2, r1
  404eee:	fa00 fa01 	lsl.w	sl, r0, r1
  404ef2:	d908      	bls.n	404f06 <__udivmoddi4+0x242>
  404ef4:	18f6      	adds	r6, r6, r3
  404ef6:	f109 30ff 	add.w	r0, r9, #4294967295
  404efa:	d241      	bcs.n	404f80 <__udivmoddi4+0x2bc>
  404efc:	42b7      	cmp	r7, r6
  404efe:	d93f      	bls.n	404f80 <__udivmoddi4+0x2bc>
  404f00:	f1a9 0902 	sub.w	r9, r9, #2
  404f04:	441e      	add	r6, r3
  404f06:	1bf6      	subs	r6, r6, r7
  404f08:	b2a0      	uxth	r0, r4
  404f0a:	fbb6 f4fc 	udiv	r4, r6, ip
  404f0e:	fb0c 6614 	mls	r6, ip, r4, r6
  404f12:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  404f16:	fb04 f808 	mul.w	r8, r4, r8
  404f1a:	45b8      	cmp	r8, r7
  404f1c:	d907      	bls.n	404f2e <__udivmoddi4+0x26a>
  404f1e:	18ff      	adds	r7, r7, r3
  404f20:	f104 30ff 	add.w	r0, r4, #4294967295
  404f24:	d228      	bcs.n	404f78 <__udivmoddi4+0x2b4>
  404f26:	45b8      	cmp	r8, r7
  404f28:	d926      	bls.n	404f78 <__udivmoddi4+0x2b4>
  404f2a:	3c02      	subs	r4, #2
  404f2c:	441f      	add	r7, r3
  404f2e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  404f32:	ebc8 0707 	rsb	r7, r8, r7
  404f36:	fba0 8902 	umull	r8, r9, r0, r2
  404f3a:	454f      	cmp	r7, r9
  404f3c:	4644      	mov	r4, r8
  404f3e:	464e      	mov	r6, r9
  404f40:	d314      	bcc.n	404f6c <__udivmoddi4+0x2a8>
  404f42:	d029      	beq.n	404f98 <__udivmoddi4+0x2d4>
  404f44:	b365      	cbz	r5, 404fa0 <__udivmoddi4+0x2dc>
  404f46:	ebba 0304 	subs.w	r3, sl, r4
  404f4a:	eb67 0706 	sbc.w	r7, r7, r6
  404f4e:	fa07 fe0e 	lsl.w	lr, r7, lr
  404f52:	40cb      	lsrs	r3, r1
  404f54:	40cf      	lsrs	r7, r1
  404f56:	ea4e 0303 	orr.w	r3, lr, r3
  404f5a:	e885 0088 	stmia.w	r5, {r3, r7}
  404f5e:	2100      	movs	r1, #0
  404f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404f64:	4613      	mov	r3, r2
  404f66:	e6f8      	b.n	404d5a <__udivmoddi4+0x96>
  404f68:	4610      	mov	r0, r2
  404f6a:	e6e0      	b.n	404d2e <__udivmoddi4+0x6a>
  404f6c:	ebb8 0402 	subs.w	r4, r8, r2
  404f70:	eb69 0603 	sbc.w	r6, r9, r3
  404f74:	3801      	subs	r0, #1
  404f76:	e7e5      	b.n	404f44 <__udivmoddi4+0x280>
  404f78:	4604      	mov	r4, r0
  404f7a:	e7d8      	b.n	404f2e <__udivmoddi4+0x26a>
  404f7c:	4611      	mov	r1, r2
  404f7e:	e795      	b.n	404eac <__udivmoddi4+0x1e8>
  404f80:	4681      	mov	r9, r0
  404f82:	e7c0      	b.n	404f06 <__udivmoddi4+0x242>
  404f84:	468a      	mov	sl, r1
  404f86:	e77c      	b.n	404e82 <__udivmoddi4+0x1be>
  404f88:	3b02      	subs	r3, #2
  404f8a:	443c      	add	r4, r7
  404f8c:	e748      	b.n	404e20 <__udivmoddi4+0x15c>
  404f8e:	4608      	mov	r0, r1
  404f90:	e70a      	b.n	404da8 <__udivmoddi4+0xe4>
  404f92:	3802      	subs	r0, #2
  404f94:	443e      	add	r6, r7
  404f96:	e72f      	b.n	404df8 <__udivmoddi4+0x134>
  404f98:	45c2      	cmp	sl, r8
  404f9a:	d3e7      	bcc.n	404f6c <__udivmoddi4+0x2a8>
  404f9c:	463e      	mov	r6, r7
  404f9e:	e7d1      	b.n	404f44 <__udivmoddi4+0x280>
  404fa0:	4629      	mov	r1, r5
  404fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404fa6:	bf00      	nop

00404fa8 <__aeabi_idiv0>:
  404fa8:	4770      	bx	lr
  404faa:	bf00      	nop

00404fac <p_uc_charset10x14>:
	...
  404fc8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  404fd8:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  404fe8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  404ff8:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  405008:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  405018:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  405028:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  405038:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  405050:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  405060:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  405070:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  405080:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  405090:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4050a0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  4050b0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  4050c0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4050d8:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4050e8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4050f8:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  405108:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  405118:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  405128:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  405138:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  405148:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  405158:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  405168:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  405178:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  405188:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  405198:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4051a8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4051b8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  4051c8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4051d8:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4051e8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4051f8:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  405208:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  405218:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  405228:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  405238:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  405248:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  405258:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  405268:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  405278:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  405288:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  405298:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4052a8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4052b8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4052c8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4052d8:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4052e8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4052f8:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  405308:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  405318:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  405328:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  405338:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  405348:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  405358:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  405368:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  405378:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  405388:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  405398:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4053a8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4053b8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4053c8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4053d8:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4053e8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  4053f8:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  405408:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  405418:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  405428:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  405438:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  405448:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  405458:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  405468:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  405478:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  405488:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  405498:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4054a8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4054b8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4054c8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4054d8:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4054e8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4054f8:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  405508:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  405518:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  405528:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  405538:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  405548:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  405558:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  405568:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  405578:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  405588:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  405598:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4055a8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4055b8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4055c8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4055d8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4055e8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  4055f8:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  405608:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  405618:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  405628:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  405638:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  405648:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  405658:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  405668:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  405678:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  405688:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  405698:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4056a8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4056b8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4056c8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4056d8:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4056e8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  4056f8:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  405708:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  405718:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  405728:	fcff fcff 2d2d 5320 4d41 3745 2030 434c     ....-- SAME70 LC
  405738:	2044 4544 4f4d 2d20 0d2d 2d0a 202d 4153     D DEMO --..-- SA
  405748:	454d 3037 582d 4c50 2044 2d2d 0a0d 2d2d     ME70-XPLD --..--
  405758:	4320 6d6f 6970 656c 3a64 4d20 7961 3120      Compiled: May 1
  405768:	2030 3032 3731 3120 3a39 3635 313a 2032     0 2017 19:56:12 
  405778:	2d2d 0a0d 0000 0000 4c41 4f43 4f48 204c     --......ALCOHOL 
  405788:	0025 0000 4e49 4554 4c4c 4749 4e45 2054     %...INTELLIGENT 
  405798:	5242 4145 4854 4c41 5a59 5245 0000 0000     BREATHALYZER....
  4057a8:	0043 0000                                   C...

004057ac <_global_impure_ptr>:
  4057ac:	0008 2040 3130 3332 3534 3736 3938 6261     ..@ 0123456789ab
  4057bc:	6463 6665 6867 6a69 6c6b 6e6d 706f 7271     cdefghijklmnopqr
  4057cc:	7473 7675 7877 7a79 0000 0000               stuvwxyz....

004057d8 <zeroes.6993>:
  4057d8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4057e8:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  4057f8:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  405808:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..

00405818 <blanks.6992>:
  405818:	2020 2020 2020 2020 2020 2020 2020 2020                     

00405828 <_init>:
  405828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40582a:	bf00      	nop
  40582c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40582e:	bc08      	pop	{r3}
  405830:	469e      	mov	lr, r3
  405832:	4770      	bx	lr

00405834 <__init_array_start>:
  405834:	00403291 	.word	0x00403291

00405838 <__frame_dummy_init_array_entry>:
  405838:	00400165                                e.@.

0040583c <_fini>:
  40583c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40583e:	bf00      	nop
  405840:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405842:	bc08      	pop	{r3}
  405844:	469e      	mov	lr, r3
  405846:	4770      	bx	lr

00405848 <__fini_array_start>:
  405848:	00400141 	.word	0x00400141
