Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Mar 24 16:13:52 2022
| Host         : maguimini running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.184        0.000                      0                 4674        0.035        0.000                      0                 4674        3.000        0.000                       0                  1863  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  soc_clkout0  {0.000 41.667}     83.333          12.000          
  soc_clkout1  {0.000 41.667}     83.333          12.000          
  soc_clkout2  {0.000 10.417}     20.833          48.000          
  vns_pll_fb   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                           3.000        0.000                       0                     1  
  soc_clkout0        1.215        0.000                      0                 3574        0.037        0.000                      0                 3574       40.417        0.000                       0                  1453  
  soc_clkout1        1.184        0.000                      0                  923        0.035        0.000                      0                  923       40.417        0.000                       0                   312  
  soc_clkout2        1.202        0.000                      0                  165        0.108        0.000                      0                  165        9.167        0.000                       0                    95  
  vns_pll_fb                                                                                                                                                     8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
soc_clkout2   soc_clkout1        13.947        0.000                      0                   66        0.049        0.000                      0                   66  
soc_clkout1   soc_clkout2        16.858        0.000                      0                    6        0.224        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_clkout0
  To Clock:  soc_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.797ns
    Source Clock Delay      (SCD):    7.451ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     5.788    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG/O
                         net (fo=1451, routed)        1.567     7.451    sys_clk
    SLICE_X13Y10         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDPE (Prop_fdpe_C_Q)         0.456     7.907 r  FDPE/Q
                         net (fo=1, routed)           0.190     8.097    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X13Y10         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360     4.778    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100     4.878 r  clk100_inst/O
                         net (fo=1, routed)           0.721     5.599    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.682 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576     7.258    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.349 r  BUFG/O
                         net (fo=1451, routed)        1.448     8.797    sys_clk
    SLICE_X13Y10         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.654     9.451    
                         clock uncertainty           -0.092     9.359    
    SLICE_X13Y10         FDPE (Setup_fdpe_C_D)       -0.047     9.312    FDPE_1
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             64.238ns  (required time - arrival time)
  Source:                 VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/CsrPlugin_minstret_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout0 rise@83.333ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        18.496ns  (logic 5.716ns (30.903%)  route 12.780ns (69.097%))
  Logic Levels:           16  (CARRY4=8 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 90.134 - 83.333 ) 
    Source Clock Delay      (SCD):    7.493ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     5.788    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG/O
                         net (fo=1451, routed)        1.609     7.493    VexRiscv/out
    RAMB18_X0Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.947 r  VexRiscv/RegFilePlugin_regFile_reg_2/DOADO[3]
                         net (fo=5, routed)           2.308    12.254    VexRiscv/IBusCachedPlugin_cache/_zz_162_[3]
    SLICE_X1Y38          LUT4 (Prop_lut4_I2_O)        0.124    12.378 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_206/O
                         net (fo=7, routed)           0.787    13.166    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_INSTRUCTION_reg[18]_1
    SLICE_X2Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.562 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_payload_address_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.562    VexRiscv/IBusCachedPlugin_cache_n_345
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.679 r  VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.679    VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.796    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.913    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.030    VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.147 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.147    VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.462 r  VexRiscv/MmuPlugin_shared_vpn_1_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.639    15.100    VexRiscv/IBusCachedPlugin_cache/_zz_221_[15]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.307    15.407 r  VexRiscv/IBusCachedPlugin_cache/MmuPlugin_shared_vpn_1[5]_i_1/O
                         net (fo=4, routed)           1.488    16.895    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_0[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19/O
                         net (fo=1, routed)           0.000    17.019    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.552 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_i_12/CO[3]
                         net (fo=6, routed)           0.784    18.336    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg_0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124    18.460 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_16/O
                         net (fo=24, routed)          0.704    19.164    VexRiscv/IBusCachedPlugin_cache_n_303
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.152    19.316 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7/O
                         net (fo=2, routed)           0.830    20.146    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.326    20.472 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1/O
                         net (fo=38, routed)          1.255    21.727    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    21.851 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_35/O
                         net (fo=41, routed)          2.470    24.321    VexRiscv/RegFilePlugin_regFile_reg_1_i_35_n_0
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.152    24.473 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=67, routed)          1.516    25.989    VexRiscv/p_55_in
    SLICE_X11Y46         FDRE                                         r  VexRiscv/CsrPlugin_minstret_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    88.591    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG/O
                         net (fo=1451, routed)        1.451    90.134    VexRiscv/out
    SLICE_X11Y46         FDRE                                         r  VexRiscv/CsrPlugin_minstret_reg[60]/C
                         clock pessimism              0.615    90.749    
                         clock uncertainty           -0.092    90.656    
    SLICE_X11Y46         FDRE (Setup_fdre_C_CE)      -0.429    90.227    VexRiscv/CsrPlugin_minstret_reg[60]
  -------------------------------------------------------------------
                         required time                         90.227    
                         arrival time                         -25.989    
  -------------------------------------------------------------------
                         slack                                 64.238    

Slack (MET) :             64.238ns  (required time - arrival time)
  Source:                 VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/CsrPlugin_minstret_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout0 rise@83.333ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        18.496ns  (logic 5.716ns (30.903%)  route 12.780ns (69.097%))
  Logic Levels:           16  (CARRY4=8 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 90.134 - 83.333 ) 
    Source Clock Delay      (SCD):    7.493ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     5.788    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG/O
                         net (fo=1451, routed)        1.609     7.493    VexRiscv/out
    RAMB18_X0Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.947 r  VexRiscv/RegFilePlugin_regFile_reg_2/DOADO[3]
                         net (fo=5, routed)           2.308    12.254    VexRiscv/IBusCachedPlugin_cache/_zz_162_[3]
    SLICE_X1Y38          LUT4 (Prop_lut4_I2_O)        0.124    12.378 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_206/O
                         net (fo=7, routed)           0.787    13.166    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_INSTRUCTION_reg[18]_1
    SLICE_X2Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.562 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_payload_address_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.562    VexRiscv/IBusCachedPlugin_cache_n_345
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.679 r  VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.679    VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.796    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.913    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.030    VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.147 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.147    VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.462 r  VexRiscv/MmuPlugin_shared_vpn_1_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.639    15.100    VexRiscv/IBusCachedPlugin_cache/_zz_221_[15]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.307    15.407 r  VexRiscv/IBusCachedPlugin_cache/MmuPlugin_shared_vpn_1[5]_i_1/O
                         net (fo=4, routed)           1.488    16.895    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_0[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19/O
                         net (fo=1, routed)           0.000    17.019    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.552 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_i_12/CO[3]
                         net (fo=6, routed)           0.784    18.336    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg_0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124    18.460 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_16/O
                         net (fo=24, routed)          0.704    19.164    VexRiscv/IBusCachedPlugin_cache_n_303
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.152    19.316 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7/O
                         net (fo=2, routed)           0.830    20.146    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.326    20.472 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1/O
                         net (fo=38, routed)          1.255    21.727    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    21.851 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_35/O
                         net (fo=41, routed)          2.470    24.321    VexRiscv/RegFilePlugin_regFile_reg_1_i_35_n_0
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.152    24.473 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=67, routed)          1.516    25.989    VexRiscv/p_55_in
    SLICE_X11Y46         FDRE                                         r  VexRiscv/CsrPlugin_minstret_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    88.591    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG/O
                         net (fo=1451, routed)        1.451    90.134    VexRiscv/out
    SLICE_X11Y46         FDRE                                         r  VexRiscv/CsrPlugin_minstret_reg[61]/C
                         clock pessimism              0.615    90.749    
                         clock uncertainty           -0.092    90.656    
    SLICE_X11Y46         FDRE (Setup_fdre_C_CE)      -0.429    90.227    VexRiscv/CsrPlugin_minstret_reg[61]
  -------------------------------------------------------------------
                         required time                         90.227    
                         arrival time                         -25.989    
  -------------------------------------------------------------------
                         slack                                 64.238    

Slack (MET) :             64.238ns  (required time - arrival time)
  Source:                 VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/CsrPlugin_minstret_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout0 rise@83.333ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        18.496ns  (logic 5.716ns (30.903%)  route 12.780ns (69.097%))
  Logic Levels:           16  (CARRY4=8 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 90.134 - 83.333 ) 
    Source Clock Delay      (SCD):    7.493ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     5.788    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG/O
                         net (fo=1451, routed)        1.609     7.493    VexRiscv/out
    RAMB18_X0Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.947 r  VexRiscv/RegFilePlugin_regFile_reg_2/DOADO[3]
                         net (fo=5, routed)           2.308    12.254    VexRiscv/IBusCachedPlugin_cache/_zz_162_[3]
    SLICE_X1Y38          LUT4 (Prop_lut4_I2_O)        0.124    12.378 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_206/O
                         net (fo=7, routed)           0.787    13.166    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_INSTRUCTION_reg[18]_1
    SLICE_X2Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.562 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_payload_address_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.562    VexRiscv/IBusCachedPlugin_cache_n_345
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.679 r  VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.679    VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.796    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.913    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.030    VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.147 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.147    VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.462 r  VexRiscv/MmuPlugin_shared_vpn_1_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.639    15.100    VexRiscv/IBusCachedPlugin_cache/_zz_221_[15]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.307    15.407 r  VexRiscv/IBusCachedPlugin_cache/MmuPlugin_shared_vpn_1[5]_i_1/O
                         net (fo=4, routed)           1.488    16.895    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_0[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19/O
                         net (fo=1, routed)           0.000    17.019    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.552 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_i_12/CO[3]
                         net (fo=6, routed)           0.784    18.336    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg_0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124    18.460 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_16/O
                         net (fo=24, routed)          0.704    19.164    VexRiscv/IBusCachedPlugin_cache_n_303
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.152    19.316 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7/O
                         net (fo=2, routed)           0.830    20.146    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.326    20.472 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1/O
                         net (fo=38, routed)          1.255    21.727    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    21.851 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_35/O
                         net (fo=41, routed)          2.470    24.321    VexRiscv/RegFilePlugin_regFile_reg_1_i_35_n_0
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.152    24.473 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=67, routed)          1.516    25.989    VexRiscv/p_55_in
    SLICE_X11Y46         FDRE                                         r  VexRiscv/CsrPlugin_minstret_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    88.591    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG/O
                         net (fo=1451, routed)        1.451    90.134    VexRiscv/out
    SLICE_X11Y46         FDRE                                         r  VexRiscv/CsrPlugin_minstret_reg[62]/C
                         clock pessimism              0.615    90.749    
                         clock uncertainty           -0.092    90.656    
    SLICE_X11Y46         FDRE (Setup_fdre_C_CE)      -0.429    90.227    VexRiscv/CsrPlugin_minstret_reg[62]
  -------------------------------------------------------------------
                         required time                         90.227    
                         arrival time                         -25.989    
  -------------------------------------------------------------------
                         slack                                 64.238    

Slack (MET) :             64.238ns  (required time - arrival time)
  Source:                 VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/CsrPlugin_minstret_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout0 rise@83.333ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        18.496ns  (logic 5.716ns (30.903%)  route 12.780ns (69.097%))
  Logic Levels:           16  (CARRY4=8 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 90.134 - 83.333 ) 
    Source Clock Delay      (SCD):    7.493ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     5.788    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG/O
                         net (fo=1451, routed)        1.609     7.493    VexRiscv/out
    RAMB18_X0Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.947 r  VexRiscv/RegFilePlugin_regFile_reg_2/DOADO[3]
                         net (fo=5, routed)           2.308    12.254    VexRiscv/IBusCachedPlugin_cache/_zz_162_[3]
    SLICE_X1Y38          LUT4 (Prop_lut4_I2_O)        0.124    12.378 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_206/O
                         net (fo=7, routed)           0.787    13.166    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_INSTRUCTION_reg[18]_1
    SLICE_X2Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.562 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_payload_address_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.562    VexRiscv/IBusCachedPlugin_cache_n_345
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.679 r  VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.679    VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.796    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.913    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.030    VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.147 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.147    VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.462 r  VexRiscv/MmuPlugin_shared_vpn_1_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.639    15.100    VexRiscv/IBusCachedPlugin_cache/_zz_221_[15]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.307    15.407 r  VexRiscv/IBusCachedPlugin_cache/MmuPlugin_shared_vpn_1[5]_i_1/O
                         net (fo=4, routed)           1.488    16.895    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_0[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19/O
                         net (fo=1, routed)           0.000    17.019    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.552 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_i_12/CO[3]
                         net (fo=6, routed)           0.784    18.336    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg_0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124    18.460 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_16/O
                         net (fo=24, routed)          0.704    19.164    VexRiscv/IBusCachedPlugin_cache_n_303
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.152    19.316 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7/O
                         net (fo=2, routed)           0.830    20.146    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.326    20.472 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1/O
                         net (fo=38, routed)          1.255    21.727    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    21.851 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_35/O
                         net (fo=41, routed)          2.470    24.321    VexRiscv/RegFilePlugin_regFile_reg_1_i_35_n_0
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.152    24.473 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=67, routed)          1.516    25.989    VexRiscv/p_55_in
    SLICE_X11Y46         FDRE                                         r  VexRiscv/CsrPlugin_minstret_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    88.591    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG/O
                         net (fo=1451, routed)        1.451    90.134    VexRiscv/out
    SLICE_X11Y46         FDRE                                         r  VexRiscv/CsrPlugin_minstret_reg[63]/C
                         clock pessimism              0.615    90.749    
                         clock uncertainty           -0.092    90.656    
    SLICE_X11Y46         FDRE (Setup_fdre_C_CE)      -0.429    90.227    VexRiscv/CsrPlugin_minstret_reg[63]
  -------------------------------------------------------------------
                         required time                         90.227    
                         arrival time                         -25.989    
  -------------------------------------------------------------------
                         slack                                 64.238    

Slack (MET) :             64.258ns  (required time - arrival time)
  Source:                 VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/decode_to_execute_PC_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout0 rise@83.333ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 5.688ns (30.311%)  route 13.078ns (69.690%))
  Logic Levels:           16  (CARRY4=8 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.865ns = ( 90.199 - 83.333 ) 
    Source Clock Delay      (SCD):    7.493ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     5.788    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG/O
                         net (fo=1451, routed)        1.609     7.493    VexRiscv/out
    RAMB18_X0Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.947 r  VexRiscv/RegFilePlugin_regFile_reg_2/DOADO[3]
                         net (fo=5, routed)           2.308    12.254    VexRiscv/IBusCachedPlugin_cache/_zz_162_[3]
    SLICE_X1Y38          LUT4 (Prop_lut4_I2_O)        0.124    12.378 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_206/O
                         net (fo=7, routed)           0.787    13.166    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_INSTRUCTION_reg[18]_1
    SLICE_X2Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.562 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_payload_address_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.562    VexRiscv/IBusCachedPlugin_cache_n_345
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.679 r  VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.679    VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.796    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.913    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.030    VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.147 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.147    VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.462 r  VexRiscv/MmuPlugin_shared_vpn_1_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.639    15.100    VexRiscv/IBusCachedPlugin_cache/_zz_221_[15]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.307    15.407 r  VexRiscv/IBusCachedPlugin_cache/MmuPlugin_shared_vpn_1[5]_i_1/O
                         net (fo=4, routed)           1.488    16.895    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_0[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19/O
                         net (fo=1, routed)           0.000    17.019    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.552 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_i_12/CO[3]
                         net (fo=6, routed)           0.784    18.336    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg_0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124    18.460 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_16/O
                         net (fo=24, routed)          0.704    19.164    VexRiscv/IBusCachedPlugin_cache_n_303
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.152    19.316 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7/O
                         net (fo=2, routed)           0.830    20.146    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.326    20.472 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1/O
                         net (fo=38, routed)          1.255    21.727    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    21.851 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_35/O
                         net (fo=41, routed)          2.470    24.321    VexRiscv/RegFilePlugin_regFile_reg_1_i_35_n_0
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.124    24.445 r  VexRiscv/decode_to_execute_PC[31]_i_1/O
                         net (fo=30, routed)          1.814    26.258    VexRiscv/decode_to_execute_PC0
    SLICE_X7Y41          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    88.591    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG/O
                         net (fo=1451, routed)        1.516    90.199    VexRiscv/out
    SLICE_X7Y41          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[16]/C
                         clock pessimism              0.615    90.814    
                         clock uncertainty           -0.092    90.721    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205    90.516    VexRiscv/decode_to_execute_PC_reg[16]
  -------------------------------------------------------------------
                         required time                         90.516    
                         arrival time                         -26.258    
  -------------------------------------------------------------------
                         slack                                 64.258    

Slack (MET) :             64.258ns  (required time - arrival time)
  Source:                 VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/decode_to_execute_PC_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout0 rise@83.333ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 5.688ns (30.311%)  route 13.078ns (69.690%))
  Logic Levels:           16  (CARRY4=8 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.865ns = ( 90.199 - 83.333 ) 
    Source Clock Delay      (SCD):    7.493ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     5.788    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG/O
                         net (fo=1451, routed)        1.609     7.493    VexRiscv/out
    RAMB18_X0Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.947 r  VexRiscv/RegFilePlugin_regFile_reg_2/DOADO[3]
                         net (fo=5, routed)           2.308    12.254    VexRiscv/IBusCachedPlugin_cache/_zz_162_[3]
    SLICE_X1Y38          LUT4 (Prop_lut4_I2_O)        0.124    12.378 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_206/O
                         net (fo=7, routed)           0.787    13.166    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_INSTRUCTION_reg[18]_1
    SLICE_X2Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.562 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_payload_address_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.562    VexRiscv/IBusCachedPlugin_cache_n_345
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.679 r  VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.679    VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.796    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.913    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.030    VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.147 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.147    VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.462 r  VexRiscv/MmuPlugin_shared_vpn_1_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.639    15.100    VexRiscv/IBusCachedPlugin_cache/_zz_221_[15]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.307    15.407 r  VexRiscv/IBusCachedPlugin_cache/MmuPlugin_shared_vpn_1[5]_i_1/O
                         net (fo=4, routed)           1.488    16.895    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_0[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19/O
                         net (fo=1, routed)           0.000    17.019    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.552 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_i_12/CO[3]
                         net (fo=6, routed)           0.784    18.336    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg_0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124    18.460 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_16/O
                         net (fo=24, routed)          0.704    19.164    VexRiscv/IBusCachedPlugin_cache_n_303
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.152    19.316 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7/O
                         net (fo=2, routed)           0.830    20.146    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.326    20.472 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1/O
                         net (fo=38, routed)          1.255    21.727    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    21.851 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_35/O
                         net (fo=41, routed)          2.470    24.321    VexRiscv/RegFilePlugin_regFile_reg_1_i_35_n_0
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.124    24.445 r  VexRiscv/decode_to_execute_PC[31]_i_1/O
                         net (fo=30, routed)          1.814    26.258    VexRiscv/decode_to_execute_PC0
    SLICE_X7Y41          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    88.591    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG/O
                         net (fo=1451, routed)        1.516    90.199    VexRiscv/out
    SLICE_X7Y41          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[17]/C
                         clock pessimism              0.615    90.814    
                         clock uncertainty           -0.092    90.721    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205    90.516    VexRiscv/decode_to_execute_PC_reg[17]
  -------------------------------------------------------------------
                         required time                         90.516    
                         arrival time                         -26.258    
  -------------------------------------------------------------------
                         slack                                 64.258    

Slack (MET) :             64.258ns  (required time - arrival time)
  Source:                 VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/decode_to_execute_PC_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout0 rise@83.333ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 5.688ns (30.311%)  route 13.078ns (69.690%))
  Logic Levels:           16  (CARRY4=8 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.865ns = ( 90.199 - 83.333 ) 
    Source Clock Delay      (SCD):    7.493ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     5.788    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG/O
                         net (fo=1451, routed)        1.609     7.493    VexRiscv/out
    RAMB18_X0Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.947 r  VexRiscv/RegFilePlugin_regFile_reg_2/DOADO[3]
                         net (fo=5, routed)           2.308    12.254    VexRiscv/IBusCachedPlugin_cache/_zz_162_[3]
    SLICE_X1Y38          LUT4 (Prop_lut4_I2_O)        0.124    12.378 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_206/O
                         net (fo=7, routed)           0.787    13.166    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_INSTRUCTION_reg[18]_1
    SLICE_X2Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.562 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_payload_address_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.562    VexRiscv/IBusCachedPlugin_cache_n_345
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.679 r  VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.679    VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.796    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.913    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.030    VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.147 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.147    VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.462 r  VexRiscv/MmuPlugin_shared_vpn_1_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.639    15.100    VexRiscv/IBusCachedPlugin_cache/_zz_221_[15]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.307    15.407 r  VexRiscv/IBusCachedPlugin_cache/MmuPlugin_shared_vpn_1[5]_i_1/O
                         net (fo=4, routed)           1.488    16.895    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_0[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19/O
                         net (fo=1, routed)           0.000    17.019    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.552 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_i_12/CO[3]
                         net (fo=6, routed)           0.784    18.336    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg_0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124    18.460 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_16/O
                         net (fo=24, routed)          0.704    19.164    VexRiscv/IBusCachedPlugin_cache_n_303
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.152    19.316 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7/O
                         net (fo=2, routed)           0.830    20.146    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.326    20.472 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1/O
                         net (fo=38, routed)          1.255    21.727    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    21.851 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_35/O
                         net (fo=41, routed)          2.470    24.321    VexRiscv/RegFilePlugin_regFile_reg_1_i_35_n_0
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.124    24.445 r  VexRiscv/decode_to_execute_PC[31]_i_1/O
                         net (fo=30, routed)          1.814    26.258    VexRiscv/decode_to_execute_PC0
    SLICE_X7Y41          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    88.591    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG/O
                         net (fo=1451, routed)        1.516    90.199    VexRiscv/out
    SLICE_X7Y41          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[20]/C
                         clock pessimism              0.615    90.814    
                         clock uncertainty           -0.092    90.721    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205    90.516    VexRiscv/decode_to_execute_PC_reg[20]
  -------------------------------------------------------------------
                         required time                         90.516    
                         arrival time                         -26.258    
  -------------------------------------------------------------------
                         slack                                 64.258    

Slack (MET) :             64.258ns  (required time - arrival time)
  Source:                 VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/decode_to_execute_PC_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout0 rise@83.333ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 5.688ns (30.311%)  route 13.078ns (69.690%))
  Logic Levels:           16  (CARRY4=8 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.865ns = ( 90.199 - 83.333 ) 
    Source Clock Delay      (SCD):    7.493ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     5.788    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG/O
                         net (fo=1451, routed)        1.609     7.493    VexRiscv/out
    RAMB18_X0Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.947 r  VexRiscv/RegFilePlugin_regFile_reg_2/DOADO[3]
                         net (fo=5, routed)           2.308    12.254    VexRiscv/IBusCachedPlugin_cache/_zz_162_[3]
    SLICE_X1Y38          LUT4 (Prop_lut4_I2_O)        0.124    12.378 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_206/O
                         net (fo=7, routed)           0.787    13.166    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_INSTRUCTION_reg[18]_1
    SLICE_X2Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.562 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_payload_address_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.562    VexRiscv/IBusCachedPlugin_cache_n_345
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.679 r  VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.679    VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.796    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.913    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.030    VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.147 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.147    VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.462 r  VexRiscv/MmuPlugin_shared_vpn_1_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.639    15.100    VexRiscv/IBusCachedPlugin_cache/_zz_221_[15]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.307    15.407 r  VexRiscv/IBusCachedPlugin_cache/MmuPlugin_shared_vpn_1[5]_i_1/O
                         net (fo=4, routed)           1.488    16.895    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_0[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19/O
                         net (fo=1, routed)           0.000    17.019    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.552 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_i_12/CO[3]
                         net (fo=6, routed)           0.784    18.336    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg_0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124    18.460 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_16/O
                         net (fo=24, routed)          0.704    19.164    VexRiscv/IBusCachedPlugin_cache_n_303
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.152    19.316 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7/O
                         net (fo=2, routed)           0.830    20.146    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.326    20.472 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1/O
                         net (fo=38, routed)          1.255    21.727    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    21.851 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_35/O
                         net (fo=41, routed)          2.470    24.321    VexRiscv/RegFilePlugin_regFile_reg_1_i_35_n_0
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.124    24.445 r  VexRiscv/decode_to_execute_PC[31]_i_1/O
                         net (fo=30, routed)          1.814    26.258    VexRiscv/decode_to_execute_PC0
    SLICE_X7Y41          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    88.591    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG/O
                         net (fo=1451, routed)        1.516    90.199    VexRiscv/out
    SLICE_X7Y41          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[21]/C
                         clock pessimism              0.615    90.814    
                         clock uncertainty           -0.092    90.721    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205    90.516    VexRiscv/decode_to_execute_PC_reg[21]
  -------------------------------------------------------------------
                         required time                         90.516    
                         arrival time                         -26.258    
  -------------------------------------------------------------------
                         slack                                 64.258    

Slack (MET) :             64.258ns  (required time - arrival time)
  Source:                 VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/decode_to_execute_PC_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout0 rise@83.333ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        18.766ns  (logic 5.688ns (30.311%)  route 13.078ns (69.690%))
  Logic Levels:           16  (CARRY4=8 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.865ns = ( 90.199 - 83.333 ) 
    Source Clock Delay      (SCD):    7.493ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     5.788    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG/O
                         net (fo=1451, routed)        1.609     7.493    VexRiscv/out
    RAMB18_X0Y15         RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     9.947 r  VexRiscv/RegFilePlugin_regFile_reg_2/DOADO[3]
                         net (fo=5, routed)           2.308    12.254    VexRiscv/IBusCachedPlugin_cache/_zz_162_[3]
    SLICE_X1Y38          LUT4 (Prop_lut4_I2_O)        0.124    12.378 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_206/O
                         net (fo=7, routed)           0.787    13.166    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_INSTRUCTION_reg[18]_1
    SLICE_X2Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.562 r  VexRiscv/IBusCachedPlugin_cache/dBus_cmd_halfPipe_regs_payload_address_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.562    VexRiscv/IBusCachedPlugin_cache_n_345
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.679 r  VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.679    VexRiscv/dBus_cmd_halfPipe_regs_payload_address_reg[7]_i_3_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.796 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.796    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_3_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.913 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.913    VexRiscv/MmuPlugin_shared_vpn_0_reg[3]_i_2_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.030 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.030    VexRiscv/MmuPlugin_shared_vpn_0_reg[7]_i_2_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.147 r  VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.147    VexRiscv/MmuPlugin_shared_vpn_0_reg[9]_i_3_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.462 r  VexRiscv/MmuPlugin_shared_vpn_1_reg[5]_i_2/O[3]
                         net (fo=2, routed)           0.639    15.100    VexRiscv/IBusCachedPlugin_cache/_zz_221_[15]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.307    15.407 r  VexRiscv/IBusCachedPlugin_cache/MmuPlugin_shared_vpn_1[5]_i_1/O
                         net (fo=4, routed)           1.488    16.895    VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_0[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19/O
                         net (fo=1, routed)           0.000    17.019    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_19_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.552 f  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]_i_12/CO[3]
                         net (fo=6, routed)           0.784    18.336    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg_0[0]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124    18.460 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_16/O
                         net (fo=24, routed)          0.704    19.164    VexRiscv/IBusCachedPlugin_cache_n_303
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.152    19.316 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7/O
                         net (fo=2, routed)           0.830    20.146    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.326    20.472 f  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]_i_1/O
                         net (fo=38, routed)          1.255    21.727    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
    SLICE_X5Y43          LUT4 (Prop_lut4_I1_O)        0.124    21.851 r  VexRiscv/RegFilePlugin_regFile_reg_1_i_35/O
                         net (fo=41, routed)          2.470    24.321    VexRiscv/RegFilePlugin_regFile_reg_1_i_35_n_0
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.124    24.445 r  VexRiscv/decode_to_execute_PC[31]_i_1/O
                         net (fo=30, routed)          1.814    26.258    VexRiscv/decode_to_execute_PC0
    SLICE_X7Y41          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    88.591    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG/O
                         net (fo=1451, routed)        1.516    90.199    VexRiscv/out
    SLICE_X7Y41          FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[26]/C
                         clock pessimism              0.615    90.814    
                         clock uncertainty           -0.092    90.721    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205    90.516    VexRiscv/decode_to_execute_PC_reg[26]
  -------------------------------------------------------------------
                         required time                         90.516    
                         arrival time                         -26.258    
  -------------------------------------------------------------------
                         slack                                 64.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.874    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG/O
                         net (fo=1451, routed)        0.554     2.454    VexRiscv/out
    SLICE_X9Y26          FDSE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDSE (Prop_fdse_C_Q)         0.141     2.595 r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]/Q
                         net (fo=1, routed)           0.106     2.701    VexRiscv/IBusCachedPlugin_cache/iBusWishbone_DAT_MISO_regNext[15]
    RAMB18_X0Y10         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.284    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG/O
                         net (fo=1451, routed)        0.863     3.176    VexRiscv/IBusCachedPlugin_cache/out
    RAMB18_X0Y10         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism             -0.667     2.509    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     2.664    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.874    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG/O
                         net (fo=1451, routed)        0.556     2.456    VexRiscv/IBusCachedPlugin_cache/out
    SLICE_X9Y28          FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     2.597 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[21]/Q
                         net (fo=2, routed)           0.120     2.717    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg_n_0_[21]
    RAMB18_X0Y11         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.284    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG/O
                         net (fo=1451, routed)        0.863     3.176    VexRiscv/IBusCachedPlugin_cache/out
    RAMB18_X0Y11         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.667     2.509    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     2.664    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.936%)  route 0.120ns (46.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.874    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG/O
                         net (fo=1451, routed)        0.556     2.456    VexRiscv/IBusCachedPlugin_cache/out
    SLICE_X9Y28          FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     2.597 r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/Q
                         net (fo=5, routed)           0.120     2.717    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg_n_0_[14]
    RAMB18_X0Y11         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.284    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG/O
                         net (fo=1451, routed)        0.863     3.176    VexRiscv/IBusCachedPlugin_cache/out
    RAMB18_X0Y11         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.667     2.509    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     2.664    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.486%)  route 0.268ns (65.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.874    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG/O
                         net (fo=1451, routed)        0.583     2.483    sys_clk
    SLICE_X4Y22          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     2.624 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.268     2.892    storage_reg_0_15_6_9/ADDRD0
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.284    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG/O
                         net (fo=1451, routed)        0.854     3.166    storage_reg_0_15_6_9/WCLK
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.647     2.520    
    SLICE_X2Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.830    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.486%)  route 0.268ns (65.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.874    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG/O
                         net (fo=1451, routed)        0.583     2.483    sys_clk
    SLICE_X4Y22          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     2.624 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.268     2.892    storage_reg_0_15_6_9/ADDRD0
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.284    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG/O
                         net (fo=1451, routed)        0.854     3.166    storage_reg_0_15_6_9/WCLK
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.647     2.520    
    SLICE_X2Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.830    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.486%)  route 0.268ns (65.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.874    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG/O
                         net (fo=1451, routed)        0.583     2.483    sys_clk
    SLICE_X4Y22          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     2.624 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.268     2.892    storage_reg_0_15_6_9/ADDRD0
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.284    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG/O
                         net (fo=1451, routed)        0.854     3.166    storage_reg_0_15_6_9/WCLK
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.647     2.520    
    SLICE_X2Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.830    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.486%)  route 0.268ns (65.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.874    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG/O
                         net (fo=1451, routed)        0.583     2.483    sys_clk
    SLICE_X4Y22          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     2.624 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.268     2.892    storage_reg_0_15_6_9/ADDRD0
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.284    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG/O
                         net (fo=1451, routed)        0.854     3.166    storage_reg_0_15_6_9/WCLK
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.647     2.520    
    SLICE_X2Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.830    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.486%)  route 0.268ns (65.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.874    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG/O
                         net (fo=1451, routed)        0.583     2.483    sys_clk
    SLICE_X4Y22          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     2.624 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.268     2.892    storage_reg_0_15_6_9/ADDRD0
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.284    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG/O
                         net (fo=1451, routed)        0.854     3.166    storage_reg_0_15_6_9/WCLK
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.647     2.520    
    SLICE_X2Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.830    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.486%)  route 0.268ns (65.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.874    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG/O
                         net (fo=1451, routed)        0.583     2.483    sys_clk
    SLICE_X4Y22          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     2.624 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.268     2.892    storage_reg_0_15_6_9/ADDRD0
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.284    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG/O
                         net (fo=1451, routed)        0.854     3.166    storage_reg_0_15_6_9/WCLK
    SLICE_X2Y21          RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.647     2.520    
    SLICE_X2Y21          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.830    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_clkout0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout0 rise@0.000ns - soc_clkout0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.486%)  route 0.268ns (65.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     1.874    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG/O
                         net (fo=1451, routed)        0.583     2.483    sys_clk
    SLICE_X4Y22          FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     2.624 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.268     2.892    storage_reg_0_15_6_9/ADDRD0
    SLICE_X2Y21          RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     2.284    soc_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG/O
                         net (fo=1451, routed)        0.854     3.166    storage_reg_0_15_6_9/WCLK
    SLICE_X2Y21          RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.647     2.520    
    SLICE_X2Y21          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.830    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.830    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_clkout0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y11    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y11    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y14    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y14    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y15    VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y15    VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y10    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y10    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.333      80.757     RAMB36_X0Y6     mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.333      80.757     RAMB18_X0Y6     memdat_6_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       83.333      76.667     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X6Y20     storage_2_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X6Y20     storage_2_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X6Y20     storage_2_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X6Y20     storage_2_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y22     storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y22     storage_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y22     storage_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y22     storage_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y22     storage_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y22     storage_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X6Y19     storage_2_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X6Y19     storage_2_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X6Y19     storage_2_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X6Y19     storage_2_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y21     storage_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y21     storage_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y21     storage_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y21     storage_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y21     storage_reg_0_15_6_9/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X2Y21     storage_reg_0_15_6_9/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_clkout1
  To Clock:  soc_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.798ns
    Source Clock Delay      (SCD):    7.452ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.568     7.452    usb_12_clk
    SLICE_X14Y7          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDPE (Prop_fdpe_C_Q)         0.518     7.970 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     8.160    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X14Y7          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360     4.778    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100     4.878 r  clk100_inst/O
                         net (fo=1, routed)           0.721     5.599    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.682 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     7.258    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.349 r  BUFG_1/O
                         net (fo=310, routed)         1.449     8.798    usb_12_clk
    SLICE_X14Y7          FDPE                                         r  FDPE_3/C
                         clock pessimism              0.654     9.452    
                         clock uncertainty           -0.092     9.360    
    SLICE_X14Y7          FDPE (Setup_fdpe_C_D)       -0.016     9.344    FDPE_3
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             74.977ns  (required time - arrival time)
  Source:                 soc_usb_core_endp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_triendpointinterface_txpacketsend_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout1 rise@83.333ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 1.920ns (23.737%)  route 6.169ns (76.263%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.452ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.568     7.452    usb_12_clk
    SLICE_X10Y8          FDRE                                         r  soc_usb_core_endp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     7.970 r  soc_usb_core_endp_reg[2]/Q
                         net (fo=23, routed)          2.201    10.171    soc_usb_core_endp[2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124    10.295 r  soc_outhandler_responding_i_6/O
                         net (fo=1, routed)           0.000    10.295    soc_outhandler_responding_i_6_n_0
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I0_O)      0.241    10.536 r  soc_outhandler_responding_reg_i_4/O
                         net (fo=1, routed)           0.000    10.536    soc_outhandler_responding_reg_i_4_n_0
    SLICE_X2Y10          MUXF8 (Prop_muxf8_I0_O)      0.098    10.634 r  soc_outhandler_responding_reg_i_3/O
                         net (fo=1, routed)           0.921    11.555    soc_outhandler_responding_reg_i_3_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.319    11.874 r  soc_outhandler_responding_i_2/O
                         net (fo=4, routed)           0.580    12.454    soc_outhandler_responding_i_2_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.578 r  soc_usb_core_txstate_pid[3]_i_16/O
                         net (fo=1, routed)           0.263    12.841    soc_usb_core_txstate_pid[3]_i_16_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.124    12.965 r  soc_usb_core_txstate_pid[3]_i_15/O
                         net (fo=2, routed)           0.600    13.565    soc_usb_core_txstate_pid[3]_i_15_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.689 r  soc_usb_core_txstate_pid[3]_i_7/O
                         net (fo=1, routed)           0.648    14.337    soc_usb_core_txstate_pid[3]_i_7_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I1_O)        0.124    14.461 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.565    15.026    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    15.150 r  vns_triendpointinterface_txpacketsend_state[3]_i_1/O
                         net (fo=4, routed)           0.391    15.541    vns_triendpointinterface_txpacketsend_state[3]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X7Y3           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[0]/C
                         clock pessimism              0.615    90.815    
                         clock uncertainty           -0.092    90.722    
    SLICE_X7Y3           FDRE (Setup_fdre_C_CE)      -0.205    90.517    vns_triendpointinterface_txpacketsend_state_reg[0]
  -------------------------------------------------------------------
                         required time                         90.517    
                         arrival time                         -15.541    
  -------------------------------------------------------------------
                         slack                                 74.977    

Slack (MET) :             75.062ns  (required time - arrival time)
  Source:                 soc_usb_core_endp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_triendpointinterface_txpacketsend_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout1 rise@83.333ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 1.920ns (23.883%)  route 6.119ns (76.117%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.452ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.568     7.452    usb_12_clk
    SLICE_X10Y8          FDRE                                         r  soc_usb_core_endp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     7.970 r  soc_usb_core_endp_reg[2]/Q
                         net (fo=23, routed)          2.201    10.171    soc_usb_core_endp[2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124    10.295 r  soc_outhandler_responding_i_6/O
                         net (fo=1, routed)           0.000    10.295    soc_outhandler_responding_i_6_n_0
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I0_O)      0.241    10.536 r  soc_outhandler_responding_reg_i_4/O
                         net (fo=1, routed)           0.000    10.536    soc_outhandler_responding_reg_i_4_n_0
    SLICE_X2Y10          MUXF8 (Prop_muxf8_I0_O)      0.098    10.634 r  soc_outhandler_responding_reg_i_3/O
                         net (fo=1, routed)           0.921    11.555    soc_outhandler_responding_reg_i_3_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.319    11.874 r  soc_outhandler_responding_i_2/O
                         net (fo=4, routed)           0.580    12.454    soc_outhandler_responding_i_2_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.578 r  soc_usb_core_txstate_pid[3]_i_16/O
                         net (fo=1, routed)           0.263    12.841    soc_usb_core_txstate_pid[3]_i_16_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.124    12.965 r  soc_usb_core_txstate_pid[3]_i_15/O
                         net (fo=2, routed)           0.600    13.565    soc_usb_core_txstate_pid[3]_i_15_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.689 r  soc_usb_core_txstate_pid[3]_i_7/O
                         net (fo=1, routed)           0.648    14.337    soc_usb_core_txstate_pid[3]_i_7_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I1_O)        0.124    14.461 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.565    15.026    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    15.150 r  vns_triendpointinterface_txpacketsend_state[3]_i_1/O
                         net (fo=4, routed)           0.342    15.491    vns_triendpointinterface_txpacketsend_state[3]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[1]/C
                         clock pessimism              0.615    90.815    
                         clock uncertainty           -0.092    90.722    
    SLICE_X6Y4           FDRE (Setup_fdre_C_CE)      -0.169    90.553    vns_triendpointinterface_txpacketsend_state_reg[1]
  -------------------------------------------------------------------
                         required time                         90.553    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 75.062    

Slack (MET) :             75.062ns  (required time - arrival time)
  Source:                 soc_usb_core_endp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_triendpointinterface_txpacketsend_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout1 rise@83.333ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 1.920ns (23.883%)  route 6.119ns (76.117%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.452ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.568     7.452    usb_12_clk
    SLICE_X10Y8          FDRE                                         r  soc_usb_core_endp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     7.970 r  soc_usb_core_endp_reg[2]/Q
                         net (fo=23, routed)          2.201    10.171    soc_usb_core_endp[2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124    10.295 r  soc_outhandler_responding_i_6/O
                         net (fo=1, routed)           0.000    10.295    soc_outhandler_responding_i_6_n_0
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I0_O)      0.241    10.536 r  soc_outhandler_responding_reg_i_4/O
                         net (fo=1, routed)           0.000    10.536    soc_outhandler_responding_reg_i_4_n_0
    SLICE_X2Y10          MUXF8 (Prop_muxf8_I0_O)      0.098    10.634 r  soc_outhandler_responding_reg_i_3/O
                         net (fo=1, routed)           0.921    11.555    soc_outhandler_responding_reg_i_3_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.319    11.874 r  soc_outhandler_responding_i_2/O
                         net (fo=4, routed)           0.580    12.454    soc_outhandler_responding_i_2_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.578 r  soc_usb_core_txstate_pid[3]_i_16/O
                         net (fo=1, routed)           0.263    12.841    soc_usb_core_txstate_pid[3]_i_16_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.124    12.965 r  soc_usb_core_txstate_pid[3]_i_15/O
                         net (fo=2, routed)           0.600    13.565    soc_usb_core_txstate_pid[3]_i_15_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.689 r  soc_usb_core_txstate_pid[3]_i_7/O
                         net (fo=1, routed)           0.648    14.337    soc_usb_core_txstate_pid[3]_i_7_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I1_O)        0.124    14.461 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.565    15.026    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    15.150 r  vns_triendpointinterface_txpacketsend_state[3]_i_1/O
                         net (fo=4, routed)           0.342    15.491    vns_triendpointinterface_txpacketsend_state[3]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[2]/C
                         clock pessimism              0.615    90.815    
                         clock uncertainty           -0.092    90.722    
    SLICE_X6Y4           FDRE (Setup_fdre_C_CE)      -0.169    90.553    vns_triendpointinterface_txpacketsend_state_reg[2]
  -------------------------------------------------------------------
                         required time                         90.553    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 75.062    

Slack (MET) :             75.062ns  (required time - arrival time)
  Source:                 soc_usb_core_endp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_triendpointinterface_txpacketsend_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout1 rise@83.333ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 1.920ns (23.883%)  route 6.119ns (76.117%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.452ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.568     7.452    usb_12_clk
    SLICE_X10Y8          FDRE                                         r  soc_usb_core_endp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     7.970 r  soc_usb_core_endp_reg[2]/Q
                         net (fo=23, routed)          2.201    10.171    soc_usb_core_endp[2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124    10.295 r  soc_outhandler_responding_i_6/O
                         net (fo=1, routed)           0.000    10.295    soc_outhandler_responding_i_6_n_0
    SLICE_X2Y10          MUXF7 (Prop_muxf7_I0_O)      0.241    10.536 r  soc_outhandler_responding_reg_i_4/O
                         net (fo=1, routed)           0.000    10.536    soc_outhandler_responding_reg_i_4_n_0
    SLICE_X2Y10          MUXF8 (Prop_muxf8_I0_O)      0.098    10.634 r  soc_outhandler_responding_reg_i_3/O
                         net (fo=1, routed)           0.921    11.555    soc_outhandler_responding_reg_i_3_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.319    11.874 r  soc_outhandler_responding_i_2/O
                         net (fo=4, routed)           0.580    12.454    soc_outhandler_responding_i_2_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.578 r  soc_usb_core_txstate_pid[3]_i_16/O
                         net (fo=1, routed)           0.263    12.841    soc_usb_core_txstate_pid[3]_i_16_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.124    12.965 r  soc_usb_core_txstate_pid[3]_i_15/O
                         net (fo=2, routed)           0.600    13.565    soc_usb_core_txstate_pid[3]_i_15_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.689 r  soc_usb_core_txstate_pid[3]_i_7/O
                         net (fo=1, routed)           0.648    14.337    soc_usb_core_txstate_pid[3]_i_7_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I1_O)        0.124    14.461 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.565    15.026    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    15.150 r  vns_triendpointinterface_txpacketsend_state[3]_i_1/O
                         net (fo=4, routed)           0.342    15.491    vns_triendpointinterface_txpacketsend_state[3]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[3]/C
                         clock pessimism              0.615    90.815    
                         clock uncertainty           -0.092    90.722    
    SLICE_X6Y4           FDRE (Setup_fdre_C_CE)      -0.169    90.553    vns_triendpointinterface_txpacketsend_state_reg[3]
  -------------------------------------------------------------------
                         required time                         90.553    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 75.062    

Slack (MET) :             75.200ns  (required time - arrival time)
  Source:                 soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_outhandler_syncfifobuffered_level0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout1 rise@83.333ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 1.076ns (13.779%)  route 6.733ns (86.221%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.798ns = ( 90.132 - 83.333 ) 
    Source Clock Delay      (SCD):    7.454ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.570     7.454    usb_12_clk
    SLICE_X13Y1          FDRE                                         r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456     7.910 r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/Q
                         net (fo=5, routed)           2.083     9.993    soc_usb_core_rx_payloadFifo_graycounter1_q[1]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124    10.117 f  soc_usb_core_endp4_i_2/O
                         net (fo=6, routed)           1.363    11.480    soc_usb_core_endp4_i_2_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.604 r  storage_7_reg_i_17/O
                         net (fo=1, routed)           0.956    12.561    storage_7_reg_i_17_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    12.685 r  storage_7_reg_i_11/O
                         net (fo=4, routed)           0.691    13.375    p_129_in
    SLICE_X13Y7          LUT5 (Prop_lut5_I0_O)        0.124    13.499 r  soc_outhandler_syncfifobuffered_produce[6]_i_2/O
                         net (fo=10, routed)          0.857    14.357    VexRiscv/IBusCachedPlugin_cache/DI[0]
    SLICE_X11Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.481 r  VexRiscv/IBusCachedPlugin_cache/soc_outhandler_syncfifobuffered_level0[6]_i_1/O
                         net (fo=7, routed)           0.782    15.263    VexRiscv_n_167
    SLICE_X13Y7          FDRE                                         r  soc_outhandler_syncfifobuffered_level0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.449    90.132    usb_12_clk
    SLICE_X13Y7          FDRE                                         r  soc_outhandler_syncfifobuffered_level0_reg[0]/C
                         clock pessimism              0.629    90.761    
                         clock uncertainty           -0.092    90.668    
    SLICE_X13Y7          FDRE (Setup_fdre_C_CE)      -0.205    90.463    soc_outhandler_syncfifobuffered_level0_reg[0]
  -------------------------------------------------------------------
                         required time                         90.463    
                         arrival time                         -15.263    
  -------------------------------------------------------------------
                         slack                                 75.200    

Slack (MET) :             75.229ns  (required time - arrival time)
  Source:                 vns_triendpointinterface_txpacketsend_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_outhandler_stall_status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout1 rise@83.333ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 1.430ns (17.836%)  route 6.587ns (82.164%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.864ns = ( 90.198 - 83.333 ) 
    Source Clock Delay      (SCD):    7.519ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.635     7.519    usb_12_clk
    SLICE_X7Y3           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.456     7.975 f  vns_triendpointinterface_txpacketsend_state_reg[0]/Q
                         net (fo=27, routed)          0.895     8.870    vns_triendpointinterface_txpacketsend_state[0]
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.124     8.994 f  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_4/O
                         net (fo=7, routed)           1.226    10.221    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_4_n_0
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  soc_inhandler_syncfifobuffered_level0[6]_i_7/O
                         net (fo=1, routed)           0.665    11.010    soc_inhandler_syncfifobuffered_level0[6]_i_7_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I2_O)        0.124    11.134 r  soc_inhandler_syncfifobuffered_level0[6]_i_4/O
                         net (fo=6, routed)           1.298    12.432    soc_inhandler_syncfifobuffered_level0[6]_i_4_n_0
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.152    12.584 r  soc_outhandler_stall_status[15]_i_6/O
                         net (fo=16, routed)          1.395    13.979    soc_outhandler_stall_status[15]_i_6_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.326    14.305 r  soc_outhandler_stall_status[4]_i_2/O
                         net (fo=2, routed)           1.107    15.413    soc_outhandler_stall_status[4]_i_2_n_0
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.124    15.537 r  soc_outhandler_stall_status[4]_i_1/O
                         net (fo=1, routed)           0.000    15.537    soc_outhandler_stall_status[4]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  soc_outhandler_stall_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.515    90.198    usb_12_clk
    SLICE_X5Y9           FDRE                                         r  soc_outhandler_stall_status_reg[4]/C
                         clock pessimism              0.628    90.826    
                         clock uncertainty           -0.092    90.733    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.032    90.765    soc_outhandler_stall_status_reg[4]
  -------------------------------------------------------------------
                         required time                         90.765    
                         arrival time                         -15.537    
  -------------------------------------------------------------------
                         slack                                 75.229    

Slack (MET) :             75.375ns  (required time - arrival time)
  Source:                 soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_outhandler_syncfifobuffered_level0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout1 rise@83.333ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 1.076ns (14.028%)  route 6.594ns (85.972%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.798ns = ( 90.132 - 83.333 ) 
    Source Clock Delay      (SCD):    7.454ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.570     7.454    usb_12_clk
    SLICE_X13Y1          FDRE                                         r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456     7.910 r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/Q
                         net (fo=5, routed)           2.083     9.993    soc_usb_core_rx_payloadFifo_graycounter1_q[1]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124    10.117 f  soc_usb_core_endp4_i_2/O
                         net (fo=6, routed)           1.363    11.480    soc_usb_core_endp4_i_2_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.604 r  storage_7_reg_i_17/O
                         net (fo=1, routed)           0.956    12.561    storage_7_reg_i_17_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    12.685 r  storage_7_reg_i_11/O
                         net (fo=4, routed)           0.691    13.375    p_129_in
    SLICE_X13Y7          LUT5 (Prop_lut5_I0_O)        0.124    13.499 r  soc_outhandler_syncfifobuffered_produce[6]_i_2/O
                         net (fo=10, routed)          0.857    14.357    VexRiscv/IBusCachedPlugin_cache/DI[0]
    SLICE_X11Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.481 r  VexRiscv/IBusCachedPlugin_cache/soc_outhandler_syncfifobuffered_level0[6]_i_1/O
                         net (fo=7, routed)           0.644    15.124    VexRiscv_n_167
    SLICE_X12Y7          FDRE                                         r  soc_outhandler_syncfifobuffered_level0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.449    90.132    usb_12_clk
    SLICE_X12Y7          FDRE                                         r  soc_outhandler_syncfifobuffered_level0_reg[1]/C
                         clock pessimism              0.629    90.761    
                         clock uncertainty           -0.092    90.668    
    SLICE_X12Y7          FDRE (Setup_fdre_C_CE)      -0.169    90.499    soc_outhandler_syncfifobuffered_level0_reg[1]
  -------------------------------------------------------------------
                         required time                         90.499    
                         arrival time                         -15.124    
  -------------------------------------------------------------------
                         slack                                 75.375    

Slack (MET) :             75.375ns  (required time - arrival time)
  Source:                 soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_outhandler_syncfifobuffered_level0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout1 rise@83.333ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 1.076ns (14.028%)  route 6.594ns (85.972%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.798ns = ( 90.132 - 83.333 ) 
    Source Clock Delay      (SCD):    7.454ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.570     7.454    usb_12_clk
    SLICE_X13Y1          FDRE                                         r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456     7.910 r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/Q
                         net (fo=5, routed)           2.083     9.993    soc_usb_core_rx_payloadFifo_graycounter1_q[1]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124    10.117 f  soc_usb_core_endp4_i_2/O
                         net (fo=6, routed)           1.363    11.480    soc_usb_core_endp4_i_2_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.604 r  storage_7_reg_i_17/O
                         net (fo=1, routed)           0.956    12.561    storage_7_reg_i_17_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    12.685 r  storage_7_reg_i_11/O
                         net (fo=4, routed)           0.691    13.375    p_129_in
    SLICE_X13Y7          LUT5 (Prop_lut5_I0_O)        0.124    13.499 r  soc_outhandler_syncfifobuffered_produce[6]_i_2/O
                         net (fo=10, routed)          0.857    14.357    VexRiscv/IBusCachedPlugin_cache/DI[0]
    SLICE_X11Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.481 r  VexRiscv/IBusCachedPlugin_cache/soc_outhandler_syncfifobuffered_level0[6]_i_1/O
                         net (fo=7, routed)           0.644    15.124    VexRiscv_n_167
    SLICE_X12Y7          FDRE                                         r  soc_outhandler_syncfifobuffered_level0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.449    90.132    usb_12_clk
    SLICE_X12Y7          FDRE                                         r  soc_outhandler_syncfifobuffered_level0_reg[2]/C
                         clock pessimism              0.629    90.761    
                         clock uncertainty           -0.092    90.668    
    SLICE_X12Y7          FDRE (Setup_fdre_C_CE)      -0.169    90.499    soc_outhandler_syncfifobuffered_level0_reg[2]
  -------------------------------------------------------------------
                         required time                         90.499    
                         arrival time                         -15.124    
  -------------------------------------------------------------------
                         slack                                 75.375    

Slack (MET) :             75.375ns  (required time - arrival time)
  Source:                 soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_outhandler_syncfifobuffered_level0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (soc_clkout1 rise@83.333ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 1.076ns (14.028%)  route 6.594ns (85.972%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.798ns = ( 90.132 - 83.333 ) 
    Source Clock Delay      (SCD):    7.454ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.570     7.454    usb_12_clk
    SLICE_X13Y1          FDRE                                         r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456     7.910 r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/Q
                         net (fo=5, routed)           2.083     9.993    soc_usb_core_rx_payloadFifo_graycounter1_q[1]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.124    10.117 f  soc_usb_core_endp4_i_2/O
                         net (fo=6, routed)           1.363    11.480    soc_usb_core_endp4_i_2_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I0_O)        0.124    11.604 r  storage_7_reg_i_17/O
                         net (fo=1, routed)           0.956    12.561    storage_7_reg_i_17_n_0
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124    12.685 r  storage_7_reg_i_11/O
                         net (fo=4, routed)           0.691    13.375    p_129_in
    SLICE_X13Y7          LUT5 (Prop_lut5_I0_O)        0.124    13.499 r  soc_outhandler_syncfifobuffered_produce[6]_i_2/O
                         net (fo=10, routed)          0.857    14.357    VexRiscv/IBusCachedPlugin_cache/DI[0]
    SLICE_X11Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.481 r  VexRiscv/IBusCachedPlugin_cache/soc_outhandler_syncfifobuffered_level0[6]_i_1/O
                         net (fo=7, routed)           0.644    15.124    VexRiscv_n_167
    SLICE_X12Y7          FDRE                                         r  soc_outhandler_syncfifobuffered_level0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.449    90.132    usb_12_clk
    SLICE_X12Y7          FDRE                                         r  soc_outhandler_syncfifobuffered_level0_reg[3]/C
                         clock pessimism              0.629    90.761    
                         clock uncertainty           -0.092    90.668    
    SLICE_X12Y7          FDRE (Setup_fdre_C_CE)      -0.169    90.499    soc_outhandler_syncfifobuffered_level0_reg[3]
  -------------------------------------------------------------------
                         required time                         90.499    
                         arrival time                         -15.124    
  -------------------------------------------------------------------
                         slack                                 75.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_setuphandler_setuphandlerinner_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_5_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.564     2.464    usb_12_clk
    SLICE_X11Y11         FDRE                                         r  soc_setuphandler_setuphandlerinner_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     2.605 r  soc_setuphandler_setuphandlerinner_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.822    storage_5_reg_0_15_6_7/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.834     3.146    storage_5_reg_0_15_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.670     2.477    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.787    storage_5_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_setuphandler_setuphandlerinner_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_5_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.564     2.464    usb_12_clk
    SLICE_X11Y11         FDRE                                         r  soc_setuphandler_setuphandlerinner_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     2.605 r  soc_setuphandler_setuphandlerinner_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.822    storage_5_reg_0_15_6_7/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.834     3.146    storage_5_reg_0_15_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.670     2.477    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.787    storage_5_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_setuphandler_setuphandlerinner_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_5_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.564     2.464    usb_12_clk
    SLICE_X11Y11         FDRE                                         r  soc_setuphandler_setuphandlerinner_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     2.605 r  soc_setuphandler_setuphandlerinner_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.822    storage_5_reg_0_15_6_7/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.834     3.146    storage_5_reg_0_15_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.670     2.477    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.787    storage_5_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_setuphandler_setuphandlerinner_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_5_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.564     2.464    usb_12_clk
    SLICE_X11Y11         FDRE                                         r  soc_setuphandler_setuphandlerinner_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     2.605 r  soc_setuphandler_setuphandlerinner_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.822    storage_5_reg_0_15_6_7/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.834     3.146    storage_5_reg_0_15_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.670     2.477    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.787    storage_5_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_setuphandler_setuphandlerinner_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_5_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.564     2.464    usb_12_clk
    SLICE_X11Y11         FDRE                                         r  soc_setuphandler_setuphandlerinner_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     2.605 r  soc_setuphandler_setuphandlerinner_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.822    storage_5_reg_0_15_6_7/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.834     3.146    storage_5_reg_0_15_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.670     2.477    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.787    storage_5_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_setuphandler_setuphandlerinner_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_5_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.564     2.464    usb_12_clk
    SLICE_X11Y11         FDRE                                         r  soc_setuphandler_setuphandlerinner_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     2.605 r  soc_setuphandler_setuphandlerinner_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.822    storage_5_reg_0_15_6_7/ADDRD0
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.834     3.146    storage_5_reg_0_15_6_7/WCLK
    SLICE_X10Y11         RAMD32                                       r  storage_5_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.670     2.477    
    SLICE_X10Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.787    storage_5_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_setuphandler_setuphandlerinner_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_5_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.564     2.464    usb_12_clk
    SLICE_X11Y11         FDRE                                         r  soc_setuphandler_setuphandlerinner_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     2.605 r  soc_setuphandler_setuphandlerinner_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.822    storage_5_reg_0_15_6_7/ADDRD0
    SLICE_X10Y11         RAMS32                                       r  storage_5_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.834     3.146    storage_5_reg_0_15_6_7/WCLK
    SLICE_X10Y11         RAMS32                                       r  storage_5_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.670     2.477    
    SLICE_X10Y11         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.787    storage_5_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_setuphandler_setuphandlerinner_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_5_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.564     2.464    usb_12_clk
    SLICE_X11Y11         FDRE                                         r  soc_setuphandler_setuphandlerinner_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     2.605 r  soc_setuphandler_setuphandlerinner_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     2.822    storage_5_reg_0_15_6_7/ADDRD0
    SLICE_X10Y11         RAMS32                                       r  storage_5_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.834     3.146    storage_5_reg_0_15_6_7/WCLK
    SLICE_X10Y11         RAMS32                                       r  storage_5_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.670     2.477    
    SLICE_X10Y11         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.787    storage_5_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 soc_inhandler_syncfifobuffered_produce_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_6_reg_0_63_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.595     2.495    usb_12_clk
    SLICE_X3Y6           FDRE                                         r  soc_inhandler_syncfifobuffered_produce_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     2.636 r  soc_inhandler_syncfifobuffered_produce_reg[5]/Q
                         net (fo=16, routed)          0.118     2.754    storage_6_reg_0_63_0_2/ADDRD5
    SLICE_X2Y7           RAMD64E                                      r  storage_6_reg_0_63_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.865     3.177    storage_6_reg_0_63_0_2/WCLK
    SLICE_X2Y7           RAMD64E                                      r  storage_6_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.668     2.510    
    SLICE_X2Y7           RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.680    storage_6_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 soc_inhandler_syncfifobuffered_produce_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            storage_6_reg_0_63_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.595     2.495    usb_12_clk
    SLICE_X3Y6           FDRE                                         r  soc_inhandler_syncfifobuffered_produce_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     2.636 r  soc_inhandler_syncfifobuffered_produce_reg[5]/Q
                         net (fo=16, routed)          0.118     2.754    storage_6_reg_0_63_0_2/ADDRD5
    SLICE_X2Y7           RAMD64E                                      r  storage_6_reg_0_63_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.865     3.177    storage_6_reg_0_63_0_2/WCLK
    SLICE_X2Y7           RAMD64E                                      r  storage_6_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.668     2.510    
    SLICE_X2Y7           RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.680    storage_6_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_clkout1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y2     storage_7_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.333      80.757     RAMB18_X0Y2     storage_7_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1   BUFG_1/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         83.333      82.084     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         83.333      82.333     SLICE_X14Y7     FDPE_2/C
Min Period        n/a     FDPE/C              n/a            1.000         83.333      82.333     SLICE_X14Y7     FDPE_3/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X5Y2      FSM_sequential_vns_triendpointinterface_fsm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X5Y2      FSM_sequential_vns_triendpointinterface_fsm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X12Y1     memadr_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X7Y1      memadr_4_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       83.333      76.667     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X2Y7      storage_6_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.667      40.417     SLICE_X2Y7      storage_6_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y10    storage_5_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y11    storage_5_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X10Y11    storage_5_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_clkout2
  To Clock:  soc_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    7.453ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     5.788    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_2/O
                         net (fo=93, routed)          1.569     7.453    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDPE (Prop_fdpe_C_Q)         0.518     7.971 r  FDPE_4/Q
                         net (fo=1, routed)           0.190     8.161    vns_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X12Y6          FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360     4.778    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100     4.878 r  clk100_inst/O
                         net (fo=1, routed)           0.721     5.599    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.682 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     7.258    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.349 r  BUFG_2/O
                         net (fo=93, routed)          1.450     8.799    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_5/C
                         clock pessimism              0.654     9.453    
                         clock uncertainty           -0.075     9.379    
    SLICE_X12Y6          FDPE (Setup_fdpe_C_D)       -0.016     9.363    FDPE_5
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             16.849ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.254ns (31.199%)  route 2.765ns (68.801%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 27.703 - 20.833 ) 
    Source Clock Delay      (SCD):    7.453ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     5.788    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_2/O
                         net (fo=93, routed)          1.569     7.453    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDPE (Prop_fdpe_C_Q)         0.478     7.931 f  FDPE_5/Q
                         net (fo=34, routed)          1.895     9.826    usb_48_rst
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.325    10.151 f  vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4/O
                         net (fo=2, routed)           0.411    10.563    vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4_n_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.327    10.890 f  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[2]_i_2/O
                         net (fo=5, routed)           0.459    11.349    soc_usb_core_rx_bitstuff_o_stall
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.124    11.473 r  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.473    vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[2]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.520    27.703    usb_48_clk
    SLICE_X2Y0           FDRE                                         r  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[2]/C
                         clock pessimism              0.615    28.318    
                         clock uncertainty           -0.075    28.243    
    SLICE_X2Y0           FDRE (Setup_fdre_C_D)        0.079    28.322    vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[2]
  -------------------------------------------------------------------
                         required time                         28.322    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                 16.849    

Slack (MET) :             16.853ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.254ns (31.230%)  route 2.761ns (68.770%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 27.703 - 20.833 ) 
    Source Clock Delay      (SCD):    7.453ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     5.788    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_2/O
                         net (fo=93, routed)          1.569     7.453    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDPE (Prop_fdpe_C_Q)         0.478     7.931 f  FDPE_5/Q
                         net (fo=34, routed)          1.895     9.826    usb_48_rst
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.325    10.151 f  vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4/O
                         net (fo=2, routed)           0.411    10.563    vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4_n_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.327    10.890 f  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[2]_i_2/O
                         net (fo=5, routed)           0.455    11.345    soc_usb_core_rx_bitstuff_o_stall
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.124    11.469 r  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.469    vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[1]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.520    27.703    usb_48_clk
    SLICE_X2Y0           FDRE                                         r  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[1]/C
                         clock pessimism              0.615    28.318    
                         clock uncertainty           -0.075    28.243    
    SLICE_X2Y0           FDRE (Setup_fdre_C_D)        0.079    28.322    vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[1]
  -------------------------------------------------------------------
                         required time                         28.322    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                 16.853    

Slack (MET) :             16.936ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_rx_bitstuff_o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.254ns (32.299%)  route 2.628ns (67.701%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 27.703 - 20.833 ) 
    Source Clock Delay      (SCD):    7.453ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     5.788    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_2/O
                         net (fo=93, routed)          1.569     7.453    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDPE (Prop_fdpe_C_Q)         0.478     7.931 f  FDPE_5/Q
                         net (fo=34, routed)          1.895     9.826    usb_48_rst
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.325    10.151 f  vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4/O
                         net (fo=2, routed)           0.411    10.563    vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4_n_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.327    10.890 f  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[2]_i_2/O
                         net (fo=5, routed)           0.322    11.212    soc_usb_core_rx_bitstuff_o_stall
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.124    11.336 r  soc_usb_core_rx_bitstuff_o_data_i_1/O
                         net (fo=1, routed)           0.000    11.336    soc_usb_core_rx_bitstuff_o_data_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  soc_usb_core_rx_bitstuff_o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.520    27.703    usb_48_clk
    SLICE_X3Y1           FDRE                                         r  soc_usb_core_rx_bitstuff_o_data_reg/C
                         clock pessimism              0.615    28.318    
                         clock uncertainty           -0.075    28.243    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.029    28.272    soc_usb_core_rx_bitstuff_o_data_reg
  -------------------------------------------------------------------
                         required time                         28.272    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                 16.936    

Slack (MET) :             16.967ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_rx_bitstuff_o_stall_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.254ns (32.159%)  route 2.645ns (67.841%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 27.703 - 20.833 ) 
    Source Clock Delay      (SCD):    7.453ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     5.788    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_2/O
                         net (fo=93, routed)          1.569     7.453    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDPE (Prop_fdpe_C_Q)         0.478     7.931 r  FDPE_5/Q
                         net (fo=34, routed)          1.895     9.826    usb_48_rst
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.325    10.151 r  vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4/O
                         net (fo=2, routed)           0.411    10.563    vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4_n_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.327    10.890 r  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[2]_i_2/O
                         net (fo=5, routed)           0.339    11.229    soc_usb_core_rx_bitstuff_o_stall
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.124    11.353 r  soc_usb_core_rx_bitstuff_o_stall_i_1/O
                         net (fo=1, routed)           0.000    11.353    soc_usb_core_rx_bitstuff_o_stall_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  soc_usb_core_rx_bitstuff_o_stall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.520    27.703    usb_48_clk
    SLICE_X2Y0           FDRE                                         r  soc_usb_core_rx_bitstuff_o_stall_reg/C
                         clock pessimism              0.615    28.318    
                         clock uncertainty           -0.075    28.243    
    SLICE_X2Y0           FDRE (Setup_fdre_C_D)        0.077    28.320    soc_usb_core_rx_bitstuff_o_stall_reg
  -------------------------------------------------------------------
                         required time                         28.320    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                 16.967    

Slack (MET) :             16.974ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.254ns (32.184%)  route 2.642ns (67.816%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 27.703 - 20.833 ) 
    Source Clock Delay      (SCD):    7.453ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     5.788    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_2/O
                         net (fo=93, routed)          1.569     7.453    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDPE (Prop_fdpe_C_Q)         0.478     7.931 f  FDPE_5/Q
                         net (fo=34, routed)          1.895     9.826    usb_48_rst
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.325    10.151 f  vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4/O
                         net (fo=2, routed)           0.411    10.563    vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4_n_0
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.327    10.890 f  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[2]_i_2/O
                         net (fo=5, routed)           0.336    11.226    soc_usb_core_rx_bitstuff_o_stall
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.124    11.350 r  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.350    vns_triendpointinterface_rxpipeline_rxbitstuffremover_state[0]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.520    27.703    usb_48_clk
    SLICE_X2Y0           FDRE                                         r  vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[0]/C
                         clock pessimism              0.615    28.318    
                         clock uncertainty           -0.075    28.243    
    SLICE_X2Y0           FDRE (Setup_fdre_C_D)        0.081    28.324    vns_triendpointinterface_rxpipeline_rxbitstuffremover_state_reg[0]
  -------------------------------------------------------------------
                         required time                         28.324    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                 16.974    

Slack (MET) :             17.006ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_rxpipeline_rxpacketdetect_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.130ns (29.623%)  route 2.685ns (70.377%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 27.703 - 20.833 ) 
    Source Clock Delay      (SCD):    7.453ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     5.788    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_2/O
                         net (fo=93, routed)          1.569     7.453    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDPE (Prop_fdpe_C_Q)         0.478     7.931 f  FDPE_5/Q
                         net (fo=34, routed)          1.895     9.826    usb_48_rst
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.325    10.151 f  vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4/O
                         net (fo=2, routed)           0.790    10.941    vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_4_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.327    11.268 r  vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.268    vns_triendpointinterface_rxpipeline_rxpacketdetect_state[0]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  vns_triendpointinterface_rxpipeline_rxpacketdetect_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.520    27.703    usb_48_clk
    SLICE_X3Y1           FDRE                                         r  vns_triendpointinterface_rxpipeline_rxpacketdetect_state_reg[0]/C
                         clock pessimism              0.615    28.318    
                         clock uncertainty           -0.075    28.243    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.031    28.274    vns_triendpointinterface_rxpipeline_rxpacketdetect_state_reg[0]
  -------------------------------------------------------------------
                         required time                         28.274    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                 17.006    

Slack (MET) :             17.014ns  (required time - arrival time)
  Source:                 soc_usb_core_rx_flagsFifo_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_rx_flagsFifo_graycounter0_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.758ns (21.588%)  route 2.753ns (78.412%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.867ns = ( 27.701 - 20.833 ) 
    Source Clock Delay      (SCD):    7.520ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     5.788    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_2/O
                         net (fo=93, routed)          1.636     7.520    usb_48_clk
    SLICE_X6Y0           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     8.038 r  soc_usb_core_rx_flagsFifo_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.972    10.010    soc_usb_core_rx_flagsFifo_graycounter0_q[1]
    SLICE_X7Y0           LUT6 (Prop_lut6_I4_O)        0.124    10.134 r  storage_4_reg_0_1_0_0_i_2/O
                         net (fo=7, routed)           0.447    10.581    soc_usb_core_rx_flagsFifo_wrport_we__0
    SLICE_X6Y0           LUT3 (Prop_lut3_I1_O)        0.116    10.697 r  soc_usb_core_rx_flagsFifo_graycounter0_q[0]_i_1/O
                         net (fo=1, routed)           0.334    11.031    soc_usb_core_rx_flagsFifo_graycounter0_q_next[0]
    SLICE_X6Y0           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter0_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.518    27.701    usb_48_clk
    SLICE_X6Y0           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter0_q_reg[0]/C
                         clock pessimism              0.653    28.354    
                         clock uncertainty           -0.075    28.279    
    SLICE_X6Y0           FDRE (Setup_fdre_C_D)       -0.234    28.045    soc_usb_core_rx_flagsFifo_graycounter0_q_reg[0]
  -------------------------------------------------------------------
                         required time                         28.045    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                 17.014    

Slack (MET) :             17.059ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_rx_reset_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.773ns (23.416%)  route 2.528ns (76.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.868ns = ( 27.702 - 20.833 ) 
    Source Clock Delay      (SCD):    7.453ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     5.788    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_2/O
                         net (fo=93, routed)          1.569     7.453    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDPE (Prop_fdpe_C_Q)         0.478     7.931 r  FDPE_5/Q
                         net (fo=34, routed)          1.895     9.826    usb_48_rst
    SLICE_X0Y0           LUT3 (Prop_lut3_I0_O)        0.295    10.121 r  soc_usb_core_rx_reset_counter[6]_i_1/O
                         net (fo=7, routed)           0.633    10.754    soc_usb_core_rx_reset_counter[6]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  soc_usb_core_rx_reset_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.519    27.702    usb_48_clk
    SLICE_X0Y3           FDRE                                         r  soc_usb_core_rx_reset_counter_reg[1]/C
                         clock pessimism              0.615    28.317    
                         clock uncertainty           -0.075    28.242    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.429    27.813    soc_usb_core_rx_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.813    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                 17.059    

Slack (MET) :             17.059ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_rx_reset_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.773ns (23.416%)  route 2.528ns (76.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.868ns = ( 27.702 - 20.833 ) 
    Source Clock Delay      (SCD):    7.453ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     5.788    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_2/O
                         net (fo=93, routed)          1.569     7.453    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDPE (Prop_fdpe_C_Q)         0.478     7.931 r  FDPE_5/Q
                         net (fo=34, routed)          1.895     9.826    usb_48_rst
    SLICE_X0Y0           LUT3 (Prop_lut3_I0_O)        0.295    10.121 r  soc_usb_core_rx_reset_counter[6]_i_1/O
                         net (fo=7, routed)           0.633    10.754    soc_usb_core_rx_reset_counter[6]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  soc_usb_core_rx_reset_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.519    27.702    usb_48_clk
    SLICE_X0Y3           FDRE                                         r  soc_usb_core_rx_reset_counter_reg[2]/C
                         clock pessimism              0.615    28.317    
                         clock uncertainty           -0.075    28.242    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.429    27.813    soc_usb_core_rx_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.813    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                 17.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            storage_4_reg_0_1_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.755%)  route 0.270ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.594     2.494    usb_48_clk
    SLICE_X6Y0           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     2.658 r  soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=9, routed)           0.270     2.928    storage_4_reg_0_1_0_0/A0
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.865     3.177    storage_4_reg_0_1_0_0/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_0_0/DP/CLK
                         clock pessimism             -0.668     2.510    
    SLICE_X6Y1           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.820    storage_4_reg_0_1_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            storage_4_reg_0_1_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.755%)  route 0.270ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.594     2.494    usb_48_clk
    SLICE_X6Y0           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     2.658 r  soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=9, routed)           0.270     2.928    storage_4_reg_0_1_0_0/A0
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.865     3.177    storage_4_reg_0_1_0_0/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_0_0/SP/CLK
                         clock pessimism             -0.668     2.510    
    SLICE_X6Y1           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.820    storage_4_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            storage_4_reg_0_1_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.755%)  route 0.270ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.594     2.494    usb_48_clk
    SLICE_X6Y0           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     2.658 r  soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=9, routed)           0.270     2.928    storage_4_reg_0_1_1_1/A0
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.865     3.177    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
                         clock pessimism             -0.668     2.510    
    SLICE_X6Y1           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.820    storage_4_reg_0_1_1_1/DP
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            storage_4_reg_0_1_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.755%)  route 0.270ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.594     2.494    usb_48_clk
    SLICE_X6Y0           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     2.658 r  soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=9, routed)           0.270     2.928    storage_4_reg_0_1_1_1/A0
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.865     3.177    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/SP/CLK
                         clock pessimism             -0.668     2.510    
    SLICE_X6Y1           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.820    storage_4_reg_0_1_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_shifter_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            storage_3_reg_0_1_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.471%)  route 0.126ns (43.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.567     2.467    usb_48_clk
    SLICE_X8Y2           FDRE                                         r  soc_usb_core_rx_shifter_shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     2.631 r  soc_usb_core_rx_shifter_shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.126     2.757    storage_3_reg_0_1_6_7/DIA0
    SLICE_X10Y3          RAMD32                                       r  storage_3_reg_0_1_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.836     3.148    storage_3_reg_0_1_6_7/WCLK
    SLICE_X10Y3          RAMD32                                       r  storage_3_reg_0_1_6_7/RAMA/CLK
                         clock pessimism             -0.647     2.502    
    SLICE_X10Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.649    storage_3_reg_0_1_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs2_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_txnrziencoder_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.596     2.496    usb_48_clk
    SLICE_X3Y2           FDRE                                         r  vns_xilinxmultiregimpl4_regs2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     2.637 r  vns_xilinxmultiregimpl4_regs2_reg/Q
                         net (fo=3, routed)           0.076     2.713    vns_xilinxmultiregimpl4_regs2
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.045     2.758 r  vns_triendpointinterface_txnrziencoder_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.758    vns_triendpointinterface_txnrziencoder_state[1]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  vns_triendpointinterface_txnrziencoder_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.867     3.179    usb_48_clk
    SLICE_X2Y2           FDRE                                         r  vns_triendpointinterface_txnrziencoder_state_reg[1]/C
                         clock pessimism             -0.671     2.509    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.121     2.630    vns_triendpointinterface_txnrziencoder_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs2_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_txnrziencoder_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.596     2.496    usb_48_clk
    SLICE_X3Y2           FDRE                                         r  vns_xilinxmultiregimpl4_regs2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     2.637 f  vns_xilinxmultiregimpl4_regs2_reg/Q
                         net (fo=3, routed)           0.078     2.715    vns_xilinxmultiregimpl4_regs2
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.045     2.760 r  vns_triendpointinterface_txnrziencoder_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.760    vns_triendpointinterface_txnrziencoder_state[0]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  vns_triendpointinterface_txnrziencoder_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.867     3.179    usb_48_clk
    SLICE_X2Y2           FDRE                                         r  vns_triendpointinterface_txnrziencoder_state_reg[0]/C
                         clock pessimism             -0.671     2.509    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120     2.629    vns_triendpointinterface_txnrziencoder_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_shifter_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            storage_3_reg_0_1_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.672%)  route 0.125ns (43.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.567     2.467    usb_48_clk
    SLICE_X8Y2           FDSE                                         r  soc_usb_core_rx_shifter_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDSE (Prop_fdse_C_Q)         0.164     2.631 r  soc_usb_core_rx_shifter_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.125     2.756    storage_3_reg_0_1_6_7/DIA1
    SLICE_X10Y3          RAMD32                                       r  storage_3_reg_0_1_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.836     3.148    storage_3_reg_0_1_6_7/WCLK
    SLICE_X10Y3          RAMD32                                       r  storage_3_reg_0_1_6_7/RAMA_D1/CLK
                         clock pessimism             -0.647     2.502    
    SLICE_X10Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.622    storage_3_reg_0_1_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDPE (Prop_fdpe_C_Q)         0.164     2.630 r  FDPE_4/Q
                         net (fo=1, routed)           0.056     2.686    vns_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X12Y6          FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.836     3.148    usb_48_clk
    SLICE_X12Y6          FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.683     2.466    
    SLICE_X12Y6          FDPE (Hold_fdpe_C_D)         0.060     2.526    FDPE_5
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_line_state_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_rx_nrzi_o_se0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.596     2.496    usb_48_clk
    SLICE_X1Y0           FDRE                                         r  soc_usb_core_rx_line_state_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     2.637 r  soc_usb_core_rx_line_state_valid_reg/Q
                         net (fo=9, routed)           0.081     2.717    soc_usb_core_rx_line_state_valid
    SLICE_X0Y0           LUT4 (Prop_lut4_I2_O)        0.045     2.762 r  soc_usb_core_rx_nrzi_o_se0_i_1/O
                         net (fo=1, routed)           0.000     2.762    soc_usb_core_rx_nrzi_o_se0_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  soc_usb_core_rx_nrzi_o_se0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.867     3.179    usb_48_clk
    SLICE_X0Y0           FDRE                                         r  soc_usb_core_rx_nrzi_o_se0_reg/C
                         clock pessimism             -0.671     2.509    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.092     2.601    soc_usb_core_rx_nrzi_o_se0_reg
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_clkout2
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.833      18.678     BUFGCTRL_X0Y2   BUFG_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         20.833      19.584     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2
Min Period        n/a     FDPE/C             n/a            1.000         20.833      19.833     SLICE_X12Y6     FDPE_4/C
Min Period        n/a     FDPE/C             n/a            1.000         20.833      19.833     SLICE_X12Y6     FDPE_5/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X3Y1      soc_usb_core_rx_bitstuff_o_data_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X2Y0      soc_usb_core_rx_bitstuff_o_stall_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X6Y0      soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X6Y0      soc_usb_core_rx_flagsFifo_graycounter0_q_binary_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X6Y0      soc_usb_core_rx_flagsFifo_graycounter0_q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.833      19.833     SLICE_X6Y0      soc_usb_core_rx_flagsFifo_graycounter0_q_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       20.833      139.167    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X6Y1      storage_4_reg_0_1_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X6Y1      storage_4_reg_0_1_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X6Y1      storage_4_reg_0_1_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X6Y1      storage_4_reg_0_1_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X6Y1      storage_4_reg_0_1_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X6Y1      storage_4_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X6Y1      storage_4_reg_0_1_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X6Y1      storage_4_reg_0_1_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.417      9.167      SLICE_X10Y4     storage_3_reg_0_1_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb
  To Clock:  vns_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_clkout2
  To Clock:  soc_clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.947ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_txpacketsend_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        6.266ns  (logic 2.490ns (39.741%)  route 3.776ns (60.259%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.520ns = ( 70.020 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602    65.591    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124    65.715 r  clk100_inst/O
                         net (fo=1, routed)           0.830    66.544    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    66.632 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655    68.288    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    68.384 r  BUFG_2/O
                         net (fo=93, routed)          1.636    70.020    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    71.356 r  storage_4_reg_0_1_1_1/DP/O
                         net (fo=1, routed)           0.724    72.080    storage_4_reg_0_1_1_1_n_0
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.331    72.411 r  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5/O
                         net (fo=9, routed)           0.457    72.868    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    72.992 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4/O
                         net (fo=1, routed)           0.411    73.403    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    73.527 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2/O
                         net (fo=2, routed)           0.414    73.941    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.119    74.060 f  soc_usb_core_txstate_pid[3]_i_9/O
                         net (fo=1, routed)           0.814    74.874    soc_usb_core_txstate_pid[3]_i_9_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.332    75.206 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.565    75.771    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    75.895 r  vns_triendpointinterface_txpacketsend_state[3]_i_1/O
                         net (fo=4, routed)           0.391    76.286    vns_triendpointinterface_txpacketsend_state[3]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X7Y3           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[0]/C
                         clock pessimism              0.451    90.650    
                         clock uncertainty           -0.212    90.438    
    SLICE_X7Y3           FDRE (Setup_fdre_C_CE)      -0.205    90.233    vns_triendpointinterface_txpacketsend_state_reg[0]
  -------------------------------------------------------------------
                         required time                         90.233    
                         arrival time                         -76.286    
  -------------------------------------------------------------------
                         slack                                 13.947    

Slack (MET) :             14.033ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_txpacketsend_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        6.216ns  (logic 2.490ns (40.056%)  route 3.726ns (59.944%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.520ns = ( 70.020 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602    65.591    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124    65.715 r  clk100_inst/O
                         net (fo=1, routed)           0.830    66.544    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    66.632 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655    68.288    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    68.384 r  BUFG_2/O
                         net (fo=93, routed)          1.636    70.020    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    71.356 r  storage_4_reg_0_1_1_1/DP/O
                         net (fo=1, routed)           0.724    72.080    storage_4_reg_0_1_1_1_n_0
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.331    72.411 r  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5/O
                         net (fo=9, routed)           0.457    72.868    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    72.992 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4/O
                         net (fo=1, routed)           0.411    73.403    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    73.527 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2/O
                         net (fo=2, routed)           0.414    73.941    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.119    74.060 f  soc_usb_core_txstate_pid[3]_i_9/O
                         net (fo=1, routed)           0.814    74.874    soc_usb_core_txstate_pid[3]_i_9_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.332    75.206 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.565    75.771    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    75.895 r  vns_triendpointinterface_txpacketsend_state[3]_i_1/O
                         net (fo=4, routed)           0.342    76.236    vns_triendpointinterface_txpacketsend_state[3]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[1]/C
                         clock pessimism              0.451    90.650    
                         clock uncertainty           -0.212    90.438    
    SLICE_X6Y4           FDRE (Setup_fdre_C_CE)      -0.169    90.269    vns_triendpointinterface_txpacketsend_state_reg[1]
  -------------------------------------------------------------------
                         required time                         90.269    
                         arrival time                         -76.236    
  -------------------------------------------------------------------
                         slack                                 14.033    

Slack (MET) :             14.033ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_txpacketsend_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        6.216ns  (logic 2.490ns (40.056%)  route 3.726ns (59.944%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.520ns = ( 70.020 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602    65.591    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124    65.715 r  clk100_inst/O
                         net (fo=1, routed)           0.830    66.544    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    66.632 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655    68.288    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    68.384 r  BUFG_2/O
                         net (fo=93, routed)          1.636    70.020    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    71.356 r  storage_4_reg_0_1_1_1/DP/O
                         net (fo=1, routed)           0.724    72.080    storage_4_reg_0_1_1_1_n_0
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.331    72.411 r  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5/O
                         net (fo=9, routed)           0.457    72.868    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    72.992 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4/O
                         net (fo=1, routed)           0.411    73.403    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    73.527 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2/O
                         net (fo=2, routed)           0.414    73.941    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.119    74.060 f  soc_usb_core_txstate_pid[3]_i_9/O
                         net (fo=1, routed)           0.814    74.874    soc_usb_core_txstate_pid[3]_i_9_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.332    75.206 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.565    75.771    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    75.895 r  vns_triendpointinterface_txpacketsend_state[3]_i_1/O
                         net (fo=4, routed)           0.342    76.236    vns_triendpointinterface_txpacketsend_state[3]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[2]/C
                         clock pessimism              0.451    90.650    
                         clock uncertainty           -0.212    90.438    
    SLICE_X6Y4           FDRE (Setup_fdre_C_CE)      -0.169    90.269    vns_triendpointinterface_txpacketsend_state_reg[2]
  -------------------------------------------------------------------
                         required time                         90.269    
                         arrival time                         -76.236    
  -------------------------------------------------------------------
                         slack                                 14.033    

Slack (MET) :             14.033ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_txpacketsend_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        6.216ns  (logic 2.490ns (40.056%)  route 3.726ns (59.944%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.520ns = ( 70.020 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602    65.591    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124    65.715 r  clk100_inst/O
                         net (fo=1, routed)           0.830    66.544    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    66.632 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655    68.288    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    68.384 r  BUFG_2/O
                         net (fo=93, routed)          1.636    70.020    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    71.356 r  storage_4_reg_0_1_1_1/DP/O
                         net (fo=1, routed)           0.724    72.080    storage_4_reg_0_1_1_1_n_0
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.331    72.411 r  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5/O
                         net (fo=9, routed)           0.457    72.868    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    72.992 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4/O
                         net (fo=1, routed)           0.411    73.403    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    73.527 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2/O
                         net (fo=2, routed)           0.414    73.941    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.119    74.060 f  soc_usb_core_txstate_pid[3]_i_9/O
                         net (fo=1, routed)           0.814    74.874    soc_usb_core_txstate_pid[3]_i_9_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.332    75.206 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.565    75.771    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I3_O)        0.124    75.895 r  vns_triendpointinterface_txpacketsend_state[3]_i_1/O
                         net (fo=4, routed)           0.342    76.236    vns_triendpointinterface_txpacketsend_state[3]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X6Y4           FDRE                                         r  vns_triendpointinterface_txpacketsend_state_reg[3]/C
                         clock pessimism              0.451    90.650    
                         clock uncertainty           -0.212    90.438    
    SLICE_X6Y4           FDRE (Setup_fdre_C_CE)      -0.169    90.269    vns_triendpointinterface_txpacketsend_state_reg[3]
  -------------------------------------------------------------------
                         required time                         90.269    
                         arrival time                         -76.236    
  -------------------------------------------------------------------
                         slack                                 14.033    

Slack (MET) :             14.458ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_txstate_pid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        5.991ns  (logic 2.490ns (41.565%)  route 3.501ns (58.435%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.520ns = ( 70.020 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602    65.591    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124    65.715 r  clk100_inst/O
                         net (fo=1, routed)           0.830    66.544    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    66.632 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655    68.288    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    68.384 r  BUFG_2/O
                         net (fo=93, routed)          1.636    70.020    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    71.356 r  storage_4_reg_0_1_1_1/DP/O
                         net (fo=1, routed)           0.724    72.080    storage_4_reg_0_1_1_1_n_0
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.331    72.411 r  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5/O
                         net (fo=9, routed)           0.457    72.868    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    72.992 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4/O
                         net (fo=1, routed)           0.411    73.403    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    73.527 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2/O
                         net (fo=2, routed)           0.414    73.941    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.119    74.060 f  soc_usb_core_txstate_pid[3]_i_9/O
                         net (fo=1, routed)           0.814    74.874    soc_usb_core_txstate_pid[3]_i_9_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.332    75.206 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.681    75.887    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y4           LUT4 (Prop_lut4_I1_O)        0.124    76.011 r  soc_usb_core_txstate_pid[1]_i_1/O
                         net (fo=1, routed)           0.000    76.011    soc_usb_core_txstate_pid_txpacketsend_next_value1[1]
    SLICE_X7Y4           FDRE                                         r  soc_usb_core_txstate_pid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X7Y4           FDRE                                         r  soc_usb_core_txstate_pid_reg[1]/C
                         clock pessimism              0.451    90.650    
                         clock uncertainty           -0.212    90.438    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)        0.031    90.469    soc_usb_core_txstate_pid_reg[1]
  -------------------------------------------------------------------
                         required time                         90.469    
                         arrival time                         -76.011    
  -------------------------------------------------------------------
                         slack                                 14.458    

Slack (MET) :             14.460ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_txstate_pid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        5.987ns  (logic 2.490ns (41.593%)  route 3.497ns (58.407%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.520ns = ( 70.020 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602    65.591    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124    65.715 r  clk100_inst/O
                         net (fo=1, routed)           0.830    66.544    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    66.632 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655    68.288    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    68.384 r  BUFG_2/O
                         net (fo=93, routed)          1.636    70.020    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    71.356 r  storage_4_reg_0_1_1_1/DP/O
                         net (fo=1, routed)           0.724    72.080    storage_4_reg_0_1_1_1_n_0
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.331    72.411 r  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5/O
                         net (fo=9, routed)           0.457    72.868    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    72.992 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4/O
                         net (fo=1, routed)           0.411    73.403    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    73.527 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2/O
                         net (fo=2, routed)           0.414    73.941    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.119    74.060 f  soc_usb_core_txstate_pid[3]_i_9/O
                         net (fo=1, routed)           0.814    74.874    soc_usb_core_txstate_pid[3]_i_9_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.332    75.206 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.677    75.883    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.124    76.007 r  soc_usb_core_txstate_pid[0]_i_1/O
                         net (fo=1, routed)           0.000    76.007    soc_usb_core_txstate_pid_txpacketsend_next_value1[0]
    SLICE_X7Y4           FDRE                                         r  soc_usb_core_txstate_pid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X7Y4           FDRE                                         r  soc_usb_core_txstate_pid_reg[0]/C
                         clock pessimism              0.451    90.650    
                         clock uncertainty           -0.212    90.438    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)        0.029    90.467    soc_usb_core_txstate_pid_reg[0]
  -------------------------------------------------------------------
                         required time                         90.467    
                         arrival time                         -76.007    
  -------------------------------------------------------------------
                         slack                                 14.460    

Slack (MET) :             14.488ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_txstate_pid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        5.960ns  (logic 2.490ns (41.776%)  route 3.470ns (58.224%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.520ns = ( 70.020 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602    65.591    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124    65.715 r  clk100_inst/O
                         net (fo=1, routed)           0.830    66.544    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    66.632 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655    68.288    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    68.384 r  BUFG_2/O
                         net (fo=93, routed)          1.636    70.020    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    71.356 r  storage_4_reg_0_1_1_1/DP/O
                         net (fo=1, routed)           0.724    72.080    storage_4_reg_0_1_1_1_n_0
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.331    72.411 r  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5/O
                         net (fo=9, routed)           0.457    72.868    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    72.992 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4/O
                         net (fo=1, routed)           0.411    73.403    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    73.527 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2/O
                         net (fo=2, routed)           0.414    73.941    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.119    74.060 f  soc_usb_core_txstate_pid[3]_i_9/O
                         net (fo=1, routed)           0.814    74.874    soc_usb_core_txstate_pid[3]_i_9_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.332    75.206 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.650    75.857    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I1_O)        0.124    75.981 r  soc_usb_core_txstate_pid[3]_i_2/O
                         net (fo=1, routed)           0.000    75.981    soc_usb_core_txstate_pid_txpacketsend_next_value1[3]
    SLICE_X7Y5           FDRE                                         r  soc_usb_core_txstate_pid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X7Y5           FDRE                                         r  soc_usb_core_txstate_pid_reg[3]/C
                         clock pessimism              0.451    90.650    
                         clock uncertainty           -0.212    90.438    
    SLICE_X7Y5           FDRE (Setup_fdre_C_D)        0.031    90.469    soc_usb_core_txstate_pid_reg[3]
  -------------------------------------------------------------------
                         required time                         90.469    
                         arrival time                         -75.981    
  -------------------------------------------------------------------
                         slack                                 14.488    

Slack (MET) :             14.601ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_tx_i_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        5.779ns  (logic 2.490ns (43.089%)  route 3.289ns (56.911%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.799ns = ( 90.133 - 83.333 ) 
    Source Clock Delay      (SCD):    7.520ns = ( 70.020 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602    65.591    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124    65.715 r  clk100_inst/O
                         net (fo=1, routed)           0.830    66.544    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    66.632 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655    68.288    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    68.384 r  BUFG_2/O
                         net (fo=93, routed)          1.636    70.020    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    71.356 r  storage_4_reg_0_1_1_1/DP/O
                         net (fo=1, routed)           0.724    72.080    storage_4_reg_0_1_1_1_n_0
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.331    72.411 r  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5/O
                         net (fo=9, routed)           0.457    72.868    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    72.992 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4/O
                         net (fo=1, routed)           0.411    73.403    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    73.527 f  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2/O
                         net (fo=2, routed)           0.414    73.941    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.119    74.060 f  soc_usb_core_txstate_pid[3]_i_9/O
                         net (fo=1, routed)           0.814    74.874    soc_usb_core_txstate_pid[3]_i_9_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.332    75.206 r  soc_usb_core_txstate_pid[3]_i_4/O
                         net (fo=5, routed)           0.469    75.675    soc_usb_core_txstate_pid[3]_i_4_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I0_O)        0.124    75.799 r  soc_usb_core_tx_i_oe_i_1/O
                         net (fo=1, routed)           0.000    75.799    soc_usb_core_tx_i_oe_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  soc_usb_core_tx_i_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.450    90.133    usb_12_clk
    SLICE_X9Y3           FDRE                                         r  soc_usb_core_tx_i_oe_reg/C
                         clock pessimism              0.451    90.583    
                         clock uncertainty           -0.212    90.371    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.029    90.400    soc_usb_core_tx_i_oe_reg
  -------------------------------------------------------------------
                         required time                         90.400    
                         arrival time                         -75.799    
  -------------------------------------------------------------------
                         slack                                 14.601    

Slack (MET) :             15.466ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_txstate_pid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        5.027ns  (logic 2.191ns (43.585%)  route 2.836ns (56.415%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 90.200 - 83.333 ) 
    Source Clock Delay      (SCD):    7.520ns = ( 70.020 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602    65.591    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124    65.715 r  clk100_inst/O
                         net (fo=1, routed)           0.830    66.544    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    66.632 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655    68.288    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    68.384 r  BUFG_2/O
                         net (fo=93, routed)          1.636    70.020    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    71.356 f  storage_4_reg_0_1_1_1/DP/O
                         net (fo=1, routed)           0.724    72.080    storage_4_reg_0_1_1_1_n_0
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.331    72.411 f  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5/O
                         net (fo=9, routed)           0.495    72.906    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    73.030 r  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_6/O
                         net (fo=1, routed)           0.296    73.326    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_6_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I1_O)        0.124    73.450 r  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_2/O
                         net (fo=6, routed)           0.673    74.123    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_2_n_0
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.124    74.247 r  soc_usb_core_txstate_pid[2]_i_2/O
                         net (fo=2, routed)           0.648    74.895    soc_usb_core_txstate_pid[2]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152    75.047 r  soc_usb_core_txstate_pid[2]_i_1/O
                         net (fo=1, routed)           0.000    75.047    soc_usb_core_txstate_pid_txpacketsend_next_value1[2]
    SLICE_X7Y4           FDRE                                         r  soc_usb_core_txstate_pid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.517    90.200    usb_12_clk
    SLICE_X7Y4           FDRE                                         r  soc_usb_core_txstate_pid_reg[2]/C
                         clock pessimism              0.451    90.650    
                         clock uncertainty           -0.212    90.438    
    SLICE_X7Y4           FDRE (Setup_fdre_C_D)        0.075    90.513    soc_usb_core_txstate_pid_reg[2]
  -------------------------------------------------------------------
                         required time                         90.513    
                         arrival time                         -75.047    
  -------------------------------------------------------------------
                         slack                                 15.466    

Slack (MET) :             15.880ns  (required time - arrival time)
  Source:                 storage_4_reg_0_1_1_1/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_clockdomainsrenamer_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout1 rise@83.333ns - soc_clkout2 rise@62.500ns)
  Data Path Delay:        4.424ns  (logic 2.039ns (46.092%)  route 2.385ns (53.908%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.799ns = ( 90.133 - 83.333 ) 
    Source Clock Delay      (SCD):    7.520ns = ( 70.020 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  clk100 (IN)
                         net (fo=0)                   0.000    62.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489    63.989 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602    65.591    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124    65.715 r  clk100_inst/O
                         net (fo=1, routed)           0.830    66.544    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    66.632 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655    68.288    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    68.384 r  BUFG_2/O
                         net (fo=93, routed)          1.636    70.020    storage_4_reg_0_1_1_1/WCLK
    SLICE_X6Y1           RAMD32                                       r  storage_4_reg_0_1_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    71.356 f  storage_4_reg_0_1_1_1/DP/O
                         net (fo=1, routed)           0.724    72.080    storage_4_reg_0_1_1_1_n_0
    SLICE_X8Y1           LUT5 (Prop_lut5_I0_O)        0.331    72.411 f  vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5/O
                         net (fo=9, routed)           0.457    72.868    vns_triendpointinterface_clockdomainsrenamer_state[3]_i_5_n_0
    SLICE_X9Y3           LUT3 (Prop_lut3_I1_O)        0.124    72.992 r  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4/O
                         net (fo=1, routed)           0.411    73.403    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_4_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I1_O)        0.124    73.527 r  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2/O
                         net (fo=2, routed)           0.414    73.941    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_2_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.124    74.065 r  vns_triendpointinterface_clockdomainsrenamer_state[0]_i_1/O
                         net (fo=1, routed)           0.379    74.444    vns_triendpointinterface_clockdomainsrenamer_state[0]_i_1_n_0
    SLICE_X9Y3           FDSE                                         r  vns_triendpointinterface_clockdomainsrenamer_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk100 (IN)
                         net (fo=0)                   0.000    83.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.752 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    86.112    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    86.212 r  clk100_inst/O
                         net (fo=1, routed)           0.721    86.932    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    87.015 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576    88.591    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.682 r  BUFG_1/O
                         net (fo=310, routed)         1.450    90.133    usb_12_clk
    SLICE_X9Y3           FDSE                                         r  vns_triendpointinterface_clockdomainsrenamer_state_reg[0]/C
                         clock pessimism              0.451    90.583    
                         clock uncertainty           -0.212    90.371    
    SLICE_X9Y3           FDSE (Setup_fdse_C_D)       -0.047    90.324    vns_triendpointinterface_clockdomainsrenamer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         90.324    
                         arrival time                         -74.444    
  -------------------------------------------------------------------
                         slack                                 15.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 storage_3_reg_0_1_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            storage_7_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.431ns (55.590%)  route 0.344ns (44.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    storage_3_reg_0_1_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  storage_3_reg_0_1_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.852 r  storage_3_reg_0_1_0_5/RAMC_D1/O
                         net (fo=4, routed)           0.219     3.071    vns_triendpointinterface_packetheaderdecode_next_value[5]
    SLICE_X10Y6          LUT2 (Prop_lut2_I0_O)        0.045     3.116 r  storage_7_reg_i_5/O
                         net (fo=1, routed)           0.125     3.241    soc_outhandler_data_recv_payload[5]
    RAMB18_X0Y2          RAMB18E1                                     r  storage_7_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.877     3.190    usb_12_clk
    RAMB18_X0Y2          RAMB18E1                                     r  storage_7_reg/CLKARDCLK
                         clock pessimism             -0.365     2.825    
                         clock uncertainty            0.212     3.037    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     3.192    storage_7_reg
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 storage_3_reg_0_1_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_endp4_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.478ns (69.131%)  route 0.213ns (30.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    storage_3_reg_0_1_6_7/WCLK
    SLICE_X10Y3          RAMD32                                       r  storage_3_reg_0_1_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.944 r  storage_3_reg_0_1_6_7/RAMA_D1/O
                         net (fo=5, routed)           0.213     3.157    soc_usb_core_endp4_packetheaderdecode_next_value1
    SLICE_X9Y6           FDRE                                         r  soc_usb_core_endp4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.836     3.148    usb_12_clk
    SLICE_X9Y6           FDRE                                         r  soc_usb_core_endp4_reg/C
                         clock pessimism             -0.365     2.783    
                         clock uncertainty            0.212     2.996    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.070     3.066    soc_usb_core_endp4_reg
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 storage_3_reg_0_1_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_o_pid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.478ns (70.352%)  route 0.201ns (29.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    storage_3_reg_0_1_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  storage_3_reg_0_1_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.944 r  storage_3_reg_0_1_0_5/RAMA_D1/O
                         net (fo=9, routed)           0.201     3.145    vns_triendpointinterface_packetheaderdecode_next_value[1]
    SLICE_X12Y5          FDRE                                         r  soc_usb_core_o_pid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.836     3.148    usb_12_clk
    SLICE_X12Y5          FDRE                                         r  soc_usb_core_o_pid_reg[1]/C
                         clock pessimism             -0.365     2.783    
                         clock uncertainty            0.212     2.996    
    SLICE_X12Y5          FDRE (Hold_fdre_C_D)         0.052     3.048    soc_usb_core_o_pid_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 storage_3_reg_0_1_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_o_endp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.478ns (67.609%)  route 0.229ns (32.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    storage_3_reg_0_1_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  storage_3_reg_0_1_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.944 r  storage_3_reg_0_1_0_5/RAMA_D1/O
                         net (fo=9, routed)           0.229     3.173    vns_triendpointinterface_packetheaderdecode_next_value[1]
    SLICE_X10Y6          FDRE                                         r  soc_usb_core_o_endp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.836     3.148    usb_12_clk
    SLICE_X10Y6          FDRE                                         r  soc_usb_core_o_endp_reg[2]/C
                         clock pessimism             -0.365     2.783    
                         clock uncertainty            0.212     2.996    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)         0.063     3.059    soc_usb_core_o_endp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 storage_3_reg_0_1_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_o_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.478ns (66.931%)  route 0.236ns (33.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    storage_3_reg_0_1_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  storage_3_reg_0_1_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.944 r  storage_3_reg_0_1_0_5/RAMA_D1/O
                         net (fo=9, routed)           0.236     3.180    vns_triendpointinterface_packetheaderdecode_next_value[1]
    SLICE_X10Y7          FDRE                                         r  soc_usb_core_o_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.835     3.147    usb_12_clk
    SLICE_X10Y7          FDRE                                         r  soc_usb_core_o_addr_reg[1]/C
                         clock pessimism             -0.365     2.782    
                         clock uncertainty            0.212     2.995    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.059     3.054    soc_usb_core_o_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 storage_3_reg_0_1_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_o_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.390ns (59.212%)  route 0.269ns (40.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    storage_3_reg_0_1_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  storage_3_reg_0_1_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.856 r  storage_3_reg_0_1_0_5/RAMC/O
                         net (fo=4, routed)           0.269     3.124    vns_triendpointinterface_packetheaderdecode_next_value[4]
    SLICE_X10Y7          FDRE                                         r  soc_usb_core_o_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.835     3.147    usb_12_clk
    SLICE_X10Y7          FDRE                                         r  soc_usb_core_o_addr_reg[4]/C
                         clock pessimism             -0.365     2.782    
                         clock uncertainty            0.212     2.995    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)        -0.005     2.990    soc_usb_core_o_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 storage_3_reg_0_1_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            vns_triendpointinterface_packetheaderdecode_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.523ns (65.095%)  route 0.280ns (34.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    storage_3_reg_0_1_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  storage_3_reg_0_1_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.944 r  storage_3_reg_0_1_0_5/RAMA_D1/O
                         net (fo=9, routed)           0.280     3.224    vns_triendpointinterface_packetheaderdecode_next_value[1]
    SLICE_X13Y5          LUT5 (Prop_lut5_I2_O)        0.045     3.269 r  vns_triendpointinterface_packetheaderdecode_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.269    vns_triendpointinterface_packetheaderdecode_state[2]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  vns_triendpointinterface_packetheaderdecode_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.836     3.148    usb_12_clk
    SLICE_X13Y5          FDRE                                         r  vns_triendpointinterface_packetheaderdecode_state_reg[2]/C
                         clock pessimism             -0.365     2.783    
                         clock uncertainty            0.212     2.996    
    SLICE_X13Y5          FDRE (Hold_fdre_C_D)         0.107     3.103    vns_triendpointinterface_packetheaderdecode_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.103    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 storage_3_reg_0_1_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            storage_7_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.431ns (52.169%)  route 0.395ns (47.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.190ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    storage_3_reg_0_1_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  storage_3_reg_0_1_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.854 r  storage_3_reg_0_1_0_5/RAMB_D1/O
                         net (fo=5, routed)           0.285     3.139    vns_triendpointinterface_packetheaderdecode_next_value[3]
    SLICE_X9Y6           LUT2 (Prop_lut2_I0_O)        0.043     3.182 r  storage_7_reg_i_7/O
                         net (fo=1, routed)           0.110     3.292    soc_outhandler_data_recv_payload[3]
    RAMB18_X0Y2          RAMB18E1                                     r  storage_7_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.877     3.190    usb_12_clk
    RAMB18_X0Y2          RAMB18E1                                     r  storage_7_reg/CLKARDCLK
                         clock pessimism             -0.365     2.825    
                         clock uncertainty            0.212     3.037    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.088     3.125    storage_7_reg
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 storage_3_reg_0_1_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_o_pid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.394ns (56.237%)  route 0.307ns (43.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    storage_3_reg_0_1_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  storage_3_reg_0_1_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.860 r  storage_3_reg_0_1_0_5/RAMB/O
                         net (fo=6, routed)           0.307     3.166    vns_triendpointinterface_packetheaderdecode_next_value[2]
    SLICE_X11Y5          FDRE                                         r  soc_usb_core_o_pid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.836     3.148    usb_12_clk
    SLICE_X11Y5          FDRE                                         r  soc_usb_core_o_pid_reg[2]/C
                         clock pessimism             -0.365     2.783    
                         clock uncertainty            0.212     2.996    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)        -0.003     2.993    soc_usb_core_o_pid_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 storage_3_reg_0_1_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            soc_usb_core_o_endp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             soc_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout1 rise@0.000ns - soc_clkout2 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.492ns (71.040%)  route 0.201ns (28.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.501     1.874    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_2/O
                         net (fo=93, routed)          0.566     2.466    storage_3_reg_0_1_0_5/WCLK
    SLICE_X10Y4          RAMD32                                       r  storage_3_reg_0_1_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.958 r  storage_3_reg_0_1_0_5/RAMA/O
                         net (fo=7, routed)           0.201     3.158    vns_triendpointinterface_packetheaderdecode_next_value[0]
    SLICE_X10Y6          FDRE                                         r  soc_usb_core_o_endp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.546     2.284    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_1/O
                         net (fo=310, routed)         0.836     3.148    usb_12_clk
    SLICE_X10Y6          FDRE                                         r  soc_usb_core_o_endp_reg[1]/C
                         clock pessimism             -0.365     2.783    
                         clock uncertainty            0.212     2.996    
    SLICE_X10Y6          FDRE (Hold_fdre_C_D)        -0.014     2.982    soc_usb_core_o_endp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  soc_clkout1
  To Clock:  soc_clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.858ns  (required time - arrival time)
  Source:                 vns_triendpointinterface_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl3_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.072ns (30.911%)  route 2.396ns (69.089%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 27.703 - 20.833 ) 
    Source Clock Delay      (SCD):    7.520ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.636     7.520    usb_12_clk
    SLICE_X4Y2           FDRE                                         r  vns_triendpointinterface_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.419     7.939 f  vns_triendpointinterface_resetinserter_state_reg[2]/Q
                         net (fo=6, routed)           0.890     8.829    vns_triendpointinterface_resetinserter_state[2]
    SLICE_X4Y2           LUT3 (Prop_lut3_I1_O)        0.326     9.155 r  soc_usb_core_tx_shifter_pos[7]_i_2/O
                         net (fo=19, routed)          0.690     9.845    vns_triendpointinterface_fsm_next_state1
    SLICE_X4Y2           LUT5 (Prop_lut5_I2_O)        0.327    10.172 r  soc_usb_core_tx_fit_dat_inferred_i_1/O
                         net (fo=1, routed)           0.817    10.988    soc_usb_core_tx_fit_dat
    SLICE_X3Y2           FDRE                                         r  vns_xilinxmultiregimpl3_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.520    27.703    usb_48_clk
    SLICE_X3Y2           FDRE                                         r  vns_xilinxmultiregimpl3_regs0_reg/C
                         clock pessimism              0.451    28.153    
                         clock uncertainty           -0.212    27.941    
    SLICE_X3Y2           FDRE (Setup_fdre_C_D)       -0.095    27.846    vns_xilinxmultiregimpl3_regs0_reg
  -------------------------------------------------------------------
                         required time                         27.846    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                 16.858    

Slack (MET) :             18.153ns  (required time - arrival time)
  Source:                 soc_usb_core_rx_flagsFifo_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl9_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.518ns (23.138%)  route 1.721ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.867ns = ( 27.701 - 20.833 ) 
    Source Clock Delay      (SCD):    7.454ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.570     7.454    usb_12_clk
    SLICE_X8Y1           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.518     7.972 r  soc_usb_core_rx_flagsFifo_graycounter1_q_reg[1]/Q
                         net (fo=7, routed)           1.721     9.693    soc_usb_core_rx_flagsFifo_graycounter1_q[1]
    SLICE_X7Y0           FDRE                                         r  vns_xilinxmultiregimpl9_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.518    27.701    usb_48_clk
    SLICE_X7Y0           FDRE                                         r  vns_xilinxmultiregimpl9_regs0_reg[1]/C
                         clock pessimism              0.451    28.151    
                         clock uncertainty           -0.212    27.939    
    SLICE_X7Y0           FDRE (Setup_fdre_C_D)       -0.093    27.846    vns_xilinxmultiregimpl9_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                         27.846    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 18.153    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl7_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.456ns (21.594%)  route 1.656ns (78.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 27.634 - 20.833 ) 
    Source Clock Delay      (SCD):    7.454ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.570     7.454    usb_12_clk
    SLICE_X13Y1          FDRE                                         r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456     7.910 r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/Q
                         net (fo=5, routed)           1.656     9.566    soc_usb_core_rx_payloadFifo_graycounter1_q[1]
    SLICE_X12Y2          FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.451    27.634    usb_48_clk
    SLICE_X12Y2          FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[1]/C
                         clock pessimism              0.451    28.084    
                         clock uncertainty           -0.212    27.872    
    SLICE_X12Y2          FDRE (Setup_fdre_C_D)       -0.043    27.829    vns_xilinxmultiregimpl7_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                         27.829    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.270ns  (required time - arrival time)
  Source:                 soc_usb_core_rx_payloadFifo_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl7_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.456ns (21.703%)  route 1.645ns (78.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.800ns = ( 27.634 - 20.833 ) 
    Source Clock Delay      (SCD):    7.454ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.570     7.454    usb_12_clk
    SLICE_X13Y1          FDRE                                         r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.456     7.910 r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[0]/Q
                         net (fo=5, routed)           1.645     9.555    soc_usb_core_rx_payloadFifo_graycounter1_q[0]
    SLICE_X12Y2          FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.451    27.634    usb_48_clk
    SLICE_X12Y2          FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[0]/C
                         clock pessimism              0.451    28.084    
                         clock uncertainty           -0.212    27.872    
    SLICE_X12Y2          FDRE (Setup_fdre_C_D)       -0.047    27.825    vns_xilinxmultiregimpl7_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         27.825    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 18.270    

Slack (MET) :             18.425ns  (required time - arrival time)
  Source:                 soc_usb_core_rx_flagsFifo_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl9_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.518ns (26.360%)  route 1.447ns (73.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.867ns = ( 27.701 - 20.833 ) 
    Source Clock Delay      (SCD):    7.454ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.570     7.454    usb_12_clk
    SLICE_X8Y1           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.518     7.972 r  soc_usb_core_rx_flagsFifo_graycounter1_q_reg[0]/Q
                         net (fo=7, routed)           1.447     9.419    soc_usb_core_rx_flagsFifo_graycounter1_q[0]
    SLICE_X7Y0           FDRE                                         r  vns_xilinxmultiregimpl9_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.518    27.701    usb_48_clk
    SLICE_X7Y0           FDRE                                         r  vns_xilinxmultiregimpl9_regs0_reg[0]/C
                         clock pessimism              0.451    28.151    
                         clock uncertainty           -0.212    27.939    
    SLICE_X7Y0           FDRE (Setup_fdre_C_D)       -0.095    27.844    vns_xilinxmultiregimpl9_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         27.844    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                 18.425    

Slack (MET) :             18.432ns  (required time - arrival time)
  Source:                 soc_usb_core_tx_state_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl4_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (soc_clkout2 rise@20.833ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.456ns (24.049%)  route 1.440ns (75.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 27.703 - 20.833 ) 
    Source Clock Delay      (SCD):    7.520ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.602     3.091    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.215 r  clk100_inst/O
                         net (fo=1, routed)           0.830     4.044    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.132 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     5.788    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.884 r  BUFG_1/O
                         net (fo=310, routed)         1.636     7.520    usb_12_clk
    SLICE_X5Y2           FDRE                                         r  soc_usb_core_tx_state_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.456     7.976 r  soc_usb_core_tx_state_gray_reg[0]/Q
                         net (fo=4, routed)           1.440     9.416    soc_usb_core_tx_fit_oe
    SLICE_X3Y2           FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk100 (IN)
                         net (fo=0)                   0.000    20.833    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    22.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.360    23.612    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.100    23.712 r  clk100_inst/O
                         net (fo=1, routed)           0.721    24.432    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    24.515 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    26.091    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.182 r  BUFG_2/O
                         net (fo=93, routed)          1.520    27.703    usb_48_clk
    SLICE_X3Y2           FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg/C
                         clock pessimism              0.451    28.153    
                         clock uncertainty           -0.212    27.941    
    SLICE_X3Y2           FDRE (Setup_fdre_C_D)       -0.093    27.848    vns_xilinxmultiregimpl4_regs0_reg
  -------------------------------------------------------------------
                         required time                         27.848    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                 18.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_payloadFifo_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl7_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.007%)  route 0.688ns (82.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.567     2.467    usb_12_clk
    SLICE_X13Y1          FDRE                                         r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     2.608 r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[0]/Q
                         net (fo=5, routed)           0.688     3.296    soc_usb_core_rx_payloadFifo_graycounter1_q[0]
    SLICE_X12Y2          FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.837     3.149    usb_48_clk
    SLICE_X12Y2          FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[0]/C
                         clock pessimism             -0.365     2.784    
                         clock uncertainty            0.212     2.997    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.075     3.072    vns_xilinxmultiregimpl7_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl7_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.791%)  route 0.699ns (83.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.567     2.467    usb_12_clk
    SLICE_X13Y1          FDRE                                         r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     2.608 r  soc_usb_core_rx_payloadFifo_graycounter1_q_reg[1]/Q
                         net (fo=5, routed)           0.699     3.306    soc_usb_core_rx_payloadFifo_graycounter1_q[1]
    SLICE_X12Y2          FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.837     3.149    usb_48_clk
    SLICE_X12Y2          FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[1]/C
                         clock pessimism             -0.365     2.784    
                         clock uncertainty            0.212     2.997    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.076     3.073    vns_xilinxmultiregimpl7_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 soc_usb_core_tx_state_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl4_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.320%)  route 0.673ns (82.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.594     2.494    usb_12_clk
    SLICE_X5Y2           FDRE                                         r  soc_usb_core_tx_state_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     2.635 r  soc_usb_core_tx_state_gray_reg[0]/Q
                         net (fo=4, routed)           0.673     3.308    soc_usb_core_tx_fit_oe
    SLICE_X3Y2           FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.867     3.179    usb_48_clk
    SLICE_X3Y2           FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg/C
                         clock pessimism             -0.365     2.814    
                         clock uncertainty            0.212     3.027    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.047     3.074    vns_xilinxmultiregimpl4_regs0_reg
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_flagsFifo_graycounter1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl9_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.164ns (19.461%)  route 0.679ns (80.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.567     2.467    usb_12_clk
    SLICE_X8Y1           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     2.631 r  soc_usb_core_rx_flagsFifo_graycounter1_q_reg[1]/Q
                         net (fo=7, routed)           0.679     3.309    soc_usb_core_rx_flagsFifo_graycounter1_q[1]
    SLICE_X7Y0           FDRE                                         r  vns_xilinxmultiregimpl9_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.865     3.177    usb_48_clk
    SLICE_X7Y0           FDRE                                         r  vns_xilinxmultiregimpl9_regs0_reg[1]/C
                         clock pessimism             -0.365     2.812    
                         clock uncertainty            0.212     3.025    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.047     3.072    vns_xilinxmultiregimpl9_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 soc_usb_core_rx_flagsFifo_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl9_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.164ns (17.863%)  route 0.754ns (82.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.567     2.467    usb_12_clk
    SLICE_X8Y1           FDRE                                         r  soc_usb_core_rx_flagsFifo_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     2.631 r  soc_usb_core_rx_flagsFifo_graycounter1_q_reg[0]/Q
                         net (fo=7, routed)           0.754     3.385    soc_usb_core_rx_flagsFifo_graycounter1_q[0]
    SLICE_X7Y0           FDRE                                         r  vns_xilinxmultiregimpl9_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.865     3.177    usb_48_clk
    SLICE_X7Y0           FDRE                                         r  vns_xilinxmultiregimpl9_regs0_reg[0]/C
                         clock pessimism             -0.365     2.812    
                         clock uncertainty            0.212     3.025    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.046     3.071    vns_xilinxmultiregimpl9_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 soc_usb_core_tx_state_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            vns_xilinxmultiregimpl3_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_clkout2  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             soc_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clkout2 rise@0.000ns - soc_clkout1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.626%)  route 0.762ns (80.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.635     0.892    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  clk100_inst/O
                         net (fo=1, routed)           0.387     1.323    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.373 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.501     1.874    soc_clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.900 r  BUFG_1/O
                         net (fo=310, routed)         0.594     2.494    usb_12_clk
    SLICE_X5Y2           FDRE                                         r  soc_usb_core_tx_state_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     2.635 r  soc_usb_core_tx_state_gray_reg[0]/Q
                         net (fo=4, routed)           0.450     3.085    soc_usb_core_tx_fit_oe
    SLICE_X4Y2           LUT5 (Prop_lut5_I4_O)        0.045     3.130 r  soc_usb_core_tx_fit_dat_inferred_i_1/O
                         net (fo=1, routed)           0.312     3.441    soc_usb_core_tx_fit_dat
    SLICE_X3Y2           FDRE                                         r  vns_xilinxmultiregimpl3_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.747     1.192    clk100_IBUF
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.056     1.248 r  clk100_inst/O
                         net (fo=1, routed)           0.438     1.685    soc_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.738 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.546     2.284    soc_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.313 r  BUFG_2/O
                         net (fo=93, routed)          0.867     3.179    usb_48_clk
    SLICE_X3Y2           FDRE                                         r  vns_xilinxmultiregimpl3_regs0_reg/C
                         clock pessimism             -0.365     2.814    
                         clock uncertainty            0.212     3.027    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.046     3.073    vns_xilinxmultiregimpl3_regs0_reg
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  0.369    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+-------------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal    |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock       |
----------+-----------+---------+-------+---------------+---------+---------------+---------+-------------+
clk100    | cpu_reset | FDPE    | -     |     0.836 (r) | FAST    |     1.287 (r) | SLOW    | soc_clkout0 |
clk100    | serial_rx | FDRE    | -     |     0.098 (r) | FAST    |     2.750 (r) | SLOW    | soc_clkout0 |
clk100    | cpu_reset | FDPE    | -     |     0.971 (r) | FAST    |     1.081 (r) | SLOW    | soc_clkout1 |
clk100    | cpu_reset | FDPE    | -     |     0.990 (r) | FAST    |     1.083 (r) | SLOW    | soc_clkout2 |
clk100    | usb_d_n   | FDRE    | -     |    -0.363 (r) | FAST    |     3.445 (r) | SLOW    | soc_clkout2 |
clk100    | usb_d_p   | FDRE    | -     |    -0.330 (r) | FAST    |     3.345 (r) | SLOW    | soc_clkout2 |
----------+-----------+---------+-------+---------------+---------+---------------+---------+-------------+


Output Ports Clock-to-out

----------+------------+--------+-------+----------------+---------+----------------+---------+-------------+
Reference | Output     | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal    |
Clock     | Port       | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock       |
----------+------------+--------+-------+----------------+---------+----------------+---------+-------------+
clk100    | serial_tx  | FDSE   | -     |     15.442 (r) | SLOW    |      4.825 (r) | FAST    | soc_clkout0 |
clk100    | usb_pullup | FDRE   | -     |     16.116 (r) | SLOW    |      5.267 (r) | FAST    | soc_clkout0 |
clk100    | usb_d_n    | FDRE   | -     |     17.084 (r) | SLOW    |      5.435 (r) | FAST    | soc_clkout2 |
clk100    | usb_d_p    | FDRE   | -     |     17.469 (r) | SLOW    |      5.515 (r) | FAST    | soc_clkout2 |
----------+------------+--------+-------+----------------+---------+----------------+---------+-------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |        19.095 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



