// Marina Ring, mring@g.hmc.edu, 9/16/2024
// This test was done assuming the counter is 6 bits
// and that the debounce state lasts for ten clock cycles
// cols_rows_val
0000__0001__0000_0000 // R0
0000__0001__0000_0000 // R0
0000__0001__0000_0000 // RC0
0000__0010__0000_0000 // R1
0000__0010__0000_0000 // R1
0000__0010__0000_0000 // RC1
0000__0100__0000_0000 // R2
0000__0100__0000_0000 // R2
0000__0100__0000_0000 // RC2
0000__1000__0000_0000 // R3
0000__1000__0000_0000 // R3
0000__1000__0000_0000 // RC3
0000__0001__0000_0000 // R0
0000__0001__0000_0000 // R0
0000__0001__0000_0000 // RC0
//
// 6 pressed (row 1, column 2)
0100__0010__0000_0000 // R1
0100__0010__0000_0000 // R1
0100__0010__0000_0000 // RC1
0100__0010__0000_0000 // D1, counter = 0
0100__0010__0000_0000 // D1, counter = 1
0100__0010__0000_0000 // D1, counter = 2
0100__0010__0000_0000 // D1, counter = 3
0100__0010__0000_0000 // D1, counter = 4
0100__0010__0000_0000 // D1, counter = 5
0100__0010__0000_0000 // D1, counter = 6
0100__0010__0000_0000 // D1, counter = 7
0100__0010__0000_0000 // D1, counter = 8
0100__0010__0000_0000 // D1, counter = 9
0100__0010__0000_0000 // D1, counter = 10
0100__0010__0000_0000 // P1, send signal to change
0100__0010__0000_0110 // W1, digits change
0100__0010__0000_0110 // W1
0000__0010__0000_0110 // W1, button released
0000__0010__0000_0110 // RC1
0000__0100__0000_0110 // R2
0000__0100__0000_0110 // R2
0000__0100__0000_0110 // RC2
0000__1000__0000_0110 // R3
0000__1000__0000_0110 // R3
0000__1000__0000_0110 // RC3
//
// 1 pressed (row 0, column 0)
0000__0001__0000_0110 // R0
0000__0001__0000_0110 // R0
0001__0001__0000_0110 // RC0, button pressed
0001__0001__0000_0110 // D0, counter = 0
0001__0001__0000_0110 // D0, counter = 1
0001__0001__0000_0110 // D0, counter = 2
0001__0001__0000_0110 // D0, counter = 3
0001__0001__0000_0110 // D0, counter = 4
0001__0001__0000_0110 // D0, counter = 5
0001__0001__0000_0110 // D0, counter = 6
0001__0001__0000_0110 // D0, counter = 7
0001__0001__0000_0110 // D0, counter = 8
0001__0001__0000_0110 // D0, counter = 9
0001__0001__0000_0110 // D0, counter = 10
0000__0001__0000_0110 // P0, send signal to change
0000__0001__0110_0001 // RC0, digits change
0000__0010__0110_0001 // R1
0000__0010__0110_0001 // R1
0000__0010__0110_0001 // RC1
0000__0100__0110_0001 // R2
0000__0100__0110_0001 // R2
0000__0100__0110_0001 // RC2
//
// invalid input in row 3
0100__1000__0110_0001 // R3
0100__1000__0110_0001 // R3
0100__1000__0110_0001 // RC3
0100__1000__0110_0001 // D3, counter = 0
0100__1000__0110_0001 // D3, counter = 1
0000__1000__0110_0001 // D3, counter = 2
0000__1000__0110_0001 // D3, counter = 3
0100__1000__0110_0001 // D3, counter = 4
0100__1000__0110_0001 // D3, counter = 5
0000__1000__0110_0001 // D3, counter = 6
0100__1000__0110_0001 // D3, counter = 7
0000__1000__0110_0001 // D3, counter = 8
0000__1000__0110_0001 // D3, counter = 9
0000__1000__0110_0001 // D3, counter = 10
0000__1000__0110_0001 // RC3, no change
//
// cycle through rows again
0000__0001__0110_0001 // R0
0000__0001__0110_0001 // R0
0000__0001__0110_0001 // RC0
//
// 6 pressed AND another button (but 6 pressed first) (row 1, column 2)
0100__0010__0110_0001 // R1
0100__0010__0110_0001 // R1
0100__0010__0110_0001 // RC1
0100__0010__0110_0001 // D1, counter = 0
0100__0010__0110_0001 // D1, counter = 1
0100__0010__0110_0001 // D1, counter = 2
0100__0010__0110_0001 // D1, counter = 3
0100__0010__0110_0001 // D1, counter = 4
0100__0010__0110_0001 // D1, counter = 5
0100__0010__0110_0001 // D1, counter = 6
0100__0010__0110_0001 // D1, counter = 7
0100__0010__0110_0001 // D1, counter = 8
0100__0010__0110_0001 // D1, counter = 9
0100__0010__0110_0001 // D1, counter = 10
0100__0010__0110_0001 // P1, send signal to change
0100__0010__0001_0110 // W1, digits change
0100__0010__0001_0110 // W1
1100__0010__0001_0110 // W1, multiple buttons pressed
0110__0010__0001_0110 // W1
0101__0010__0001_0110 // W1
0101__0010__0001_0110 // W1
1111__0010__0001_0110 // W1
1111__0010__0001_0110 // W1
0000__0010__0001_0110 // W1, buttons released
0000__0010__0001_0110 // RC1
0000__0100__0001_0110 // R2
0000__0100__0001_0110 // R2
0000__0100__0001_0110 // RC2
0000__1000__0001_0110 // R3
0000__1000__0001_0110 // R3
0000__1000__0001_0110 // RC3
