// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_62 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_308_p2;
reg   [0:0] icmp_ln86_reg_1293;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1293_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1293_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1293_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1088_fu_314_p2;
reg   [0:0] icmp_ln86_1088_reg_1304;
wire   [0:0] icmp_ln86_1089_fu_320_p2;
reg   [0:0] icmp_ln86_1089_reg_1309;
reg   [0:0] icmp_ln86_1089_reg_1309_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1089_reg_1309_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1090_fu_326_p2;
reg   [0:0] icmp_ln86_1090_reg_1315;
wire   [0:0] icmp_ln86_1091_fu_332_p2;
reg   [0:0] icmp_ln86_1091_reg_1321;
reg   [0:0] icmp_ln86_1091_reg_1321_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1092_fu_338_p2;
reg   [0:0] icmp_ln86_1092_reg_1327;
reg   [0:0] icmp_ln86_1092_reg_1327_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1092_reg_1327_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1092_reg_1327_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1093_fu_344_p2;
reg   [0:0] icmp_ln86_1093_reg_1333;
reg   [0:0] icmp_ln86_1093_reg_1333_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1093_reg_1333_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1093_reg_1333_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1093_reg_1333_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1094_fu_350_p2;
reg   [0:0] icmp_ln86_1094_reg_1339;
wire   [0:0] icmp_ln86_1095_fu_356_p2;
reg   [0:0] icmp_ln86_1095_reg_1345;
reg   [0:0] icmp_ln86_1095_reg_1345_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1096_fu_372_p2;
reg   [0:0] icmp_ln86_1096_reg_1351;
reg   [0:0] icmp_ln86_1096_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1096_reg_1351_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1097_fu_378_p2;
reg   [0:0] icmp_ln86_1097_reg_1357;
reg   [0:0] icmp_ln86_1097_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1097_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1097_reg_1357_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1098_fu_384_p2;
reg   [0:0] icmp_ln86_1098_reg_1363;
reg   [0:0] icmp_ln86_1098_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1098_reg_1363_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1098_reg_1363_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1098_reg_1363_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1098_reg_1363_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1098_reg_1363_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1099_fu_390_p2;
reg   [0:0] icmp_ln86_1099_reg_1371;
reg   [0:0] icmp_ln86_1099_reg_1371_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1099_reg_1371_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1099_reg_1371_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1099_reg_1371_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1100_fu_396_p2;
reg   [0:0] icmp_ln86_1100_reg_1377;
reg   [0:0] icmp_ln86_1100_reg_1377_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1100_reg_1377_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1100_reg_1377_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1100_reg_1377_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1100_reg_1377_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1101_fu_402_p2;
reg   [0:0] icmp_ln86_1101_reg_1383;
reg   [0:0] icmp_ln86_1101_reg_1383_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1101_reg_1383_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1101_reg_1383_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1101_reg_1383_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1101_reg_1383_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1101_reg_1383_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1102_fu_408_p2;
reg   [0:0] icmp_ln86_1102_reg_1389;
reg   [0:0] icmp_ln86_1102_reg_1389_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1103_fu_414_p2;
reg   [0:0] icmp_ln86_1103_reg_1394;
wire   [0:0] icmp_ln86_1104_fu_420_p2;
reg   [0:0] icmp_ln86_1104_reg_1399;
reg   [0:0] icmp_ln86_1104_reg_1399_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1105_fu_426_p2;
reg   [0:0] icmp_ln86_1105_reg_1404;
reg   [0:0] icmp_ln86_1105_reg_1404_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1106_fu_432_p2;
reg   [0:0] icmp_ln86_1106_reg_1409;
reg   [0:0] icmp_ln86_1106_reg_1409_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1106_reg_1409_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1107_fu_438_p2;
reg   [0:0] icmp_ln86_1107_reg_1414;
reg   [0:0] icmp_ln86_1107_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1107_reg_1414_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1108_fu_444_p2;
reg   [0:0] icmp_ln86_1108_reg_1419;
reg   [0:0] icmp_ln86_1108_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1108_reg_1419_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1109_fu_450_p2;
reg   [0:0] icmp_ln86_1109_reg_1424;
reg   [0:0] icmp_ln86_1109_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1109_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1109_reg_1424_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1110_fu_456_p2;
reg   [0:0] icmp_ln86_1110_reg_1429;
reg   [0:0] icmp_ln86_1110_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1110_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1110_reg_1429_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1111_fu_462_p2;
reg   [0:0] icmp_ln86_1111_reg_1434;
reg   [0:0] icmp_ln86_1111_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1111_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1111_reg_1434_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1112_fu_468_p2;
reg   [0:0] icmp_ln86_1112_reg_1439;
reg   [0:0] icmp_ln86_1112_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1112_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1112_reg_1439_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1112_reg_1439_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1113_fu_474_p2;
reg   [0:0] icmp_ln86_1113_reg_1444;
reg   [0:0] icmp_ln86_1113_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1113_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1113_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1113_reg_1444_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1114_fu_480_p2;
reg   [0:0] icmp_ln86_1114_reg_1449;
reg   [0:0] icmp_ln86_1114_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1114_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1114_reg_1449_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1114_reg_1449_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1114_reg_1449_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1115_fu_486_p2;
reg   [0:0] icmp_ln86_1115_reg_1454;
reg   [0:0] icmp_ln86_1115_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1115_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1115_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1115_reg_1454_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1115_reg_1454_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_492_p2;
reg   [0:0] and_ln102_reg_1459;
reg   [0:0] and_ln102_reg_1459_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1459_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_503_p2;
reg   [0:0] and_ln104_reg_1469;
wire   [0:0] and_ln102_1352_fu_508_p2;
reg   [0:0] and_ln102_1352_reg_1475;
wire   [0:0] and_ln104_196_fu_517_p2;
reg   [0:0] and_ln104_196_reg_1482;
wire   [0:0] and_ln102_1356_fu_522_p2;
reg   [0:0] and_ln102_1356_reg_1487;
wire   [0:0] and_ln102_1357_fu_532_p2;
reg   [0:0] and_ln102_1357_reg_1493;
wire   [0:0] or_ln117_fu_548_p2;
reg   [0:0] or_ln117_reg_1499;
wire   [0:0] xor_ln104_fu_554_p2;
reg   [0:0] xor_ln104_reg_1504;
wire   [0:0] and_ln102_1353_fu_559_p2;
reg   [0:0] and_ln102_1353_reg_1510;
wire   [0:0] and_ln104_197_fu_568_p2;
reg   [0:0] and_ln104_197_reg_1516;
reg   [0:0] and_ln104_197_reg_1516_pp0_iter3_reg;
wire   [0:0] and_ln102_1358_fu_578_p2;
reg   [0:0] and_ln102_1358_reg_1522;
wire   [3:0] select_ln117_1070_fu_679_p3;
reg   [3:0] select_ln117_1070_reg_1527;
wire   [0:0] or_ln117_957_fu_686_p2;
reg   [0:0] or_ln117_957_reg_1532;
wire   [0:0] and_ln102_1351_fu_691_p2;
reg   [0:0] and_ln102_1351_reg_1538;
wire   [0:0] and_ln104_195_fu_700_p2;
reg   [0:0] and_ln104_195_reg_1544;
reg   [0:0] and_ln104_195_reg_1544_pp0_iter4_reg;
wire   [0:0] and_ln102_1354_fu_705_p2;
reg   [0:0] and_ln102_1354_reg_1550;
wire   [0:0] and_ln102_1360_fu_719_p2;
reg   [0:0] and_ln102_1360_reg_1556;
wire   [0:0] or_ln117_961_fu_793_p2;
reg   [0:0] or_ln117_961_reg_1562;
wire   [3:0] select_ln117_1076_fu_807_p3;
reg   [3:0] select_ln117_1076_reg_1567;
wire   [0:0] and_ln104_198_fu_820_p2;
reg   [0:0] and_ln104_198_reg_1572;
wire   [0:0] and_ln102_1361_fu_835_p2;
reg   [0:0] and_ln102_1361_reg_1577;
wire   [0:0] or_ln117_966_fu_918_p2;
reg   [0:0] or_ln117_966_reg_1583;
wire   [4:0] select_ln117_1082_fu_930_p3;
reg   [4:0] select_ln117_1082_reg_1589;
wire   [0:0] or_ln117_970_fu_938_p2;
reg   [0:0] or_ln117_970_reg_1594;
reg   [0:0] or_ln117_970_reg_1594_pp0_iter5_reg;
wire   [0:0] and_ln102_1355_fu_942_p2;
reg   [0:0] and_ln102_1355_reg_1602;
wire   [0:0] and_ln104_199_fu_951_p2;
reg   [0:0] and_ln104_199_reg_1608;
reg   [0:0] and_ln104_199_reg_1608_pp0_iter6_reg;
wire   [0:0] and_ln102_1362_fu_961_p2;
reg   [0:0] and_ln102_1362_reg_1614;
wire   [4:0] select_ln117_1086_fu_1018_p3;
reg   [4:0] select_ln117_1086_reg_1619;
wire   [0:0] or_ln117_972_fu_1025_p2;
reg   [0:0] or_ln117_972_reg_1624;
wire   [0:0] or_ln117_976_fu_1108_p2;
reg   [0:0] or_ln117_976_reg_1630;
wire   [4:0] select_ln117_1092_fu_1122_p3;
reg   [4:0] select_ln117_1092_reg_1635;
wire    ap_block_pp0_stage0;
wire   [9:0] tmp_fu_362_p4;
wire   [0:0] xor_ln104_513_fu_498_p2;
wire   [0:0] xor_ln104_515_fu_512_p2;
wire   [0:0] xor_ln104_519_fu_527_p2;
wire   [0:0] and_ln102_1365_fu_537_p2;
wire   [0:0] and_ln102_1366_fu_542_p2;
wire   [0:0] xor_ln104_516_fu_563_p2;
wire   [0:0] xor_ln104_520_fu_573_p2;
wire   [0:0] and_ln102_1368_fu_591_p2;
wire   [0:0] and_ln102_1364_fu_583_p2;
wire   [0:0] xor_ln117_fu_601_p2;
wire   [1:0] zext_ln117_fu_607_p1;
wire   [1:0] select_ln117_fu_611_p3;
wire   [1:0] select_ln117_1065_fu_618_p3;
wire   [0:0] and_ln102_1367_fu_587_p2;
wire   [2:0] zext_ln117_112_fu_625_p1;
wire   [0:0] or_ln117_953_fu_629_p2;
wire   [2:0] select_ln117_1066_fu_634_p3;
wire   [0:0] or_ln117_954_fu_641_p2;
wire   [0:0] and_ln102_1369_fu_596_p2;
wire   [2:0] select_ln117_1067_fu_645_p3;
wire   [0:0] or_ln117_955_fu_653_p2;
wire   [2:0] select_ln117_1068_fu_659_p3;
wire   [2:0] select_ln117_1069_fu_667_p3;
wire   [3:0] zext_ln117_113_fu_675_p1;
wire   [0:0] xor_ln104_514_fu_695_p2;
wire   [0:0] xor_ln104_521_fu_710_p2;
wire   [0:0] and_ln102_1371_fu_728_p2;
wire   [0:0] and_ln102_1359_fu_715_p2;
wire   [0:0] and_ln102_1370_fu_724_p2;
wire   [0:0] or_ln117_956_fu_743_p2;
wire   [0:0] and_ln102_1372_fu_733_p2;
wire   [3:0] select_ln117_1071_fu_748_p3;
wire   [0:0] or_ln117_958_fu_755_p2;
wire   [3:0] select_ln117_1072_fu_760_p3;
wire   [0:0] or_ln117_959_fu_767_p2;
wire   [0:0] and_ln102_1373_fu_738_p2;
wire   [3:0] select_ln117_1073_fu_771_p3;
wire   [0:0] or_ln117_960_fu_779_p2;
wire   [3:0] select_ln117_1074_fu_785_p3;
wire   [3:0] select_ln117_1075_fu_799_p3;
wire   [0:0] xor_ln104_517_fu_815_p2;
wire   [0:0] xor_ln104_522_fu_825_p2;
wire   [0:0] and_ln102_1374_fu_840_p2;
wire   [0:0] xor_ln104_523_fu_830_p2;
wire   [0:0] and_ln102_1377_fu_854_p2;
wire   [0:0] and_ln102_1375_fu_845_p2;
wire   [0:0] or_ln117_962_fu_864_p2;
wire   [3:0] select_ln117_1077_fu_869_p3;
wire   [0:0] and_ln102_1376_fu_850_p2;
wire   [4:0] zext_ln117_114_fu_876_p1;
wire   [0:0] or_ln117_963_fu_880_p2;
wire   [4:0] select_ln117_1078_fu_885_p3;
wire   [0:0] or_ln117_964_fu_892_p2;
wire   [0:0] and_ln102_1378_fu_859_p2;
wire   [4:0] select_ln117_1079_fu_896_p3;
wire   [0:0] or_ln117_965_fu_904_p2;
wire   [4:0] select_ln117_1080_fu_910_p3;
wire   [4:0] select_ln117_1081_fu_922_p3;
wire   [0:0] xor_ln104_518_fu_946_p2;
wire   [0:0] xor_ln104_524_fu_956_p2;
wire   [0:0] and_ln102_1380_fu_970_p2;
wire   [0:0] and_ln102_1379_fu_966_p2;
wire   [0:0] or_ln117_967_fu_980_p2;
wire   [0:0] or_ln117_968_fu_985_p2;
wire   [0:0] and_ln102_1381_fu_975_p2;
wire   [4:0] select_ln117_1083_fu_989_p3;
wire   [0:0] or_ln117_969_fu_996_p2;
wire   [4:0] select_ln117_1084_fu_1002_p3;
wire   [4:0] select_ln117_1085_fu_1010_p3;
wire   [0:0] xor_ln104_525_fu_1030_p2;
wire   [0:0] and_ln102_1383_fu_1043_p2;
wire   [0:0] and_ln102_1363_fu_1035_p2;
wire   [0:0] and_ln102_1382_fu_1039_p2;
wire   [0:0] or_ln117_971_fu_1058_p2;
wire   [0:0] and_ln102_1384_fu_1048_p2;
wire   [4:0] select_ln117_1087_fu_1063_p3;
wire   [0:0] or_ln117_973_fu_1070_p2;
wire   [4:0] select_ln117_1088_fu_1075_p3;
wire   [0:0] or_ln117_974_fu_1082_p2;
wire   [0:0] and_ln102_1385_fu_1053_p2;
wire   [4:0] select_ln117_1089_fu_1086_p3;
wire   [0:0] or_ln117_975_fu_1094_p2;
wire   [4:0] select_ln117_1090_fu_1100_p3;
wire   [4:0] select_ln117_1091_fu_1114_p3;
wire   [0:0] xor_ln104_526_fu_1130_p2;
wire   [0:0] and_ln102_1386_fu_1135_p2;
wire   [0:0] and_ln102_1387_fu_1140_p2;
wire   [0:0] or_ln117_977_fu_1145_p2;
wire   [12:0] agg_result_fu_1157_p65;
wire   [4:0] agg_result_fu_1157_p66;
wire   [12:0] agg_result_fu_1157_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
wire   [4:0] agg_result_fu_1157_p1;
wire   [4:0] agg_result_fu_1157_p3;
wire   [4:0] agg_result_fu_1157_p5;
wire   [4:0] agg_result_fu_1157_p7;
wire   [4:0] agg_result_fu_1157_p9;
wire   [4:0] agg_result_fu_1157_p11;
wire   [4:0] agg_result_fu_1157_p13;
wire   [4:0] agg_result_fu_1157_p15;
wire   [4:0] agg_result_fu_1157_p17;
wire   [4:0] agg_result_fu_1157_p19;
wire   [4:0] agg_result_fu_1157_p21;
wire   [4:0] agg_result_fu_1157_p23;
wire   [4:0] agg_result_fu_1157_p25;
wire   [4:0] agg_result_fu_1157_p27;
wire   [4:0] agg_result_fu_1157_p29;
wire   [4:0] agg_result_fu_1157_p31;
wire  signed [4:0] agg_result_fu_1157_p33;
wire  signed [4:0] agg_result_fu_1157_p35;
wire  signed [4:0] agg_result_fu_1157_p37;
wire  signed [4:0] agg_result_fu_1157_p39;
wire  signed [4:0] agg_result_fu_1157_p41;
wire  signed [4:0] agg_result_fu_1157_p43;
wire  signed [4:0] agg_result_fu_1157_p45;
wire  signed [4:0] agg_result_fu_1157_p47;
wire  signed [4:0] agg_result_fu_1157_p49;
wire  signed [4:0] agg_result_fu_1157_p51;
wire  signed [4:0] agg_result_fu_1157_p53;
wire  signed [4:0] agg_result_fu_1157_p55;
wire  signed [4:0] agg_result_fu_1157_p57;
wire  signed [4:0] agg_result_fu_1157_p59;
wire  signed [4:0] agg_result_fu_1157_p61;
wire  signed [4:0] agg_result_fu_1157_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x10 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x10_U546(
    .din0(13'd10),
    .din1(13'd7996),
    .din2(13'd526),
    .din3(13'd23),
    .din4(13'd8101),
    .din5(13'd132),
    .din6(13'd7931),
    .din7(13'd8035),
    .din8(13'd121),
    .din9(13'd8040),
    .din10(13'd7658),
    .din11(13'd337),
    .din12(13'd7458),
    .din13(13'd8094),
    .din14(13'd8159),
    .din15(13'd7702),
    .din16(13'd8144),
    .din17(13'd7865),
    .din18(13'd2147),
    .din19(13'd8085),
    .din20(13'd100),
    .din21(13'd1029),
    .din22(13'd8124),
    .din23(13'd316),
    .din24(13'd248),
    .din25(13'd415),
    .din26(13'd7937),
    .din27(13'd7355),
    .din28(13'd7993),
    .din29(13'd8189),
    .din30(13'd107),
    .din31(13'd8149),
    .def(agg_result_fu_1157_p65),
    .sel(agg_result_fu_1157_p66),
    .dout(agg_result_fu_1157_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1351_reg_1538 <= and_ln102_1351_fu_691_p2;
        and_ln102_1352_reg_1475 <= and_ln102_1352_fu_508_p2;
        and_ln102_1353_reg_1510 <= and_ln102_1353_fu_559_p2;
        and_ln102_1354_reg_1550 <= and_ln102_1354_fu_705_p2;
        and_ln102_1355_reg_1602 <= and_ln102_1355_fu_942_p2;
        and_ln102_1356_reg_1487 <= and_ln102_1356_fu_522_p2;
        and_ln102_1357_reg_1493 <= and_ln102_1357_fu_532_p2;
        and_ln102_1358_reg_1522 <= and_ln102_1358_fu_578_p2;
        and_ln102_1360_reg_1556 <= and_ln102_1360_fu_719_p2;
        and_ln102_1361_reg_1577 <= and_ln102_1361_fu_835_p2;
        and_ln102_1362_reg_1614 <= and_ln102_1362_fu_961_p2;
        and_ln102_reg_1459 <= and_ln102_fu_492_p2;
        and_ln102_reg_1459_pp0_iter1_reg <= and_ln102_reg_1459;
        and_ln102_reg_1459_pp0_iter2_reg <= and_ln102_reg_1459_pp0_iter1_reg;
        and_ln104_195_reg_1544 <= and_ln104_195_fu_700_p2;
        and_ln104_195_reg_1544_pp0_iter4_reg <= and_ln104_195_reg_1544;
        and_ln104_196_reg_1482 <= and_ln104_196_fu_517_p2;
        and_ln104_197_reg_1516 <= and_ln104_197_fu_568_p2;
        and_ln104_197_reg_1516_pp0_iter3_reg <= and_ln104_197_reg_1516;
        and_ln104_198_reg_1572 <= and_ln104_198_fu_820_p2;
        and_ln104_199_reg_1608 <= and_ln104_199_fu_951_p2;
        and_ln104_199_reg_1608_pp0_iter6_reg <= and_ln104_199_reg_1608;
        and_ln104_reg_1469 <= and_ln104_fu_503_p2;
        icmp_ln86_1088_reg_1304 <= icmp_ln86_1088_fu_314_p2;
        icmp_ln86_1089_reg_1309 <= icmp_ln86_1089_fu_320_p2;
        icmp_ln86_1089_reg_1309_pp0_iter1_reg <= icmp_ln86_1089_reg_1309;
        icmp_ln86_1089_reg_1309_pp0_iter2_reg <= icmp_ln86_1089_reg_1309_pp0_iter1_reg;
        icmp_ln86_1090_reg_1315 <= icmp_ln86_1090_fu_326_p2;
        icmp_ln86_1091_reg_1321 <= icmp_ln86_1091_fu_332_p2;
        icmp_ln86_1091_reg_1321_pp0_iter1_reg <= icmp_ln86_1091_reg_1321;
        icmp_ln86_1092_reg_1327 <= icmp_ln86_1092_fu_338_p2;
        icmp_ln86_1092_reg_1327_pp0_iter1_reg <= icmp_ln86_1092_reg_1327;
        icmp_ln86_1092_reg_1327_pp0_iter2_reg <= icmp_ln86_1092_reg_1327_pp0_iter1_reg;
        icmp_ln86_1092_reg_1327_pp0_iter3_reg <= icmp_ln86_1092_reg_1327_pp0_iter2_reg;
        icmp_ln86_1093_reg_1333 <= icmp_ln86_1093_fu_344_p2;
        icmp_ln86_1093_reg_1333_pp0_iter1_reg <= icmp_ln86_1093_reg_1333;
        icmp_ln86_1093_reg_1333_pp0_iter2_reg <= icmp_ln86_1093_reg_1333_pp0_iter1_reg;
        icmp_ln86_1093_reg_1333_pp0_iter3_reg <= icmp_ln86_1093_reg_1333_pp0_iter2_reg;
        icmp_ln86_1093_reg_1333_pp0_iter4_reg <= icmp_ln86_1093_reg_1333_pp0_iter3_reg;
        icmp_ln86_1094_reg_1339 <= icmp_ln86_1094_fu_350_p2;
        icmp_ln86_1095_reg_1345 <= icmp_ln86_1095_fu_356_p2;
        icmp_ln86_1095_reg_1345_pp0_iter1_reg <= icmp_ln86_1095_reg_1345;
        icmp_ln86_1096_reg_1351 <= icmp_ln86_1096_fu_372_p2;
        icmp_ln86_1096_reg_1351_pp0_iter1_reg <= icmp_ln86_1096_reg_1351;
        icmp_ln86_1096_reg_1351_pp0_iter2_reg <= icmp_ln86_1096_reg_1351_pp0_iter1_reg;
        icmp_ln86_1097_reg_1357 <= icmp_ln86_1097_fu_378_p2;
        icmp_ln86_1097_reg_1357_pp0_iter1_reg <= icmp_ln86_1097_reg_1357;
        icmp_ln86_1097_reg_1357_pp0_iter2_reg <= icmp_ln86_1097_reg_1357_pp0_iter1_reg;
        icmp_ln86_1097_reg_1357_pp0_iter3_reg <= icmp_ln86_1097_reg_1357_pp0_iter2_reg;
        icmp_ln86_1098_reg_1363 <= icmp_ln86_1098_fu_384_p2;
        icmp_ln86_1098_reg_1363_pp0_iter1_reg <= icmp_ln86_1098_reg_1363;
        icmp_ln86_1098_reg_1363_pp0_iter2_reg <= icmp_ln86_1098_reg_1363_pp0_iter1_reg;
        icmp_ln86_1098_reg_1363_pp0_iter3_reg <= icmp_ln86_1098_reg_1363_pp0_iter2_reg;
        icmp_ln86_1098_reg_1363_pp0_iter4_reg <= icmp_ln86_1098_reg_1363_pp0_iter3_reg;
        icmp_ln86_1098_reg_1363_pp0_iter5_reg <= icmp_ln86_1098_reg_1363_pp0_iter4_reg;
        icmp_ln86_1098_reg_1363_pp0_iter6_reg <= icmp_ln86_1098_reg_1363_pp0_iter5_reg;
        icmp_ln86_1099_reg_1371 <= icmp_ln86_1099_fu_390_p2;
        icmp_ln86_1099_reg_1371_pp0_iter1_reg <= icmp_ln86_1099_reg_1371;
        icmp_ln86_1099_reg_1371_pp0_iter2_reg <= icmp_ln86_1099_reg_1371_pp0_iter1_reg;
        icmp_ln86_1099_reg_1371_pp0_iter3_reg <= icmp_ln86_1099_reg_1371_pp0_iter2_reg;
        icmp_ln86_1099_reg_1371_pp0_iter4_reg <= icmp_ln86_1099_reg_1371_pp0_iter3_reg;
        icmp_ln86_1100_reg_1377 <= icmp_ln86_1100_fu_396_p2;
        icmp_ln86_1100_reg_1377_pp0_iter1_reg <= icmp_ln86_1100_reg_1377;
        icmp_ln86_1100_reg_1377_pp0_iter2_reg <= icmp_ln86_1100_reg_1377_pp0_iter1_reg;
        icmp_ln86_1100_reg_1377_pp0_iter3_reg <= icmp_ln86_1100_reg_1377_pp0_iter2_reg;
        icmp_ln86_1100_reg_1377_pp0_iter4_reg <= icmp_ln86_1100_reg_1377_pp0_iter3_reg;
        icmp_ln86_1100_reg_1377_pp0_iter5_reg <= icmp_ln86_1100_reg_1377_pp0_iter4_reg;
        icmp_ln86_1101_reg_1383 <= icmp_ln86_1101_fu_402_p2;
        icmp_ln86_1101_reg_1383_pp0_iter1_reg <= icmp_ln86_1101_reg_1383;
        icmp_ln86_1101_reg_1383_pp0_iter2_reg <= icmp_ln86_1101_reg_1383_pp0_iter1_reg;
        icmp_ln86_1101_reg_1383_pp0_iter3_reg <= icmp_ln86_1101_reg_1383_pp0_iter2_reg;
        icmp_ln86_1101_reg_1383_pp0_iter4_reg <= icmp_ln86_1101_reg_1383_pp0_iter3_reg;
        icmp_ln86_1101_reg_1383_pp0_iter5_reg <= icmp_ln86_1101_reg_1383_pp0_iter4_reg;
        icmp_ln86_1101_reg_1383_pp0_iter6_reg <= icmp_ln86_1101_reg_1383_pp0_iter5_reg;
        icmp_ln86_1102_reg_1389 <= icmp_ln86_1102_fu_408_p2;
        icmp_ln86_1102_reg_1389_pp0_iter1_reg <= icmp_ln86_1102_reg_1389;
        icmp_ln86_1103_reg_1394 <= icmp_ln86_1103_fu_414_p2;
        icmp_ln86_1104_reg_1399 <= icmp_ln86_1104_fu_420_p2;
        icmp_ln86_1104_reg_1399_pp0_iter1_reg <= icmp_ln86_1104_reg_1399;
        icmp_ln86_1105_reg_1404 <= icmp_ln86_1105_fu_426_p2;
        icmp_ln86_1105_reg_1404_pp0_iter1_reg <= icmp_ln86_1105_reg_1404;
        icmp_ln86_1106_reg_1409 <= icmp_ln86_1106_fu_432_p2;
        icmp_ln86_1106_reg_1409_pp0_iter1_reg <= icmp_ln86_1106_reg_1409;
        icmp_ln86_1106_reg_1409_pp0_iter2_reg <= icmp_ln86_1106_reg_1409_pp0_iter1_reg;
        icmp_ln86_1107_reg_1414 <= icmp_ln86_1107_fu_438_p2;
        icmp_ln86_1107_reg_1414_pp0_iter1_reg <= icmp_ln86_1107_reg_1414;
        icmp_ln86_1107_reg_1414_pp0_iter2_reg <= icmp_ln86_1107_reg_1414_pp0_iter1_reg;
        icmp_ln86_1108_reg_1419 <= icmp_ln86_1108_fu_444_p2;
        icmp_ln86_1108_reg_1419_pp0_iter1_reg <= icmp_ln86_1108_reg_1419;
        icmp_ln86_1108_reg_1419_pp0_iter2_reg <= icmp_ln86_1108_reg_1419_pp0_iter1_reg;
        icmp_ln86_1109_reg_1424 <= icmp_ln86_1109_fu_450_p2;
        icmp_ln86_1109_reg_1424_pp0_iter1_reg <= icmp_ln86_1109_reg_1424;
        icmp_ln86_1109_reg_1424_pp0_iter2_reg <= icmp_ln86_1109_reg_1424_pp0_iter1_reg;
        icmp_ln86_1109_reg_1424_pp0_iter3_reg <= icmp_ln86_1109_reg_1424_pp0_iter2_reg;
        icmp_ln86_1110_reg_1429 <= icmp_ln86_1110_fu_456_p2;
        icmp_ln86_1110_reg_1429_pp0_iter1_reg <= icmp_ln86_1110_reg_1429;
        icmp_ln86_1110_reg_1429_pp0_iter2_reg <= icmp_ln86_1110_reg_1429_pp0_iter1_reg;
        icmp_ln86_1110_reg_1429_pp0_iter3_reg <= icmp_ln86_1110_reg_1429_pp0_iter2_reg;
        icmp_ln86_1111_reg_1434 <= icmp_ln86_1111_fu_462_p2;
        icmp_ln86_1111_reg_1434_pp0_iter1_reg <= icmp_ln86_1111_reg_1434;
        icmp_ln86_1111_reg_1434_pp0_iter2_reg <= icmp_ln86_1111_reg_1434_pp0_iter1_reg;
        icmp_ln86_1111_reg_1434_pp0_iter3_reg <= icmp_ln86_1111_reg_1434_pp0_iter2_reg;
        icmp_ln86_1112_reg_1439 <= icmp_ln86_1112_fu_468_p2;
        icmp_ln86_1112_reg_1439_pp0_iter1_reg <= icmp_ln86_1112_reg_1439;
        icmp_ln86_1112_reg_1439_pp0_iter2_reg <= icmp_ln86_1112_reg_1439_pp0_iter1_reg;
        icmp_ln86_1112_reg_1439_pp0_iter3_reg <= icmp_ln86_1112_reg_1439_pp0_iter2_reg;
        icmp_ln86_1112_reg_1439_pp0_iter4_reg <= icmp_ln86_1112_reg_1439_pp0_iter3_reg;
        icmp_ln86_1113_reg_1444 <= icmp_ln86_1113_fu_474_p2;
        icmp_ln86_1113_reg_1444_pp0_iter1_reg <= icmp_ln86_1113_reg_1444;
        icmp_ln86_1113_reg_1444_pp0_iter2_reg <= icmp_ln86_1113_reg_1444_pp0_iter1_reg;
        icmp_ln86_1113_reg_1444_pp0_iter3_reg <= icmp_ln86_1113_reg_1444_pp0_iter2_reg;
        icmp_ln86_1113_reg_1444_pp0_iter4_reg <= icmp_ln86_1113_reg_1444_pp0_iter3_reg;
        icmp_ln86_1114_reg_1449 <= icmp_ln86_1114_fu_480_p2;
        icmp_ln86_1114_reg_1449_pp0_iter1_reg <= icmp_ln86_1114_reg_1449;
        icmp_ln86_1114_reg_1449_pp0_iter2_reg <= icmp_ln86_1114_reg_1449_pp0_iter1_reg;
        icmp_ln86_1114_reg_1449_pp0_iter3_reg <= icmp_ln86_1114_reg_1449_pp0_iter2_reg;
        icmp_ln86_1114_reg_1449_pp0_iter4_reg <= icmp_ln86_1114_reg_1449_pp0_iter3_reg;
        icmp_ln86_1114_reg_1449_pp0_iter5_reg <= icmp_ln86_1114_reg_1449_pp0_iter4_reg;
        icmp_ln86_1115_reg_1454 <= icmp_ln86_1115_fu_486_p2;
        icmp_ln86_1115_reg_1454_pp0_iter1_reg <= icmp_ln86_1115_reg_1454;
        icmp_ln86_1115_reg_1454_pp0_iter2_reg <= icmp_ln86_1115_reg_1454_pp0_iter1_reg;
        icmp_ln86_1115_reg_1454_pp0_iter3_reg <= icmp_ln86_1115_reg_1454_pp0_iter2_reg;
        icmp_ln86_1115_reg_1454_pp0_iter4_reg <= icmp_ln86_1115_reg_1454_pp0_iter3_reg;
        icmp_ln86_1115_reg_1454_pp0_iter5_reg <= icmp_ln86_1115_reg_1454_pp0_iter4_reg;
        icmp_ln86_reg_1293 <= icmp_ln86_fu_308_p2;
        icmp_ln86_reg_1293_pp0_iter1_reg <= icmp_ln86_reg_1293;
        icmp_ln86_reg_1293_pp0_iter2_reg <= icmp_ln86_reg_1293_pp0_iter1_reg;
        icmp_ln86_reg_1293_pp0_iter3_reg <= icmp_ln86_reg_1293_pp0_iter2_reg;
        or_ln117_957_reg_1532 <= or_ln117_957_fu_686_p2;
        or_ln117_961_reg_1562 <= or_ln117_961_fu_793_p2;
        or_ln117_966_reg_1583 <= or_ln117_966_fu_918_p2;
        or_ln117_970_reg_1594 <= or_ln117_970_fu_938_p2;
        or_ln117_970_reg_1594_pp0_iter5_reg <= or_ln117_970_reg_1594;
        or_ln117_972_reg_1624 <= or_ln117_972_fu_1025_p2;
        or_ln117_976_reg_1630 <= or_ln117_976_fu_1108_p2;
        or_ln117_reg_1499 <= or_ln117_fu_548_p2;
        select_ln117_1070_reg_1527 <= select_ln117_1070_fu_679_p3;
        select_ln117_1076_reg_1567 <= select_ln117_1076_fu_807_p3;
        select_ln117_1082_reg_1589 <= select_ln117_1082_fu_930_p3;
        select_ln117_1086_reg_1619 <= select_ln117_1086_fu_1018_p3;
        select_ln117_1092_reg_1635 <= select_ln117_1092_fu_1122_p3;
        xor_ln104_reg_1504 <= xor_ln104_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1157_p65 = 'bx;

assign agg_result_fu_1157_p66 = ((or_ln117_977_fu_1145_p2[0:0] == 1'b1) ? select_ln117_1092_reg_1635 : 5'd31);

assign and_ln102_1351_fu_691_p2 = (xor_ln104_reg_1504 & icmp_ln86_1089_reg_1309_pp0_iter2_reg);

assign and_ln102_1352_fu_508_p2 = (icmp_ln86_1090_reg_1315 & and_ln102_reg_1459);

assign and_ln102_1353_fu_559_p2 = (icmp_ln86_1091_reg_1321_pp0_iter1_reg & and_ln104_reg_1469);

assign and_ln102_1354_fu_705_p2 = (icmp_ln86_1092_reg_1327_pp0_iter2_reg & and_ln102_1351_fu_691_p2);

assign and_ln102_1355_fu_942_p2 = (icmp_ln86_1093_reg_1333_pp0_iter4_reg & and_ln104_195_reg_1544_pp0_iter4_reg);

assign and_ln102_1356_fu_522_p2 = (icmp_ln86_1094_reg_1339 & and_ln102_1352_fu_508_p2);

assign and_ln102_1357_fu_532_p2 = (icmp_ln86_1095_reg_1345 & and_ln104_196_fu_517_p2);

assign and_ln102_1358_fu_578_p2 = (icmp_ln86_1096_reg_1351_pp0_iter1_reg & and_ln102_1353_fu_559_p2);

assign and_ln102_1359_fu_715_p2 = (icmp_ln86_1097_reg_1357_pp0_iter2_reg & and_ln104_197_reg_1516);

assign and_ln102_1360_fu_719_p2 = (icmp_ln86_1098_reg_1363_pp0_iter2_reg & and_ln102_1354_fu_705_p2);

assign and_ln102_1361_fu_835_p2 = (icmp_ln86_1099_reg_1371_pp0_iter3_reg & and_ln104_198_fu_820_p2);

assign and_ln102_1362_fu_961_p2 = (icmp_ln86_1100_reg_1377_pp0_iter4_reg & and_ln102_1355_fu_942_p2);

assign and_ln102_1363_fu_1035_p2 = (icmp_ln86_1101_reg_1383_pp0_iter5_reg & and_ln104_199_reg_1608);

assign and_ln102_1364_fu_583_p2 = (icmp_ln86_1102_reg_1389_pp0_iter1_reg & and_ln102_1356_reg_1487);

assign and_ln102_1365_fu_537_p2 = (xor_ln104_519_fu_527_p2 & icmp_ln86_1103_reg_1394);

assign and_ln102_1366_fu_542_p2 = (and_ln102_1365_fu_537_p2 & and_ln102_1352_fu_508_p2);

assign and_ln102_1367_fu_587_p2 = (icmp_ln86_1104_reg_1399_pp0_iter1_reg & and_ln102_1357_reg_1493);

assign and_ln102_1368_fu_591_p2 = (xor_ln104_520_fu_573_p2 & icmp_ln86_1105_reg_1404_pp0_iter1_reg);

assign and_ln102_1369_fu_596_p2 = (and_ln104_196_reg_1482 & and_ln102_1368_fu_591_p2);

assign and_ln102_1370_fu_724_p2 = (icmp_ln86_1106_reg_1409_pp0_iter2_reg & and_ln102_1358_reg_1522);

assign and_ln102_1371_fu_728_p2 = (xor_ln104_521_fu_710_p2 & icmp_ln86_1107_reg_1414_pp0_iter2_reg);

assign and_ln102_1372_fu_733_p2 = (and_ln102_1371_fu_728_p2 & and_ln102_1353_reg_1510);

assign and_ln102_1373_fu_738_p2 = (icmp_ln86_1108_reg_1419_pp0_iter2_reg & and_ln102_1359_fu_715_p2);

assign and_ln102_1374_fu_840_p2 = (xor_ln104_522_fu_825_p2 & icmp_ln86_1109_reg_1424_pp0_iter3_reg);

assign and_ln102_1375_fu_845_p2 = (and_ln104_197_reg_1516_pp0_iter3_reg & and_ln102_1374_fu_840_p2);

assign and_ln102_1376_fu_850_p2 = (icmp_ln86_1110_reg_1429_pp0_iter3_reg & and_ln102_1360_reg_1556);

assign and_ln102_1377_fu_854_p2 = (xor_ln104_523_fu_830_p2 & icmp_ln86_1111_reg_1434_pp0_iter3_reg);

assign and_ln102_1378_fu_859_p2 = (and_ln102_1377_fu_854_p2 & and_ln102_1354_reg_1550);

assign and_ln102_1379_fu_966_p2 = (icmp_ln86_1112_reg_1439_pp0_iter4_reg & and_ln102_1361_reg_1577);

assign and_ln102_1380_fu_970_p2 = (xor_ln104_524_fu_956_p2 & icmp_ln86_1113_reg_1444_pp0_iter4_reg);

assign and_ln102_1381_fu_975_p2 = (and_ln104_198_reg_1572 & and_ln102_1380_fu_970_p2);

assign and_ln102_1382_fu_1039_p2 = (icmp_ln86_1098_reg_1363_pp0_iter5_reg & and_ln102_1362_reg_1614);

assign and_ln102_1383_fu_1043_p2 = (xor_ln104_525_fu_1030_p2 & icmp_ln86_1114_reg_1449_pp0_iter5_reg);

assign and_ln102_1384_fu_1048_p2 = (and_ln102_1383_fu_1043_p2 & and_ln102_1355_reg_1602);

assign and_ln102_1385_fu_1053_p2 = (icmp_ln86_1115_reg_1454_pp0_iter5_reg & and_ln102_1363_fu_1035_p2);

assign and_ln102_1386_fu_1135_p2 = (xor_ln104_526_fu_1130_p2 & icmp_ln86_1098_reg_1363_pp0_iter6_reg);

assign and_ln102_1387_fu_1140_p2 = (and_ln104_199_reg_1608_pp0_iter6_reg & and_ln102_1386_fu_1135_p2);

assign and_ln102_fu_492_p2 = (icmp_ln86_fu_308_p2 & icmp_ln86_1088_fu_314_p2);

assign and_ln104_195_fu_700_p2 = (xor_ln104_reg_1504 & xor_ln104_514_fu_695_p2);

assign and_ln104_196_fu_517_p2 = (xor_ln104_515_fu_512_p2 & and_ln102_reg_1459);

assign and_ln104_197_fu_568_p2 = (xor_ln104_516_fu_563_p2 & and_ln104_reg_1469);

assign and_ln104_198_fu_820_p2 = (xor_ln104_517_fu_815_p2 & and_ln102_1351_reg_1538);

assign and_ln104_199_fu_951_p2 = (xor_ln104_518_fu_946_p2 & and_ln104_195_reg_1544_pp0_iter4_reg);

assign and_ln104_fu_503_p2 = (xor_ln104_513_fu_498_p2 & icmp_ln86_reg_1293);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1157_p67;

assign icmp_ln86_1088_fu_314_p2 = (($signed(p_read3_int_reg) < $signed(18'd262054)) ? 1'b1 : 1'b0);

assign icmp_ln86_1089_fu_320_p2 = (($signed(p_read3_int_reg) < $signed(18'd481)) ? 1'b1 : 1'b0);

assign icmp_ln86_1090_fu_326_p2 = (($signed(p_read8_int_reg) < $signed(18'd127)) ? 1'b1 : 1'b0);

assign icmp_ln86_1091_fu_332_p2 = (($signed(p_read3_int_reg) < $signed(18'd679)) ? 1'b1 : 1'b0);

assign icmp_ln86_1092_fu_338_p2 = (($signed(p_read8_int_reg) < $signed(18'd1035)) ? 1'b1 : 1'b0);

assign icmp_ln86_1093_fu_344_p2 = (($signed(p_read8_int_reg) < $signed(18'd732)) ? 1'b1 : 1'b0);

assign icmp_ln86_1094_fu_350_p2 = (($signed(p_read3_int_reg) < $signed(18'd261818)) ? 1'b1 : 1'b0);

assign icmp_ln86_1095_fu_356_p2 = (($signed(p_read5_int_reg) < $signed(18'd261422)) ? 1'b1 : 1'b0);

assign icmp_ln86_1096_fu_372_p2 = (($signed(tmp_fu_362_p4) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1097_fu_378_p2 = (($signed(p_read8_int_reg) < $signed(18'd367)) ? 1'b1 : 1'b0);

assign icmp_ln86_1098_fu_384_p2 = (($signed(p_read9_int_reg) < $signed(18'd926)) ? 1'b1 : 1'b0);

assign icmp_ln86_1099_fu_390_p2 = (($signed(p_read3_int_reg) < $signed(18'd209)) ? 1'b1 : 1'b0);

assign icmp_ln86_1100_fu_396_p2 = (($signed(p_read3_int_reg) < $signed(18'd1106)) ? 1'b1 : 1'b0);

assign icmp_ln86_1101_fu_402_p2 = (($signed(p_read2_int_reg) < $signed(18'd1102)) ? 1'b1 : 1'b0);

assign icmp_ln86_1102_fu_408_p2 = (($signed(p_read8_int_reg) < $signed(18'd261942)) ? 1'b1 : 1'b0);

assign icmp_ln86_1103_fu_414_p2 = (($signed(p_read8_int_reg) < $signed(18'd262064)) ? 1'b1 : 1'b0);

assign icmp_ln86_1104_fu_420_p2 = (($signed(p_read9_int_reg) < $signed(18'd262078)) ? 1'b1 : 1'b0);

assign icmp_ln86_1105_fu_426_p2 = (($signed(p_read9_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign icmp_ln86_1106_fu_432_p2 = (($signed(p_read8_int_reg) < $signed(18'd403)) ? 1'b1 : 1'b0);

assign icmp_ln86_1107_fu_438_p2 = (($signed(p_read8_int_reg) < $signed(18'd144)) ? 1'b1 : 1'b0);

assign icmp_ln86_1108_fu_444_p2 = (($signed(p_read1_int_reg) < $signed(18'd261784)) ? 1'b1 : 1'b0);

assign icmp_ln86_1109_fu_450_p2 = (($signed(p_read3_int_reg) < $signed(18'd1136)) ? 1'b1 : 1'b0);

assign icmp_ln86_1110_fu_456_p2 = (($signed(p_read7_int_reg) < $signed(18'd260891)) ? 1'b1 : 1'b0);

assign icmp_ln86_1111_fu_462_p2 = (($signed(p_read3_int_reg) < $signed(18'd261747)) ? 1'b1 : 1'b0);

assign icmp_ln86_1112_fu_468_p2 = (($signed(p_read6_int_reg) < $signed(18'd261356)) ? 1'b1 : 1'b0);

assign icmp_ln86_1113_fu_474_p2 = (($signed(p_read8_int_reg) < $signed(18'd1450)) ? 1'b1 : 1'b0);

assign icmp_ln86_1114_fu_480_p2 = (($signed(p_read4_int_reg) < $signed(18'd668)) ? 1'b1 : 1'b0);

assign icmp_ln86_1115_fu_486_p2 = (($signed(p_read9_int_reg) < $signed(18'd879)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_308_p2 = (($signed(p_read8_int_reg) < $signed(18'd562)) ? 1'b1 : 1'b0);

assign or_ln117_953_fu_629_p2 = (and_ln102_1367_fu_587_p2 | and_ln102_1352_reg_1475);

assign or_ln117_954_fu_641_p2 = (and_ln102_1357_reg_1493 | and_ln102_1352_reg_1475);

assign or_ln117_955_fu_653_p2 = (or_ln117_954_fu_641_p2 | and_ln102_1369_fu_596_p2);

assign or_ln117_956_fu_743_p2 = (and_ln102_reg_1459_pp0_iter2_reg | and_ln102_1370_fu_724_p2);

assign or_ln117_957_fu_686_p2 = (and_ln102_reg_1459_pp0_iter1_reg | and_ln102_1358_fu_578_p2);

assign or_ln117_958_fu_755_p2 = (or_ln117_957_reg_1532 | and_ln102_1372_fu_733_p2);

assign or_ln117_959_fu_767_p2 = (and_ln102_reg_1459_pp0_iter2_reg | and_ln102_1353_reg_1510);

assign or_ln117_960_fu_779_p2 = (or_ln117_959_fu_767_p2 | and_ln102_1373_fu_738_p2);

assign or_ln117_961_fu_793_p2 = (or_ln117_959_fu_767_p2 | and_ln102_1359_fu_715_p2);

assign or_ln117_962_fu_864_p2 = (or_ln117_961_reg_1562 | and_ln102_1375_fu_845_p2);

assign or_ln117_963_fu_880_p2 = (icmp_ln86_reg_1293_pp0_iter3_reg | and_ln102_1376_fu_850_p2);

assign or_ln117_964_fu_892_p2 = (icmp_ln86_reg_1293_pp0_iter3_reg | and_ln102_1360_reg_1556);

assign or_ln117_965_fu_904_p2 = (or_ln117_964_fu_892_p2 | and_ln102_1378_fu_859_p2);

assign or_ln117_966_fu_918_p2 = (icmp_ln86_reg_1293_pp0_iter3_reg | and_ln102_1354_reg_1550);

assign or_ln117_967_fu_980_p2 = (or_ln117_966_reg_1583 | and_ln102_1379_fu_966_p2);

assign or_ln117_968_fu_985_p2 = (or_ln117_966_reg_1583 | and_ln102_1361_reg_1577);

assign or_ln117_969_fu_996_p2 = (or_ln117_968_fu_985_p2 | and_ln102_1381_fu_975_p2);

assign or_ln117_970_fu_938_p2 = (icmp_ln86_reg_1293_pp0_iter3_reg | and_ln102_1351_reg_1538);

assign or_ln117_971_fu_1058_p2 = (or_ln117_970_reg_1594_pp0_iter5_reg | and_ln102_1382_fu_1039_p2);

assign or_ln117_972_fu_1025_p2 = (or_ln117_970_reg_1594 | and_ln102_1362_fu_961_p2);

assign or_ln117_973_fu_1070_p2 = (or_ln117_972_reg_1624 | and_ln102_1384_fu_1048_p2);

assign or_ln117_974_fu_1082_p2 = (or_ln117_970_reg_1594_pp0_iter5_reg | and_ln102_1355_reg_1602);

assign or_ln117_975_fu_1094_p2 = (or_ln117_974_fu_1082_p2 | and_ln102_1385_fu_1053_p2);

assign or_ln117_976_fu_1108_p2 = (or_ln117_974_fu_1082_p2 | and_ln102_1363_fu_1035_p2);

assign or_ln117_977_fu_1145_p2 = (or_ln117_976_reg_1630 | and_ln102_1387_fu_1140_p2);

assign or_ln117_fu_548_p2 = (and_ln102_1366_fu_542_p2 | and_ln102_1356_fu_522_p2);

assign select_ln117_1065_fu_618_p3 = ((or_ln117_reg_1499[0:0] == 1'b1) ? select_ln117_fu_611_p3 : 2'd3);

assign select_ln117_1066_fu_634_p3 = ((and_ln102_1352_reg_1475[0:0] == 1'b1) ? zext_ln117_112_fu_625_p1 : 3'd4);

assign select_ln117_1067_fu_645_p3 = ((or_ln117_953_fu_629_p2[0:0] == 1'b1) ? select_ln117_1066_fu_634_p3 : 3'd5);

assign select_ln117_1068_fu_659_p3 = ((or_ln117_954_fu_641_p2[0:0] == 1'b1) ? select_ln117_1067_fu_645_p3 : 3'd6);

assign select_ln117_1069_fu_667_p3 = ((or_ln117_955_fu_653_p2[0:0] == 1'b1) ? select_ln117_1068_fu_659_p3 : 3'd7);

assign select_ln117_1070_fu_679_p3 = ((and_ln102_reg_1459_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_113_fu_675_p1 : 4'd8);

assign select_ln117_1071_fu_748_p3 = ((or_ln117_956_fu_743_p2[0:0] == 1'b1) ? select_ln117_1070_reg_1527 : 4'd9);

assign select_ln117_1072_fu_760_p3 = ((or_ln117_957_reg_1532[0:0] == 1'b1) ? select_ln117_1071_fu_748_p3 : 4'd10);

assign select_ln117_1073_fu_771_p3 = ((or_ln117_958_fu_755_p2[0:0] == 1'b1) ? select_ln117_1072_fu_760_p3 : 4'd11);

assign select_ln117_1074_fu_785_p3 = ((or_ln117_959_fu_767_p2[0:0] == 1'b1) ? select_ln117_1073_fu_771_p3 : 4'd12);

assign select_ln117_1075_fu_799_p3 = ((or_ln117_960_fu_779_p2[0:0] == 1'b1) ? select_ln117_1074_fu_785_p3 : 4'd13);

assign select_ln117_1076_fu_807_p3 = ((or_ln117_961_fu_793_p2[0:0] == 1'b1) ? select_ln117_1075_fu_799_p3 : 4'd14);

assign select_ln117_1077_fu_869_p3 = ((or_ln117_962_fu_864_p2[0:0] == 1'b1) ? select_ln117_1076_reg_1567 : 4'd15);

assign select_ln117_1078_fu_885_p3 = ((icmp_ln86_reg_1293_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_114_fu_876_p1 : 5'd16);

assign select_ln117_1079_fu_896_p3 = ((or_ln117_963_fu_880_p2[0:0] == 1'b1) ? select_ln117_1078_fu_885_p3 : 5'd17);

assign select_ln117_1080_fu_910_p3 = ((or_ln117_964_fu_892_p2[0:0] == 1'b1) ? select_ln117_1079_fu_896_p3 : 5'd18);

assign select_ln117_1081_fu_922_p3 = ((or_ln117_965_fu_904_p2[0:0] == 1'b1) ? select_ln117_1080_fu_910_p3 : 5'd19);

assign select_ln117_1082_fu_930_p3 = ((or_ln117_966_fu_918_p2[0:0] == 1'b1) ? select_ln117_1081_fu_922_p3 : 5'd20);

assign select_ln117_1083_fu_989_p3 = ((or_ln117_967_fu_980_p2[0:0] == 1'b1) ? select_ln117_1082_reg_1589 : 5'd21);

assign select_ln117_1084_fu_1002_p3 = ((or_ln117_968_fu_985_p2[0:0] == 1'b1) ? select_ln117_1083_fu_989_p3 : 5'd22);

assign select_ln117_1085_fu_1010_p3 = ((or_ln117_969_fu_996_p2[0:0] == 1'b1) ? select_ln117_1084_fu_1002_p3 : 5'd23);

assign select_ln117_1086_fu_1018_p3 = ((or_ln117_970_reg_1594[0:0] == 1'b1) ? select_ln117_1085_fu_1010_p3 : 5'd24);

assign select_ln117_1087_fu_1063_p3 = ((or_ln117_971_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1086_reg_1619 : 5'd25);

assign select_ln117_1088_fu_1075_p3 = ((or_ln117_972_reg_1624[0:0] == 1'b1) ? select_ln117_1087_fu_1063_p3 : 5'd26);

assign select_ln117_1089_fu_1086_p3 = ((or_ln117_973_fu_1070_p2[0:0] == 1'b1) ? select_ln117_1088_fu_1075_p3 : 5'd27);

assign select_ln117_1090_fu_1100_p3 = ((or_ln117_974_fu_1082_p2[0:0] == 1'b1) ? select_ln117_1089_fu_1086_p3 : 5'd28);

assign select_ln117_1091_fu_1114_p3 = ((or_ln117_975_fu_1094_p2[0:0] == 1'b1) ? select_ln117_1090_fu_1100_p3 : 5'd29);

assign select_ln117_1092_fu_1122_p3 = ((or_ln117_976_fu_1108_p2[0:0] == 1'b1) ? select_ln117_1091_fu_1114_p3 : 5'd30);

assign select_ln117_fu_611_p3 = ((and_ln102_1356_reg_1487[0:0] == 1'b1) ? zext_ln117_fu_607_p1 : 2'd2);

assign tmp_fu_362_p4 = {{p_read3_int_reg[17:8]}};

assign xor_ln104_513_fu_498_p2 = (icmp_ln86_1088_reg_1304 ^ 1'd1);

assign xor_ln104_514_fu_695_p2 = (icmp_ln86_1089_reg_1309_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_515_fu_512_p2 = (icmp_ln86_1090_reg_1315 ^ 1'd1);

assign xor_ln104_516_fu_563_p2 = (icmp_ln86_1091_reg_1321_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_517_fu_815_p2 = (icmp_ln86_1092_reg_1327_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_518_fu_946_p2 = (icmp_ln86_1093_reg_1333_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_519_fu_527_p2 = (icmp_ln86_1094_reg_1339 ^ 1'd1);

assign xor_ln104_520_fu_573_p2 = (icmp_ln86_1095_reg_1345_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_521_fu_710_p2 = (icmp_ln86_1096_reg_1351_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_522_fu_825_p2 = (icmp_ln86_1097_reg_1357_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_523_fu_830_p2 = (icmp_ln86_1098_reg_1363_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_524_fu_956_p2 = (icmp_ln86_1099_reg_1371_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_525_fu_1030_p2 = (icmp_ln86_1100_reg_1377_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_526_fu_1130_p2 = (icmp_ln86_1101_reg_1383_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_554_p2 = (icmp_ln86_reg_1293_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_601_p2 = (1'd1 ^ and_ln102_1364_fu_583_p2);

assign zext_ln117_112_fu_625_p1 = select_ln117_1065_fu_618_p3;

assign zext_ln117_113_fu_675_p1 = select_ln117_1069_fu_667_p3;

assign zext_ln117_114_fu_876_p1 = select_ln117_1077_fu_869_p3;

assign zext_ln117_fu_607_p1 = xor_ln117_fu_601_p2;

endmodule //conifer_jettag_accelerator_decision_function_62
