
---------- Begin Simulation Statistics ----------
final_tick                               1052649765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56479                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702696                       # Number of bytes of host memory used
host_op_rate                                    56664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19578.41                       # Real time elapsed on the host
host_tick_rate                               53765855                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105765642                       # Number of instructions simulated
sim_ops                                    1109391014                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.052650                       # Number of seconds simulated
sim_ticks                                1052649765000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.791372                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              144356210                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           166325531                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14076617                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        229042462                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18450058                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18698390                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          248332                       # Number of indirect misses.
system.cpu0.branchPred.lookups              289840401                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864543                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811474                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9381456                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260673475                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29580409                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      100752102                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050699742                       # Number of instructions committed
system.cpu0.commit.committedOps            1052513741                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1941230795                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.542189                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.300515                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1423249713     73.32%     73.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    316364689     16.30%     89.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71513999      3.68%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67668577      3.49%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19893318      1.02%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7350949      0.38%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2119953      0.11%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3489188      0.18%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29580409      1.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1941230795                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856798                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015892161                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326211290                       # Number of loads committed
system.cpu0.commit.membars                    3625356                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625362      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583876947     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328022756     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127147234     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052513741                       # Class of committed instruction
system.cpu0.commit.refs                     455170014                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050699742                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052513741                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.000813                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.000813                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            326251219                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4703189                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142401939                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1182605536                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               807764397                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                810790204                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9392930                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7736079                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5633543                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  289840401                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                206368052                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1146764400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5665817                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1215786650                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          122                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28176222                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137871                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         798979398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162806268                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578325                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1959832293                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.623607                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913579                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1104628032     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               624432620     31.86%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               138483716      7.07%     95.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                71067209      3.63%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9082583      0.46%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7253260      0.37%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1147542      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816541      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1920790      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1959832293                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      57                       # number of floating regfile writes
system.cpu0.idleCycles                      142421847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9483775                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               270752619                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526536                       # Inst execution rate
system.cpu0.iew.exec_refs                   483194946                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133834578                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              268482642                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            362719385                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4197731                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5332014                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           141141440                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1153239322                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349360368                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8601666                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1106912819                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1638349                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5553312                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9392930                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8703869                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       114240                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16134376                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        46279                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12924                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4281899                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36508095                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12182716                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12924                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1432218                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8051557                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                456112259                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1097013196                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883617                       # average fanout of values written-back
system.cpu0.iew.wb_producers                403028578                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.521827                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1097096275                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1354271334                       # number of integer regfile reads
system.cpu0.int_regfile_writes              700505783                       # number of integer regfile writes
system.cpu0.ipc                              0.499797                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.499797                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626956      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            614232580     55.06%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034767      0.72%     56.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811557      0.16%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354142543     31.75%     88.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133665976     11.98%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1115514486                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    109                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                216                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           81                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               262                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2183909                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001958                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 395526     18.11%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1621189     74.23%     92.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               167192      7.66%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1114071330                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4193174350                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1097013115                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1253976739                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1140665605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1115514486                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12573717                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      100725577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           129393                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7132313                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57421097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1959832293                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.569189                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799108                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1147478944     58.55%     58.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          568003182     28.98%     87.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201024600     10.26%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33295900      1.70%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6410107      0.33%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2345181      0.12%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             862101      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             262759      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             149519      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1959832293                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.530628                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         30103179                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5204048                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           362719385                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          141141440                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1505                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2102254140                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3046113                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              289321358                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670582387                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8773860                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               819095831                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13902943                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                70027                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1430493439                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1169852776                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          750951588                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                802596310                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15056640                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9392930                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             39292150                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                80369193                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1430493399                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        133714                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4733                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22351195                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4731                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3064897158                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2325149842                       # The number of ROB writes
system.cpu0.timesIdled                       25794154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1472                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.354278                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9830158                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10418349                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2000038                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19143909                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            322659                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         545870                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          223211                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20912421                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4906                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1168046                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200287                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1267135                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434264                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22828344                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55065900                       # Number of instructions committed
system.cpu1.commit.committedOps              56877273                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    354650821                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.160375                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.793002                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    331291358     93.41%     93.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11518550      3.25%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3759910      1.06%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3656002      1.03%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1007056      0.28%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       316994      0.09%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1716089      0.48%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       117727      0.03%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1267135      0.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    354650821                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502110                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52963325                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124178                       # Number of loads committed
system.cpu1.commit.membars                    3622518                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622518      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32003968     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935376     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315270      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56877273                       # Class of committed instruction
system.cpu1.commit.refs                      21250658                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55065900                       # Number of Instructions Simulated
system.cpu1.committedOps                     56877273                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.510506                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.510506                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            311292044                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               838238                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8878586                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87779986                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12396503                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28859548                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1168622                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1657017                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4545804                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20912421                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12831707                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    342246251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               156837                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     101926673                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4001228                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.058332                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14015638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10152817                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.284309                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         358262521                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.295707                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.793576                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               298561678     83.34%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32132450      8.97%     92.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16449058      4.59%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6093395      1.70%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3002861      0.84%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1527434      0.43%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  491873      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3629      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           358262521                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         244333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1235730                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14827784                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.180497                       # Inst execution rate
system.cpu1.iew.exec_refs                    22597170                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5222595                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              269427632                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22652283                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711947                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2020217                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7103340                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79695405                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17374575                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           872856                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64709268                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1758110                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2712833                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1168622                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6404893                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        24011                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          317894                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9254                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3073                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6528105                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1976860                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           678                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       209250                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1026480                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36558418                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64240407                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853951                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31219093                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.179189                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64258618                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80791312                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42676553                       # number of integer regfile writes
system.cpu1.ipc                              0.153598                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.153598                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622623      5.52%      5.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39214425     59.79%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.32% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19318687     29.46%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3426245      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65582124                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1921285                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029296                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 310174     16.14%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1446103     75.27%     91.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               165006      8.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63880772                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         491470636                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64240395                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102514049                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71560942                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65582124                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8134463                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22818131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           122608                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700199                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15357058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    358262521                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183056                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.632278                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          317810616     88.71%     88.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26894398      7.51%     96.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7220935      2.02%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2882734      0.80%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2499336      0.70%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             353348      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             422542      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             130578      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              48034      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      358262521                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.182931                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16113236                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1940031                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22652283                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7103340                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       358506854                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1746782908                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              289107631                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37988359                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10638013                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14751050                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2382643                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                54878                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103444437                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83999453                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56768213                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29130357                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9776511                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1168622                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             24081631                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18779854                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103444425                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23230                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               610                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22634110                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           608                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   433089043                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163028818                       # The number of ROB writes
system.cpu1.timesIdled                           2801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12050012                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              7781566                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20812940                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             132758                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2059816                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13600933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27156651                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1930035                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        60244                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59167120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4103493                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118323006                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4163737                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11116644                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2815145                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10740440                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              335                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2483412                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2483407                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11116644                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40756701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40756701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1050572544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1050572544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13601065                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13601065    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13601065                       # Request fanout histogram
system.membus.respLayer1.occupancy        69825410267                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41165604964                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       253843250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   433267095.779122                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1061830000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1051126705500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1523059500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    174760789                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       174760789                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    174760789                       # number of overall hits
system.cpu0.icache.overall_hits::total      174760789                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31607262                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31607262                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31607262                       # number of overall misses
system.cpu0.icache.overall_misses::total     31607262                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 415269155494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 415269155494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 415269155494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 415269155494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    206368051                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    206368051                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    206368051                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    206368051                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.153160                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.153160                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.153160                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.153160                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13138.409632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13138.409632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13138.409632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13138.409632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3428                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.164179                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29817756                       # number of writebacks
system.cpu0.icache.writebacks::total         29817756                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1789473                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1789473                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1789473                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1789473                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29817789                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29817789                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29817789                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29817789                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 368594599998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 368594599998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 368594599998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 368594599998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.144488                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.144488                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.144488                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.144488                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12361.567117                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12361.567117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12361.567117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12361.567117                       # average overall mshr miss latency
system.cpu0.icache.replacements              29817756                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    174760789                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      174760789                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31607262                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31607262                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 415269155494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 415269155494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    206368051                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    206368051                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.153160                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.153160                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13138.409632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13138.409632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1789473                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1789473                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29817789                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29817789                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 368594599998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 368594599998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.144488                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.144488                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12361.567117                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12361.567117                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          204578321                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29817756                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.860956                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        442553890                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       442553890                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410854920                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410854920                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410854920                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410854920                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44776021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44776021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44776021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44776021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1194440368989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1194440368989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1194440368989                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1194440368989                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455630941                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455630941                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455630941                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455630941                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098273                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098273                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098273                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098273                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26675.893532                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26675.893532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26675.893532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26675.893532                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7020999                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       575850                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           128142                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5474                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.790771                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   105.197296                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27601946                       # number of writebacks
system.cpu0.dcache.writebacks::total         27601946                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17925497                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17925497                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17925497                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17925497                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26850524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26850524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26850524                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26850524                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 495119994230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 495119994230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 495119994230                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 495119994230                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058930                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058930                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058930                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058930                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18439.863380                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18439.863380                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18439.863380                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18439.863380                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27601946                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295510950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295510950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32975837                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32975837                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 753583096000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 753583096000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328486787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328486787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22852.584333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22852.584333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11126890                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11126890                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21848947                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21848947                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 351567879000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 351567879000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066514                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066514                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16090.838565                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16090.838565                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115343970                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115343970                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11800184                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11800184                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 440857272989                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 440857272989                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127144154                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127144154                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.092809                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.092809                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37360.203281                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37360.203281                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6798607                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6798607                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5001577                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5001577                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 143552115230                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 143552115230                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039338                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039338                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28701.370634                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28701.370634                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2324                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2324                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          830                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          830                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7190000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7190000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.263158                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.263158                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8662.650602                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8662.650602                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          818                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          818                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       609500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       609500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003805                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003805                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 50791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2950                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2950                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       666500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       666500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046850                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046850                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4596.551724                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4596.551724                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       521500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       521500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046850                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046850                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3596.551724                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3596.551724                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050684                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050684                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760790                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760790                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64966593000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64966593000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811474                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419984                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419984                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85393.594816                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85393.594816                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760790                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760790                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64205803000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64205803000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419984                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419984                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84393.594816                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84393.594816                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987646                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439521895                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27611079                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.918317                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987646                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942508439                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942508439                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29721421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25372008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              238416                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55332858                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29721421                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25372008                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1013                       # number of overall hits
system.l2.overall_hits::.cpu1.data             238416                       # number of overall hits
system.l2.overall_hits::total                55332858                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             96362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2228660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1486877                       # number of demand (read+write) misses
system.l2.demand_misses::total                3813746                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            96362                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2228660                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1847                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1486877                       # number of overall misses
system.l2.overall_misses::total               3813746                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8299183996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 235327744392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    178360998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 165549162186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     409354451572                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8299183996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 235327744392                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    178360998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 165549162186                       # number of overall miss cycles
system.l2.overall_miss_latency::total    409354451572                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29817783                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27600668                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1725293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59146604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29817783                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27600668                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1725293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59146604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003232                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.080747                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.645804                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.861811                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064480                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003232                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.080747                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.645804                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.861811                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064480                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86125.070007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105591.586151                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96567.946941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111340.186301                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107336.579723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86125.070007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105591.586151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96567.946941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111340.186301                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107336.579723                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             757904                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     24675                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.715461                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9647994                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2815145                       # number of writebacks
system.l2.writebacks::total                   2815145                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         161888                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          71156                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              233149                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        161888                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         71156                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             233149                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        96265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2066772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1415721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3580597                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        96265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2066772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1415721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10161715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13742312                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7329489498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 201269962956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    159600498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 144223826916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 352982879868                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7329489498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 201269962956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    159600498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 144223826916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 952241371250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1305224251118                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.643007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.820568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.643007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.820568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.232343                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76138.674472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97383.728324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86786.567700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101873.057556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98582.130262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76138.674472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97383.728324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86786.567700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101873.057556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93708.726455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94978.505154                       # average overall mshr miss latency
system.l2.replacements                       17540685                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7423916                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7423916                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7423916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7423916                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51605059                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51605059                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51605059                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51605059                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10161715                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10161715                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 952241371250                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 952241371250                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93708.726455                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93708.726455                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.761905                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.872727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5656.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1906.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4406.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       638000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       317000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       955000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.761905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.872727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19937.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19812.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19895.833333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       258500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       319000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19884.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4288719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           108217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4396936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1477689                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1112365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2590054                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 150089204872                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 117454649578                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  267543854450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5766408                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1220582                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6986990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.256258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.911340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.370697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101570.225448                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105590.026276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103296.631827                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        77036                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        33205                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           110241                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1400653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1079160                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2479813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 129113243561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102899458151                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 232012701712                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.242899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.884136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.354919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92180.749665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95351.438296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93560.563523                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29721421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29722434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        96362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            98209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8299183996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    178360998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8477544994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29817783                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29820643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003232                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.645804                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86125.070007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96567.946941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86321.467422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           97                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           105                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        96265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1839                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7329489498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    159600498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7489089996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.643007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76138.674472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86786.567700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76338.273628                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21083289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       130199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21213488                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       750971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       374512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1125483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  85238539520                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  48094512608                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 133333052128                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21834260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       504711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22338971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.742033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113504.435617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 128419.149742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118467.406552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        84852                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        37951                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       122803                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       666119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       336561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1002680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  72156719395                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41324368765                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 113481088160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030508                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.666839                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 108324.067314                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 122784.187012                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113177.771732                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           69                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                78                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          424                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          112                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             536                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6999979                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2094487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9094466                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          493                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           614                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.860041                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.925620                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.872964                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16509.384434                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18700.776786                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16967.287313                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           98                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          122                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          326                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          414                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6572982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1812493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8385475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.661258                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.674267                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20162.521472                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20596.511364                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20254.770531                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                   127952503                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17540884                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.294530                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.573158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.508399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.661157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.442963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.813190                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.508956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.119706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.340831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 962951068                       # Number of tag accesses
system.l2.tags.data_accesses                962951068                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6160896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     132471104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      90708032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    640945536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          870403264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6160896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6278592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    180169280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       180169280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          96264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2069861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1417313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10014774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13600051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2815145                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2815145                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5852750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125845375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           111809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86171142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    608887740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             826868815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5852750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       111809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5964559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171157859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171157859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171157859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5852750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125845375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          111809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86171142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    608887740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            998026674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2730472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     96262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1969987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1390441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10004506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008702814752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167728                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167728                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22481237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2571021                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13600051                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2815145                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13600051                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2815145                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 137017                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 84673                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            703741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            705169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            807819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1463159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            841882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            936166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            830743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            852004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            924130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            863040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           798299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           746091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           831405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           711829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           708179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           739378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            137115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            211244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            203671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            218927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            236630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           177906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146564                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 588211492822                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                67315170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            840643380322                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43690.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62440.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11139209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1619526                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13600051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2815145                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1892033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1981946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1451770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1126033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  779555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  758338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  734443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  698434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  619320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  474608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 503948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1057251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 513722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 249940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 212104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 180383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 140648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  79610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  67186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 120637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 147162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 158476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 167747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 170176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 172706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 177005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 184259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 176254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 173965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 169130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 164954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3434737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.735014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.837120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.584036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1050481     30.58%     30.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1101311     32.06%     62.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       260815      7.59%     70.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       234308      6.82%     77.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       214821      6.25%     83.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       122802      3.58%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56564      1.65%     88.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34510      1.00%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       359125     10.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3434737                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      80.266735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.851138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    823.472860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       167727    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167728                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.279035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146773     87.51%     87.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3353      2.00%     89.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12327      7.35%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3420      2.04%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1189      0.71%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              373      0.22%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              193      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               65      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167728                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              861634176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8769088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174748800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               870403264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180169280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       818.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    826.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1052649656000                       # Total gap between requests
system.mem_ctrls.avgGap                      64126.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6160768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    126079168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     88988224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    640288384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174748800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5852628.485600811429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 119773140.309398159385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 111748.469349632171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84537352.269299179316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 608263455.984336853027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166008491.912787348032                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        96264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2069861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1417313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10014774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2815145                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3344963381                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 116312042566                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     82620318                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  85493940846                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 635409813211                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25250760972302                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34747.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56193.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44926.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60321.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63447.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8969612.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12253810800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6513032130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         45141586140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7243647840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83095025520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     239642203260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     202413549120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       596302854810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.477925                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 523311732353                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35150180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 494187852647                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12270297060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6521794785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50984476620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7009301160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83095025520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     341077448730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     116994395040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       617952738915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.044960                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 300205424625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35150180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 717294160375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10271372041.176470                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47247275712.691368                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        66500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 349086183500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   179583141500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 873066623500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12828549                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12828549                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12828549                       # number of overall hits
system.cpu1.icache.overall_hits::total       12828549                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3158                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3158                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3158                       # number of overall misses
system.cpu1.icache.overall_misses::total         3158                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    212419499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    212419499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    212419499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    212419499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12831707                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12831707                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12831707                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12831707                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000246                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000246                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000246                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000246                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67263.932552                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67263.932552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67263.932552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67263.932552                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2828                       # number of writebacks
system.cpu1.icache.writebacks::total             2828                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          298                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          298                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          298                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          298                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2860                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2860                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    194165999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    194165999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    194165999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    194165999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67890.209441                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67890.209441                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67890.209441                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67890.209441                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2828                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12828549                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12828549                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3158                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    212419499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    212419499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12831707                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12831707                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000246                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000246                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67263.932552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67263.932552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          298                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    194165999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    194165999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67890.209441                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67890.209441                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989939                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12728760                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2828                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4500.975955                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        329859500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989939                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999686                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999686                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25666274                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25666274                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16354216                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16354216                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16354216                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16354216                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3916351                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3916351                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3916351                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3916351                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 446088922190                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 446088922190                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 446088922190                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 446088922190                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20270567                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20270567                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20270567                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20270567                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193204                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193204                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193204                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193204                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 113904.224159                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113904.224159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 113904.224159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113904.224159                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1555074                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       323921                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            25035                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2474                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.115998                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   130.930073                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1724656                       # number of writebacks
system.cpu1.dcache.writebacks::total          1724656                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2889868                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2889868                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2889868                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2889868                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1026483                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1026483                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1026483                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1026483                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 109159115813                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 109159115813                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 109159115813                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 109159115813                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050639                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050639                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050639                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050639                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 106342.838423                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106342.838423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 106342.838423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106342.838423                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1724656                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14623410                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14623410                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2332318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2332318                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 250516310000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 250516310000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16955728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16955728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137553                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137553                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107410.871931                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107410.871931                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1827374                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1827374                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       504944                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       504944                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50643865500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50643865500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029780                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029780                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100296.004111                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100296.004111                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1730806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1730806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1584033                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1584033                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 195572612190                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 195572612190                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3314839                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314839                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.477861                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.477861                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123464.986014                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123464.986014                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1062494                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1062494                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       521539                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       521539                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  58515250313                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  58515250313                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157335                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157335                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112197.266768                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112197.266768                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7445000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7445000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.364807                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.364807                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43794.117647                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43794.117647                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3573500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3573500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.105150                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.105150                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72928.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72928.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       825000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       825000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.261364                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.261364                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7173.913043                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7173.913043                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       711000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       711000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.261364                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.261364                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6182.608696                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6182.608696                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103019                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103019                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708179                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708179                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63175687000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63175687000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89208.642165                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89208.642165                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708179                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708179                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62467508000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62467508000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88208.642165                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88208.642165                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.777709                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19185263                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1734563                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.060574                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        329871000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.777709                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.930553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.930553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45899932                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45899932                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1052649765000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52160369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10239061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51723260                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14725540                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         17303588                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             338                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            597                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7005365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7005365                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29820649                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22339721                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          614                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89453327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82814611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5184927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177461413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3816674432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3532967040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       364032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    220796480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7570801984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        34863933                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181393856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         94016162                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065688                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.250664                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               87906472     93.50%     93.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6046180      6.43%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  60965      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2545      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           94016162                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118312914998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41419377940                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44764264185                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2602387491                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4292495                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1648805195000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138518                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704284                       # Number of bytes of host memory used
host_op_rate                                   138870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10290.75                       # Real time elapsed on the host
host_tick_rate                               57931198                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425452559                       # Number of instructions simulated
sim_ops                                    1429079332                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.596155                       # Number of seconds simulated
sim_ticks                                596155430000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.887044                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               93695994                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            93801949                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3541771                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        102527712                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5195                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13147                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7952                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104023683                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1698                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           765                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3539811                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  59974257                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13236502                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2809                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      120579710                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262490539                       # Number of instructions committed
system.cpu0.commit.committedOps             262491158                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1169964190                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.224358                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.148500                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1106321409     94.56%     94.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12659869      1.08%     95.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20971681      1.79%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2329253      0.20%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1092899      0.09%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1268637      0.11%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       294209      0.03%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11789731      1.01%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13236502      1.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1169964190                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10382                       # Number of function calls committed.
system.cpu0.commit.int_insts                261250157                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81047461                       # Number of loads committed
system.cpu0.commit.membars                        981                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1032      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180170471     68.64%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81048170     30.88%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270131      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262491158                       # Class of committed instruction
system.cpu0.commit.refs                      82318395                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262490539                       # Number of Instructions Simulated
system.cpu0.committedOps                    262491158                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.530707                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.530707                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            975010761                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2030                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            80944542                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             404771170                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49381361                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                139592064                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3540196                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4099                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20368768                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104023683                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 94864386                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1087898799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1023592                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     463405815                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7084312                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.087469                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96452160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          93701189                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.389656                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1187893150                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.390108                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.701037                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               844635473     71.10%     71.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               239141429     20.13%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96447551      8.12%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3328672      0.28%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2322876      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   12988      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2002407      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     460      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1294      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1187893150                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1374590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3661507                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                72904767                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.443735                       # Inst execution rate
system.cpu0.iew.exec_refs                   300510179                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1290867                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              107385407                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            118719302                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1993                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2065454                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1677358                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          379517542                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            299219312                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3109284                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            527719408                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                976193                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            605354792                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3540196                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            606617241                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19305174                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1614                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           46                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37671841                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       406424                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           181                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       647217                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3014290                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                276119155                       # num instructions consuming a value
system.cpu0.iew.wb_count                    323761842                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744695                       # average fanout of values written-back
system.cpu0.iew.wb_producers                205624574                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.272236                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     324653926                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               636690901                       # number of integer regfile reads
system.cpu0.int_regfile_writes              250464848                       # number of integer regfile writes
system.cpu0.ipc                              0.220716                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.220716                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1288      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            228103244     42.97%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1393      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  258      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     42.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           301381654     56.78%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1340534      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             530828691                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               329                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40347728                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.076009                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2218463      5.50%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              38128293     94.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  970      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             571174811                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2296356314                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    323761523                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        496543736                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 379514478                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                530828691                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3064                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      117026387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6458693                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           255                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     74854465                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1187893150                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.446866                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.181741                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          971027369     81.74%     81.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           94961664      7.99%     89.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           39123823      3.29%     93.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18356354      1.55%     94.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           34990696      2.95%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19577195      1.65%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5792883      0.49%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2561066      0.22%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1502100      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1187893150                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.446349                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2456833                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          522843                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           118719302                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1677358                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    580                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1189267740                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3043121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              722628502                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201251914                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27129451                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                59810147                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             245128416                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               282548                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            523996144                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             390777882                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          301397114                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                146054265                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1123550                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3540196                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            255770687                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100145208                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       523995830                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         89353                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1189                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                122730159                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1183                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1539795475                       # The number of ROB reads
system.cpu0.rob.rob_writes                  784083074                       # The number of ROB writes
system.cpu0.timesIdled                          16626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  256                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.497038                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16470076                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16553333                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2197860                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28324252                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4212                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21859                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17647                       # Number of indirect misses.
system.cpu1.branchPred.lookups               30041812                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          375                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           463                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2197567                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13123311                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3083538                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2591                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48793313                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57196378                       # Number of instructions committed
system.cpu1.commit.committedOps              57197160                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198923929                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.287533                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.202159                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    180004342     90.49%     90.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8153656      4.10%     94.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4404832      2.21%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       869114      0.44%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       628112      0.32%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       958270      0.48%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       100059      0.05%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       722006      0.36%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3083538      1.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198923929                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4166                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55957481                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13956303                       # Number of loads committed
system.cpu1.commit.membars                       1140                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1140      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41863215     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13956766     24.40%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1375799      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57197160                       # Class of committed instruction
system.cpu1.commit.refs                      15332565                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57196378                       # Number of Instructions Simulated
system.cpu1.committedOps                     57197160                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.624577                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.624577                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            132477220                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  299                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13974756                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118601886                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15729277                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53850651                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2206946                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  684                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2807018                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   30041812                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18134690                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    186106349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               610657                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     139573953                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4414478                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.144911                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18757524                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16474288                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.673253                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         207071112                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.674047                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.087721                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               123385152     59.59%     59.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                50350721     24.32%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23054166     11.13%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4040965      1.95%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3203314      1.55%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   41367      0.02%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2994848      1.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      55      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     524      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           207071112                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         241570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2347077                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18232667                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.425695                       # Inst execution rate
system.cpu1.iew.exec_refs                    25996036                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1540208                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               58781115                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26261630                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1569                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3383924                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2449754                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105547777                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24455828                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1858997                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             88251922                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                352279                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             41031350                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2206946                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             41612218                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       655553                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          285263                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          916                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         9238                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12305327                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1073492                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          9238                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1256997                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1090080                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65817021                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81934353                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735022                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48376951                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.395221                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82311392                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               114030425                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62541903                       # number of integer regfile writes
system.cpu1.ipc                              0.275894                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.275894                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1327      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63286221     70.23%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2858      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25195255     27.96%     98.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1625098      1.80%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              90110919                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     975060                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010821                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 158536     16.26%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                816310     83.72%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  214      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91084652                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         388600665                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81934353                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153907600                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 105544900                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 90110919                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2877                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       48350617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           332655                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           286                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32437871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    207071112                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.435169                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.991323                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          159209794     76.89%     76.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24785328     11.97%     88.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12916604      6.24%     95.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4694835      2.27%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3438977      1.66%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1102601      0.53%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             507368      0.25%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             230083      0.11%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             185522      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      207071112                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.434662                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5214158                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          933781                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26261630                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2449754                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    187                       # number of misc regfile reads
system.cpu1.numCycles                       207312682                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   984897484                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              108161609                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42699874                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3499315                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18349319                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              21084786                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               309583                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            152671567                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113696547                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86531624                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53118370                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1123122                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2206946                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             25182806                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43831750                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       152671567                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         52062                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1251                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11332181                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1242                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   301830500                       # The number of ROB reads
system.cpu1.rob.rob_writes                  220138262                       # The number of ROB writes
system.cpu1.timesIdled                           2485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         32143620                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4560178                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            37616410                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1206                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2056250                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     51459606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     102730979                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       380802                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       187644                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25319074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     22664754                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50635695                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       22852398                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           51434716                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       422696                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict         50849095                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1661                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            449                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22354                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22352                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      51434718                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    154188047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              154188047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3320305280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3320305280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1327                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          51459182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                51459182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            51459182                       # Request fanout histogram
system.membus.respLayer1.occupancy       265521151350                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        118752278137                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   596155430000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   596155430000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    84531638.888889                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   30670677.380754                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       118500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     98521500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   594633860500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1521569500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94847739                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94847739                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94847739                       # number of overall hits
system.cpu0.icache.overall_hits::total       94847739                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16647                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16647                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16647                       # number of overall misses
system.cpu0.icache.overall_misses::total        16647                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1118178498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1118178498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1118178498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1118178498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     94864386                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     94864386                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     94864386                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     94864386                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000175                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000175                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67169.970445                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67169.970445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67169.970445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67169.970445                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1517                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.406250                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15284                       # number of writebacks
system.cpu0.icache.writebacks::total            15284                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1362                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1362                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1362                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1362                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15285                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15285                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15285                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15285                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1029834998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1029834998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1029834998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1029834998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67375.531436                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67375.531436                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67375.531436                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67375.531436                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15284                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94847739                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94847739                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16647                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16647                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1118178498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1118178498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     94864386                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     94864386                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67169.970445                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67169.970445                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1362                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1362                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15285                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15285                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1029834998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1029834998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67375.531436                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67375.531436                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           94863279                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15316                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6193.737203                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        189744056                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       189744056                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     65774282                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65774282                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     65774282                       # number of overall hits
system.cpu0.dcache.overall_hits::total       65774282                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37175352                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37175352                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37175352                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37175352                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2974157882197                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2974157882197                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2974157882197                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2974157882197                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    102949634                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    102949634                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    102949634                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    102949634                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.361102                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.361102                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.361102                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.361102                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80003.489468                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80003.489468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80003.489468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80003.489468                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    868487742                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       340427                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19531973                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6103                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.464926                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.780272                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23243347                       # number of writebacks
system.cpu0.dcache.writebacks::total         23243347                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13930046                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13930046                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13930046                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13930046                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23245306                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23245306                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23245306                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23245306                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2062315852953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2062315852953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2062315852953                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2062315852953                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.225793                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.225793                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.225793                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.225793                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88719.668950                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88719.668950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88719.668950                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88719.668950                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23243347                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     64908848                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       64908848                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36771373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36771373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2948215701000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2948215701000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    101680221                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    101680221                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.361637                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.361637                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80176.927334                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80176.927334                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13570361                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13570361                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23201012                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23201012                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2059689571500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2059689571500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.228176                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.228176                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88775.850446                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88775.850446                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       865434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        865434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       403979                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       403979                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25942181197                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25942181197                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269413                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269413                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.318241                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.318241                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64216.657789                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64216.657789                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       359685                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       359685                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44294                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44294                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2626281453                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2626281453                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034893                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034893                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59292.036235                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59292.036235                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          706                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          706                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          153                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6731000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6731000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          859                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.178114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.178114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43993.464052                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43993.464052                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       239500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       239500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012806                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012806                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 21772.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21772.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          519                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          519                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1161000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1161000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.307076                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.307076                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5047.826087                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5047.826087                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          230                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          230                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       931000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       931000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.307076                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.307076                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4047.826087                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4047.826087                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          106                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          106                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       518000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       518000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.138562                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.138562                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4886.792453                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4886.792453                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          105                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          105                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       412000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       412000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.137255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.137255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3923.809524                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3923.809524                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999297                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89024174                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23244081                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.829972                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999297                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        229148063                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       229148063                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2454865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              295129                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2754555                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4052                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2454865                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                509                       # number of overall hits
system.l2.overall_hits::.cpu1.data             295129                       # number of overall hits
system.l2.overall_hits::total                 2754555                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20787232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2088                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1747383                       # number of demand (read+write) misses
system.l2.demand_misses::total               22547936                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11233                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20787232                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2088                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1747383                       # number of overall misses
system.l2.overall_misses::total              22547936                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    962036000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1988373436640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    188512999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 201443006033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2190966991672                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    962036000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1988373436640                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    188512999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 201443006033                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2190966991672                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23242097                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2597                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2042512                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25302491                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23242097                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2597                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2042512                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25302491                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.734904                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.894379                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.804005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.855507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.891135                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.734904                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.894379                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.804005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.855507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.891135                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85643.728301                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95653.593352                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90284.003352                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115282.686184                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97169.292643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85643.728301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95653.593352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90284.003352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115282.686184                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97169.292643                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1288579                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     66964                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.242862                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  29731266                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              422696                       # number of writebacks
system.l2.writebacks::total                    422696                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1150692                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          53091                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1203825                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1150692                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         53091                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1203825                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        11198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     19636540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1694292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21344111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     19636540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1694292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     30397947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         51742058                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    847560500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1728096831730                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    167389499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 181046680805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1910158462534                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    847560500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1728096831730                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    167389499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 181046680805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2376731621508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4286890084042                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.732614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.844870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.801309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.829514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.843558                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.732614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.844870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.801309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.829514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.044939                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75688.560457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88004.140838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80437.049015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106856.835070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89493.465553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75688.560457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88004.140838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80437.049015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106856.835070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78187.241445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82851.170783                       # average overall mshr miss latency
system.l2.replacements                       73806923                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       478442                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           478442                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       478442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       478442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24449946                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24449946                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24449952                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24449952                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     30397947                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       30397947                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2376731621508                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2376731621508                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78187.241445                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78187.241445                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             119                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  134                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           584                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           160                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                744                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3080500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       252000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3332500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          703                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              878                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.830725                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.914286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.847380                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5274.828767                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1575                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4479.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          575                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           732                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11785500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3323000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15108500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.817923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.897143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833713                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20496.521739                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21165.605096                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20640.027322                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        99500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        99500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.906977                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2163.043478                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       779500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       898500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.906977                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19987.179487                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            16675                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            18389                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35064                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          26250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50192                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2351066000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2167763500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4518829500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.611532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.565590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.588721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89564.419048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90542.289700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90030.871454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14118                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13801                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27919                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        12132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1262708000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1103451500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2366159500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.282632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.239564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.261248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104080.778107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108810.916083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106234.431823                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4561                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13321                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    962036000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    188512999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1150548999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2597                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.734904                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.804005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.744939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85643.728301                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90284.003352                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86371.068163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    847560500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    167389499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1014949999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.732614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.801309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.742590                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75688.560457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80437.049015                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76432.713231                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2438190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       276740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2714930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20760982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1723441                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22484423                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1986022370640                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 199275242533                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2185297613173                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23199172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2000181                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25199353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.894902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.861643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.892262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95661.292449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115626.379164                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97191.625205                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1136574                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        39290                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1175864                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     19624408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1684151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21308559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1726834123730                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 179943229305                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1906777353035                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.845910                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.845599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87994.202104                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 106845.068705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89484.106036                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    79149713                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  73806987                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.072388                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.457525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.002676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.378374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.279027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.881383                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.507149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.052787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.435647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 475663275                       # Number of tag accesses
system.l2.tags.data_accesses                475663275                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        716608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1258196032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        133312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     108511232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1925695232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3293252416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       716608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       133312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        849920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     27052544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27052544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       19659313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1695488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     30088988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            51457069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       422696                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             422696                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1202049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2110516769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           223620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        182018357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3230189872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5524150667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1202049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       223620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1425668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45378340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45378340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45378340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1202049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2110516769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          223620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       182018357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3230189872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5569529007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    393037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  19598436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1677239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  30070562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035109548750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24182                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24182                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            82451677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             371332                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    51457070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     422702                       # Number of write requests accepted
system.mem_ctrls.readBursts                  51457070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   422702                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97552                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29665                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1376764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1256844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1194117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1187266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5041174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7020318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6849996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5585121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5919826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5206300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3094412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1683433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1574005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1508325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1452689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1408928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22198                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1493740749320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               256797590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2456731711820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29084.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47834.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 43298620                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  330337                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              51457070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               422702                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4364988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6237624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7348709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7475065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6071791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4640062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3485678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2712146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2082310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1786518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1478990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1537157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1026040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 448009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 292235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 196979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 117078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  50951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8123594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    407.721174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   287.642369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.725646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       653814      8.05%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2577697     31.73%     39.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1241865     15.29%     55.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       941201     11.59%     66.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       700019      8.62%     75.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       361695      4.45%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       278707      3.43%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       249498      3.07%     86.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1119098     13.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8123594                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2123.870896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    193.337180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  40182.016940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        24166     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.50733e+06-1.57286e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24182                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.233455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.858119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21652     89.54%     89.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              432      1.79%     91.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1269      5.25%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              528      2.18%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              150      0.62%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               66      0.27%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               30      0.12%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24182                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3287009152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6243328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25154176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3293252480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27052928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5513.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5524.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  596155515500                       # Total gap between requests
system.mem_ctrls.avgGap                      11491.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       716672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1254299904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       133312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    107343296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1924515968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25154176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1202156.290013159625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2103981345.938591718674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 223619.534925648477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 180059243.945828020573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3228211756.789668083191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42193989.577516719699                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     19659313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1695488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     30088988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       422702                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    383392607                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 912531613706                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80698003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110611135384                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1433124872120                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14768403152809                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34237.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46417.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38741.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65238.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47629.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34938096.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25319960820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13457882130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        155994134520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          973060200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47059911600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     266426819040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4564258560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       513796026870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        861.849110                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9426599074                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19906900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 566821930926                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32682507480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17371157100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        210712824000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1078577280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47059911600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     269173383990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2251361760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       580329723210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        973.453724                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3562463096                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19906900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 572686066904                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3078119803.125000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6163812555.052544                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15563038500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   103656261500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 492499168500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18131982                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18131982                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18131982                       # number of overall hits
system.cpu1.icache.overall_hits::total       18131982                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2708                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2708                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2708                       # number of overall misses
system.cpu1.icache.overall_misses::total         2708                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    208582000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    208582000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    208582000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    208582000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18134690                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18134690                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18134690                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18134690                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000149                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000149                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000149                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000149                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77024.372230                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77024.372230                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77024.372230                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77024.372230                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          507                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          169                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2597                       # number of writebacks
system.cpu1.icache.writebacks::total             2597                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          111                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          111                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2597                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2597                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2597                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2597                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    198486000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    198486000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    198486000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    198486000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000143                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000143                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000143                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000143                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76428.956488                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76428.956488                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76428.956488                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76428.956488                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2597                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18131982                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18131982                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2708                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2708                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    208582000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    208582000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18134690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18134690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77024.372230                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77024.372230                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          111                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2597                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2597                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    198486000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    198486000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76428.956488                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76428.956488                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18237228                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2629                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6936.944846                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36271977                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36271977                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16091599                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16091599                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16091599                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16091599                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4860304                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4860304                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4860304                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4860304                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 409456256297                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 409456256297                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 409456256297                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 409456256297                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20951903                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20951903                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20951903                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20951903                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.231974                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.231974                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.231974                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.231974                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84244.988852                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84244.988852                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84244.988852                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84244.988852                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     45236335                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        49194                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           694131                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            704                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.169737                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.877841                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2042949                       # number of writebacks
system.cpu1.dcache.writebacks::total          2042949                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2815370                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2815370                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2815370                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2815370                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2044934                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2044934                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2044934                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2044934                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 209053814343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 209053814343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 209053814343                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 209053814343                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.097601                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.097601                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.097601                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.097601                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102230.103438                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102230.103438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102230.103438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102230.103438                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2042949                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15118183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15118183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4458722                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4458722                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 383668771500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 383668771500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19576905                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19576905                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.227754                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.227754                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86049.045332                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86049.045332                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2456334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2456334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2002388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2002388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 206598627000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 206598627000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102283                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102283                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103176.121211                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103176.121211                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       973416                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        973416                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       401582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       401582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  25787484797                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25787484797                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1374998                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1374998                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.292060                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.292060                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64214.742685                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64214.742685                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       359036                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       359036                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42546                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42546                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2455187343                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2455187343                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030943                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57706.654985                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57706.654985                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          685                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          685                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12797000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12797000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.184524                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.184524                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 82561.290323                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 82561.290323                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           67                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           67                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6690500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6690500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.104762                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104762                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76028.409091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76028.409091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          573                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          573                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          224                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          224                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2047500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2047500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.281054                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.281054                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9140.625000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9140.625000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          224                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          224                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1823500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1823500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.281054                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.281054                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8140.625000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8140.625000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            308                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          155                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          155                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       762000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       762000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.334773                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.334773                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4916.129032                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4916.129032                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          155                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          155                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       607000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       607000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.334773                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.334773                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3916.129032                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3916.129032                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.980473                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18146117                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2044788                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.874327                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.980473                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999390                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999390                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43952767                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43952767                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 596155430000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25221209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       901138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24825735                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        73384228                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         45612294                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1799                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           454                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17882                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25203328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69731809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6131087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75916540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1956352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2975068416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       332416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261469504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3238826688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       119424744                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27321408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        144738338                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.161828                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.371796                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              121503338     83.95%     83.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1               23047356     15.92%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 187644      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          144738338                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50632762481                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34869995257                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22933984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3069702519                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3897496                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
