{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv " "Source file: C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1463468718807 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1463468718807 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv " "Source file: C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1463468718897 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1463468718897 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv " "Source file: C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1463468718958 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1463468718958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463468722341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463468722341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 00:05:22 2016 " "Processing started: Tue May 17 00:05:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463468722341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468722341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test --recompile=on " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468722341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1463468723011 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(23) " "Verilog HDL warning at sram.v(23): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/sram/sram.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1463468730884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/shared_modules/register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/shared_modules/register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../shared_modules/register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/shared_modules/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/shared_modules/register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/shared_modules/register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../shared_modules/register_32bit/register_32bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/shared_modules/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/program_control/program_control.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/program_control/program_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Control " "Found entity 1: Program_Control" {  } { { "../Program_Control/Program_Control.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730884 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender " "Found entity 2: sign_extender" {  } { { "../Program_Control/Program_Control.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/Program_Control/Program_Control.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/instruction_memory/decoder_7bit/decoder_7bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/instruction_memory/decoder_7bit/decoder_7bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7bit " "Found entity 1: decoder_7bit" {  } { { "../Instruction_Memory/decoder_7bit/decoder_7bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/Instruction_Memory/decoder_7bit/decoder_7bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/instruction_memory/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/instruction_memory/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../Instruction_Memory/instruction_memory.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/Instruction_Memory/instruction_memory.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/file_register/decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/file_register/decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "../file_register/decoder_5bit/decoder_5bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730895 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "file_register.v(97) " "Verilog HDL syntax warning at file_register.v(97): extra block comment delimiter characters /* within block comment" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/file_register/file_register.v" 97 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1463468730896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_addr WRITE_ADDR file_register.v(42) " "Verilog HDL Declaration information at file_register.v(42): object \"write_addr\" differs only in case from object \"WRITE_ADDR\" in the same scope" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/file_register/file_register.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463468730896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_data WRITE_DATA file_register.v(41) " "Verilog HDL Declaration information at file_register.v(41): object \"write_data\" differs only in case from object \"WRITE_DATA\" in the same scope" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/file_register/file_register.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463468730896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/file_register/file_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/file_register/file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "../file_register/file_register.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/file_register/file_register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jump JUMP control_signals.v(16) " "Verilog HDL Declaration information at control_signals.v(16): object \"jump\" differs only in case from object \"JUMP\" in the same scope" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/Control_Signals/control_signals.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463468730898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/control_signals/control_signals.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/control_signals/control_signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_signals " "Found entity 1: control_signals" {  } { { "../Control_Signals/control_signals.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/Control_Signals/control_signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/computer_integration/computer_integration.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/computer_integration/computer_integration.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer_integration " "Found entity 1: computer_integration" {  } { { "../computer_integration/computer_integration.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration/computer_integration.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adolfp/onedrive/ee469/lab4/verilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adolfp/onedrive/ee469/lab4/verilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/alu/alu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730900 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "computer_integration_HW_test.sv(145) " "Verilog HDL information at computer_integration_HW_test.sv(145): always construct contains both blocking and non-blocking assignments" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1463468730901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_integration_hw_test.sv 3 3 " "Found 3 design units, including 3 entities, in source file computer_integration_hw_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_integration_HW_test " "Found entity 1: computer_integration_HW_test" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730901 ""} { "Info" "ISGN_ENTITY_NAME" "2 computer_integration_HW_SM " "Found entity 2: computer_integration_HW_SM" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730901 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_clock " "Found entity 3: div_clock" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463468730901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer_integration_HW_test " "Elaborating entity \"computer_integration_HW_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463468730946 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "computer_integration_HW_test.sv(64) " "Verilog HDL or VHDL warning at the computer_integration_HW_test.sv(64): index expression is not wide enough to address all of the elements in the array" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv" 64 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1463468730946 "|computer_integration_HW_test"}
{ "Error" "EVRFX_SV_1018_UNCONVERTED" "21 15 computer_integration_HW_test.sv(320) " "SystemVerilog error at computer_integration_HW_test.sv(320): expression has 21 elements ; expected 15" {  } { { "computer_integration_HW_test.sv" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/computer_integration_HW_test.sv" 320 0 0 } }  } 0 10828 "SystemVerilog error at %3!s!: expression has %1!d! elements ; expected %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1463468730946 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463468730946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/output_files/Computer_Integration_HW_test.map.smsg " "Generated suppressed messages file C:/Users/adolfp/OneDrive/EE469/Lab4/Verilog/computer_integration_HW/output_files/Computer_Integration_HW_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468730976 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463468731067 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 17 00:05:31 2016 " "Processing ended: Tue May 17 00:05:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463468731067 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463468731067 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463468731067 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468731067 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Rapid Recompile 4 s 2 s " "Quartus Prime Rapid Recompile was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463468731733 ""}
