--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Progs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml BatListener.twx BatListener.ncd -o BatListener.twr
BatListener.pcf -ucf BatListener.ucf

Design file:              BatListener.ncd
Physical constraint file: BatListener.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% 
INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1596 paths analyzed, 652 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  49.930ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/Mshreg_s_ResetSync_1 (SLICE_X26Y59.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_ResetUserClk (FF)
  Destination:          inst_BatADC/Mshreg_s_ResetSync_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.452ns (Levels of Logic = 0)
  Clock Path Skew:      -3.151ns (2.425 - 5.576)
  Source Clock:         s_UserClk rising at 20.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 25.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_ResetUserClk to inst_BatADC/Mshreg_s_ResetSync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.525   inst_BatRandom/RandomProc.rand_temp<34>
                                                       s_ResetUserClk
    SLICE_X26Y59.BI      net (fanout=437)      0.869   s_ResetUserClk
    SLICE_X26Y59.CLK     Tds                   0.058   inst_BatADC/s_ResetSync<1>
                                                       inst_BatADC/Mshreg_s_ResetSync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.583ns logic, 0.869ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/Mshreg_s_WeSync_1 (SLICE_X26Y59.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_AD_WE (FF)
  Destination:          inst_BatADC/Mshreg_s_WeSync_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.447ns (Levels of Logic = 0)
  Clock Path Skew:      -3.132ns (2.425 - 5.557)
  Source Clock:         s_UserClk rising at 20.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 25.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_AD_WE to inst_BatADC/Mshreg_s_WeSync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.BQ      Tcko                  0.430   s_AD_WE
                                                       s_AD_WE
    SLICE_X26Y59.AI      net (fanout=3)        0.955   s_AD_WE
    SLICE_X26Y59.CLK     Tds                   0.062   inst_BatADC/s_ResetSync<1>
                                                       inst_BatADC/Mshreg_s_WeSync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.492ns logic, 0.955ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/AD_R_FSI (SLICE_X43Y99.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_AD_WCmd_30 (FF)
  Destination:          inst_BatADC/AD_R_FSI (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.497ns (Levels of Logic = 1)
  Clock Path Skew:      -3.157ns (2.381 - 5.538)
  Source Clock:         s_UserClk rising at 40.000ns
  Destination Clock:    s_SCO_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.390ns

  Clock Uncertainty:          0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.243ns

  Maximum Data Path at Slow Process Corner: s_AD_WCmd_30 to inst_BatADC/AD_R_FSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y82.CQ      Tcko                  0.430   s_AD_WCmd<31>
                                                       s_AD_WCmd_30
    SLICE_X43Y99.A4      net (fanout=3)        1.694   s_AD_WCmd<30>
    SLICE_X43Y99.CLK     Tas                   0.373   inst_BatADC/AD_R_FSI
                                                       inst_BatADC/Mmux__n022911
                                                       inst_BatADC/AD_R_FSI
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (0.803ns logic, 1.694ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_18 (SLICE_X8Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_R_Data_17 (FF)
  Destination:          inst_BatADC/s_R_Data_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG falling at 75.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_R_Data_17 to inst_BatADC/s_R_Data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.CQ       Tcko                  0.200   inst_BatADC/s_R_Data<19>
                                                       inst_BatADC/s_R_Data_17
    SLICE_X8Y53.C5       net (fanout=3)        0.077   inst_BatADC/s_R_Data<17>
    SLICE_X8Y53.CLK      Tah         (-Th)    -0.121   inst_BatADC/s_R_Data<19>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT101
                                                       inst_BatADC/s_R_Data_18
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.321ns logic, 0.077ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/AD_L_SDI (SLICE_X42Y110.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_AdcWState_FSM_FFd1 (FF)
  Destination:          inst_BatADC/AD_L_SDI (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG rising at 50.000ns
  Destination Clock:    s_SCO_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_AdcWState_FSM_FFd1 to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y110.BQ     Tcko                  0.200   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/s_AdcWState_FSM_FFd1
    SLICE_X42Y110.B5     net (fanout=10)       0.080   inst_BatADC/s_AdcWState_FSM_FFd1
    SLICE_X42Y110.CLK    Tah         (-Th)    -0.121   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI_rstpot
                                                       inst_BatADC/AD_L_SDI
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.321ns logic, 0.080ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_24 (SLICE_X8Y56.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatADC/s_R_Data_23 (FF)
  Destination:          inst_BatADC/s_R_Data_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         s_SCO_buf_BUFG falling at 75.000ns
  Destination Clock:    s_SCO_buf_BUFG falling at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatADC/s_R_Data_23 to inst_BatADC/s_R_Data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y56.BQ       Tcko                  0.200   inst_BatADC/s_R_Data<28>
                                                       inst_BatADC/s_R_Data_23
    SLICE_X8Y56.B5       net (fanout=3)        0.084   inst_BatADC/s_R_Data<23>
    SLICE_X8Y56.CLK      Tah         (-Th)    -0.121   inst_BatADC/s_R_Data<28>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT171
                                                       inst_BatADC/s_R_Data_24
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.321ns logic, 0.084ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p_AD_SCO = PERIOD TIMEGRP "p_AD_SCO" 50 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: inst_BigMem/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: inst_BigMem/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: inst_BigMem/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: inst_BigMem/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in 
= PERIOD TIMEGRP         
"inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         TS_p_AD_SCO 
/ 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20290 paths analyzed, 1825 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.956ns.
--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (SLICE_X35Y107.B3), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.748ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.591 - 0.646)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y95.AQ       Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X22Y103.D3     net (fanout=10)       2.200   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X22Y103.DMUX   Tilo                  0.326   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_83_o_wide_mux_366_OUT<1>_SW0
    SLICE_X12Y103.C5     net (fanout=1)        2.038   N341
    SLICE_X12Y103.C      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_83_o_wide_mux_366_OUT<1>
    SLICE_X22Y96.C5      net (fanout=14)       2.132   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_83_o_wide_mux_366_OUT<1>
    SLICE_X22Y96.C       Tilo                  0.255   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3
    SLICE_X23Y105.B4     net (fanout=11)       1.253   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y105.B      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2038_inv
    SLICE_X35Y107.B3     net (fanout=1)        1.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2038_inv
    SLICE_X35Y107.CLK    Tas                   0.373   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    -------------------------------------------------  ---------------------------
    Total                                     10.748ns (1.878ns logic, 8.870ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.625ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.591 - 0.629)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y100.AQ     Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X22Y103.D4     net (fanout=10)       0.982   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X22Y103.DMUX   Tilo                  0.326   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_83_o_wide_mux_366_OUT<1>_SW0
    SLICE_X12Y103.C5     net (fanout=1)        2.038   N341
    SLICE_X12Y103.C      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_83_o_wide_mux_366_OUT<1>
    SLICE_X22Y96.C5      net (fanout=14)       2.132   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_83_o_wide_mux_366_OUT<1>
    SLICE_X22Y96.C       Tilo                  0.255   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3
    SLICE_X23Y105.B4     net (fanout=11)       1.253   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y105.B      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2038_inv
    SLICE_X35Y107.B3     net (fanout=1)        1.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2038_inv
    SLICE_X35Y107.CLK    Tas                   0.373   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    -------------------------------------------------  ---------------------------
    Total                                      9.625ns (1.973ns logic, 7.652ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.107ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.591 - 0.621)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.DQ     Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X22Y103.D5     net (fanout=8)        0.464   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X22Y103.DMUX   Tilo                  0.326   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_83_o_wide_mux_366_OUT<1>_SW0
    SLICE_X12Y103.C5     net (fanout=1)        2.038   N341
    SLICE_X12Y103.C      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_83_o_wide_mux_366_OUT<1>
    SLICE_X22Y96.C5      net (fanout=14)       2.132   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_83_o_wide_mux_366_OUT<1>
    SLICE_X22Y96.C       Tilo                  0.255   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3
    SLICE_X23Y105.B4     net (fanout=11)       1.253   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X23Y105.B      Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2038_inv
    SLICE_X35Y107.B3     net (fanout=1)        1.247   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2038_inv
    SLICE_X35Y107.CLK    Tas                   0.373   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST
    -------------------------------------------------  ---------------------------
    Total                                      9.107ns (1.973ns logic, 7.134ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (SLICE_X12Y103.CE), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.735ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.588 - 0.646)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y95.AQ       Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X22Y103.D3     net (fanout=10)       2.200   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X22Y103.DMUX   Tilo                  0.326   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_83_o_wide_mux_366_OUT<1>_SW0
    SLICE_X12Y103.C5     net (fanout=1)        2.038   N341
    SLICE_X12Y103.C      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_83_o_wide_mux_366_OUT<1>
    SLICE_X22Y96.C5      net (fanout=14)       2.132   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_83_o_wide_mux_366_OUT<1>
    SLICE_X22Y96.C       Tilo                  0.255   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3
    SLICE_X12Y103.D3     net (fanout=11)       1.653   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X12Y103.D      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv
    SLICE_X12Y103.CE     net (fanout=1)        0.917   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1550_inv
    SLICE_X12Y103.CLK    Tceck                 0.314   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    -------------------------------------------------  ---------------------------
    Total                                     10.735ns (1.795ns logic, 8.940ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.030ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.DQ     Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X12Y97.A2      net (fanout=8)        2.018   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X12Y97.A       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>6
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X22Y99.A1      net (fanout=1)        1.991   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>6
    SLICE_X22Y99.A       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X22Y99.B6      net (fanout=5)        0.143   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X22Y99.B       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1048<1>3
    SLICE_X22Y99.D1      net (fanout=9)        0.620   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1048
    SLICE_X22Y99.D       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv11
    SLICE_X12Y103.D6     net (fanout=4)        2.270   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
    SLICE_X12Y103.D      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv
    SLICE_X12Y103.CE     net (fanout=1)        0.917   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1550_inv
    SLICE_X12Y103.CLK    Tceck                 0.314   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    -------------------------------------------------  ---------------------------
    Total                                     10.030ns (2.071ns logic, 7.959ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.738ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y102.BMUX   Tshcko                0.518   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X13Y99.B5      net (fanout=9)        2.019   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X13Y99.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_SW0
    SLICE_X22Y99.A3      net (fanout=1)        1.681   N476
    SLICE_X22Y99.A       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X22Y99.B6      net (fanout=5)        0.143   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X22Y99.B       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1048<1>3
    SLICE_X22Y99.D1      net (fanout=9)        0.620   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1048
    SLICE_X22Y99.D       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv11
    SLICE_X12Y103.D6     net (fanout=4)        2.270   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
    SLICE_X12Y103.D      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv
    SLICE_X12Y103.CE     net (fanout=1)        0.917   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1550_inv
    SLICE_X12Y103.CLK    Tceck                 0.314   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    -------------------------------------------------  ---------------------------
    Total                                      9.738ns (2.088ns logic, 7.650ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (SLICE_X12Y103.CE), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.710ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.588 - 0.646)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y95.AQ       Tcko                  0.430   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X22Y103.D3     net (fanout=10)       2.200   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X22Y103.DMUX   Tilo                  0.326   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_83_o_wide_mux_366_OUT<1>_SW0
    SLICE_X12Y103.C5     net (fanout=1)        2.038   N341
    SLICE_X12Y103.C      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_83_o_wide_mux_366_OUT<1>
    SLICE_X22Y96.C5      net (fanout=14)       2.132   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE[5]_GND_83_o_wide_mux_366_OUT<1>
    SLICE_X22Y96.C       Tilo                  0.255   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3
    SLICE_X12Y103.D3     net (fanout=11)       1.653   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X12Y103.D      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv
    SLICE_X12Y103.CE     net (fanout=1)        0.917   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1550_inv
    SLICE_X12Y103.CLK    Tceck                 0.289   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    -------------------------------------------------  ---------------------------
    Total                                     10.710ns (1.770ns logic, 8.940ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.005ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.284 - 0.301)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.DQ     Tcko                  0.525   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X12Y97.A2      net (fanout=8)        2.018   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27
    SLICE_X12Y97.A       Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>6
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X22Y99.A1      net (fanout=1)        1.991   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>6
    SLICE_X22Y99.A       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X22Y99.B6      net (fanout=5)        0.143   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X22Y99.B       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1048<1>3
    SLICE_X22Y99.D1      net (fanout=9)        0.620   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1048
    SLICE_X22Y99.D       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv11
    SLICE_X12Y103.D6     net (fanout=4)        2.270   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
    SLICE_X12Y103.D      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv
    SLICE_X12Y103.CE     net (fanout=1)        0.917   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1550_inv
    SLICE_X12Y103.CLK    Tceck                 0.289   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    -------------------------------------------------  ---------------------------
    Total                                     10.005ns (2.046ns logic, 7.959ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.713ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.284 - 0.303)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.153ns

  Clock Uncertainty:          0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.298ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56 to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y102.BMUX   Tshcko                0.518   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X13Y99.B5      net (fanout=9)        2.019   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56
    SLICE_X13Y99.B       Tilo                  0.259   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>1_SW0
    SLICE_X22Y99.A3      net (fanout=1)        1.681   N476
    SLICE_X22Y99.A       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X22Y99.B6      net (fanout=5)        0.143   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X22Y99.B       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1048<1>3
    SLICE_X22Y99.D1      net (fanout=9)        0.620   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1048
    SLICE_X22Y99.D       Tilo                  0.254   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv11
    SLICE_X12Y103.D6     net (fanout=4)        2.270   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv1
    SLICE_X12Y103.D      Tilo                  0.235   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1550_inv
    SLICE_X12Y103.CE     net (fanout=1)        0.917   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1550_inv
    SLICE_X12Y103.CLK    Tceck                 0.289   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    -------------------------------------------------  ---------------------------
    Total                                      9.713ns (2.063ns logic, 7.650ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_p_AD_SCO / 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (SLICE_X25Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y97.AQ      Tcko                  0.234   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y96.SR      net (fanout=81)       0.248   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y96.CLK     Tcksr       (-Th)     0.139   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.095ns logic, 0.248ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (SLICE_X25Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y97.AQ      Tcko                  0.234   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y96.SR      net (fanout=81)       0.248   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y96.CLK     Tcksr       (-Th)     0.138   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.096ns logic, 0.248ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (SLICE_X25Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    inst_BigMem/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y97.AQ      Tcko                  0.234   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y96.SR      net (fanout=81)       0.248   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X25Y96.CLK     Tcksr       (-Th)     0.138   inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<5>
                                                       inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.096ns logic, 0.248ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_p_AD_SCO / 3.75 HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 10.667ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: inst_BigMem/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: inst_BigMem/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: inst_BigMem/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: inst_BigMem/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.853ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2/SR
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/SR
  Location pin: SLICE_X2Y69.SR
  Clock network: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_180 = PERIOD 
TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk_2x_180" TS_p_AD_SCO 
/ 30         PHASE 0.833333333 ns HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk_2x_180" TS_p_AD_SCO / 30
        PHASE 0.833333333 ns HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: inst_BigMem/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_0 = PERIOD 
TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk_2x_0" TS_p_AD_SCO / 
30 HIGH         50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk_2x_0" TS_p_AD_SCO / 30 HIGH
        50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: inst_BigMem/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: inst_BigMem/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" 
TS_p_AD_SCO / 5         HIGH 50% INPUT_JITTER 0.001 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2217075 paths analyzed, 31022 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.689ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatFreqDiv/inst_FDDither/i_DT_Q_1 (SLICE_X35Y72.B3), 5817 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_14 (FF)
  Destination:          inst_BatFreqDiv/inst_FDDither/i_DT_Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.509ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.699 - 0.732)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_14 to inst_BatFreqDiv/inst_FDDither/i_DT_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AMUX    Tshcko                0.576   inst_BatRandom/RandomProc.rand_temp<22>
                                                       inst_BatRandom/RandomProc.rand_temp_14
    SLICE_X34Y64.C6      net (fanout=10)       3.824   inst_BatRandom/RandomProc.rand_temp<14>
    SLICE_X34Y64.COUT    Topcyc                0.328   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_lut<14>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.COUT    Tbyp                  0.093   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X34Y66.DMUX    Tcind                 0.320   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
    SLICE_X32Y71.D2      net (fanout=2)        1.428   inst_BatFreqDiv/inst_FDDither/i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT<23>
    SLICE_X32Y71.COUT    Topcyd                0.290   inst_BatFreqDiv/s_FD_OutReg<11>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_lut<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.CIN     net (fanout=1)        0.082   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.COUT    Tbyp                  0.091   inst_BatHet/i_HD_L_DataOut<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.BMUX    Tcinb                 0.277   inst_BatFreqDiv/inst_FDDither/n0027<49>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_xor<49>
    SLICE_X35Y72.B3      net (fanout=24)       1.348   inst_BatFreqDiv/inst_FDDither/n0027<49>
    SLICE_X35Y72.CLK     Tas                   0.373   inst_BatFreqDiv/inst_FDDither/i_DT_Q<3>
                                                       inst_BatFreqDiv/inst_FDDither/Mmux_PWR_20_o_PWR_20_o_mux_9_OUT121
                                                       inst_BatFreqDiv/inst_FDDither/i_DT_Q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.509ns (2.803ns logic, 6.706ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_14 (FF)
  Destination:          inst_BatFreqDiv/inst_FDDither/i_DT_Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.507ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.699 - 0.732)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_14 to inst_BatFreqDiv/inst_FDDither/i_DT_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AMUX    Tshcko                0.576   inst_BatRandom/RandomProc.rand_temp<22>
                                                       inst_BatRandom/RandomProc.rand_temp_14
    SLICE_X34Y64.C6      net (fanout=10)       3.824   inst_BatRandom/RandomProc.rand_temp<14>
    SLICE_X34Y64.COUT    Topcyc                0.328   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_lut<14>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.COUT    Tbyp                  0.093   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X34Y66.AMUX    Tcina                 0.220   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
    SLICE_X32Y71.A2      net (fanout=2)        1.344   inst_BatFreqDiv/inst_FDDither/i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT<20>
    SLICE_X32Y71.COUT    Topcya                0.472   inst_BatFreqDiv/s_FD_OutReg<11>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_lut<20>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.CIN     net (fanout=1)        0.082   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.COUT    Tbyp                  0.091   inst_BatHet/i_HD_L_DataOut<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.BMUX    Tcinb                 0.277   inst_BatFreqDiv/inst_FDDither/n0027<49>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_xor<49>
    SLICE_X35Y72.B3      net (fanout=24)       1.348   inst_BatFreqDiv/inst_FDDither/n0027<49>
    SLICE_X35Y72.CLK     Tas                   0.373   inst_BatFreqDiv/inst_FDDither/i_DT_Q<3>
                                                       inst_BatFreqDiv/inst_FDDither/Mmux_PWR_20_o_PWR_20_o_mux_9_OUT121
                                                       inst_BatFreqDiv/inst_FDDither/i_DT_Q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.507ns (2.885ns logic, 6.622ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_14 (FF)
  Destination:          inst_BatFreqDiv/inst_FDDither/i_DT_Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.505ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.699 - 0.732)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_14 to inst_BatFreqDiv/inst_FDDither/i_DT_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AMUX    Tshcko                0.576   inst_BatRandom/RandomProc.rand_temp<22>
                                                       inst_BatRandom/RandomProc.rand_temp_14
    SLICE_X34Y64.C6      net (fanout=10)       3.824   inst_BatRandom/RandomProc.rand_temp<14>
    SLICE_X34Y64.COUT    Topcyc                0.328   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_lut<14>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.AMUX    Tcina                 0.220   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X32Y70.A2      net (fanout=2)        1.344   inst_BatFreqDiv/inst_FDDither/i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT<16>
    SLICE_X32Y70.COUT    Topcya                0.472   inst_BatFreqDiv/i_FD_L_DataOut<11>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_lut<16>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<19>
    SLICE_X32Y71.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<19>
    SLICE_X32Y71.COUT    Tbyp                  0.091   inst_BatFreqDiv/s_FD_OutReg<11>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.CIN     net (fanout=1)        0.082   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.COUT    Tbyp                  0.091   inst_BatHet/i_HD_L_DataOut<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.BMUX    Tcinb                 0.277   inst_BatFreqDiv/inst_FDDither/n0027<49>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_xor<49>
    SLICE_X35Y72.B3      net (fanout=24)       1.348   inst_BatFreqDiv/inst_FDDither/n0027<49>
    SLICE_X35Y72.CLK     Tas                   0.373   inst_BatFreqDiv/inst_FDDither/i_DT_Q<3>
                                                       inst_BatFreqDiv/inst_FDDither/Mmux_PWR_20_o_PWR_20_o_mux_9_OUT121
                                                       inst_BatFreqDiv/inst_FDDither/i_DT_Q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.505ns (2.883ns logic, 6.622ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatFreqDiv/inst_FDDither/i_DT_Q_0 (SLICE_X35Y72.A3), 5817 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_14 (FF)
  Destination:          inst_BatFreqDiv/inst_FDDither/i_DT_Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.498ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.699 - 0.732)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_14 to inst_BatFreqDiv/inst_FDDither/i_DT_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AMUX    Tshcko                0.576   inst_BatRandom/RandomProc.rand_temp<22>
                                                       inst_BatRandom/RandomProc.rand_temp_14
    SLICE_X34Y64.C6      net (fanout=10)       3.824   inst_BatRandom/RandomProc.rand_temp<14>
    SLICE_X34Y64.COUT    Topcyc                0.328   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_lut<14>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.COUT    Tbyp                  0.093   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X34Y66.DMUX    Tcind                 0.320   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
    SLICE_X32Y71.D2      net (fanout=2)        1.428   inst_BatFreqDiv/inst_FDDither/i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT<23>
    SLICE_X32Y71.COUT    Topcyd                0.290   inst_BatFreqDiv/s_FD_OutReg<11>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_lut<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.CIN     net (fanout=1)        0.082   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.COUT    Tbyp                  0.091   inst_BatHet/i_HD_L_DataOut<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.BMUX    Tcinb                 0.277   inst_BatFreqDiv/inst_FDDither/n0027<49>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_xor<49>
    SLICE_X35Y72.A3      net (fanout=24)       1.337   inst_BatFreqDiv/inst_FDDither/n0027<49>
    SLICE_X35Y72.CLK     Tas                   0.373   inst_BatFreqDiv/inst_FDDither/i_DT_Q<3>
                                                       inst_BatFreqDiv/inst_FDDither/Mmux_PWR_20_o_PWR_20_o_mux_9_OUT11
                                                       inst_BatFreqDiv/inst_FDDither/i_DT_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.498ns (2.803ns logic, 6.695ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_14 (FF)
  Destination:          inst_BatFreqDiv/inst_FDDither/i_DT_Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.496ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.699 - 0.732)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_14 to inst_BatFreqDiv/inst_FDDither/i_DT_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AMUX    Tshcko                0.576   inst_BatRandom/RandomProc.rand_temp<22>
                                                       inst_BatRandom/RandomProc.rand_temp_14
    SLICE_X34Y64.C6      net (fanout=10)       3.824   inst_BatRandom/RandomProc.rand_temp<14>
    SLICE_X34Y64.COUT    Topcyc                0.328   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_lut<14>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.COUT    Tbyp                  0.093   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X34Y66.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X34Y66.AMUX    Tcina                 0.220   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<23>
    SLICE_X32Y71.A2      net (fanout=2)        1.344   inst_BatFreqDiv/inst_FDDither/i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT<20>
    SLICE_X32Y71.COUT    Topcya                0.472   inst_BatFreqDiv/s_FD_OutReg<11>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_lut<20>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.CIN     net (fanout=1)        0.082   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.COUT    Tbyp                  0.091   inst_BatHet/i_HD_L_DataOut<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.BMUX    Tcinb                 0.277   inst_BatFreqDiv/inst_FDDither/n0027<49>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_xor<49>
    SLICE_X35Y72.A3      net (fanout=24)       1.337   inst_BatFreqDiv/inst_FDDither/n0027<49>
    SLICE_X35Y72.CLK     Tas                   0.373   inst_BatFreqDiv/inst_FDDither/i_DT_Q<3>
                                                       inst_BatFreqDiv/inst_FDDither/Mmux_PWR_20_o_PWR_20_o_mux_9_OUT11
                                                       inst_BatFreqDiv/inst_FDDither/i_DT_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.496ns (2.885ns logic, 6.611ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatRandom/RandomProc.rand_temp_14 (FF)
  Destination:          inst_BatFreqDiv/inst_FDDither/i_DT_Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.494ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.699 - 0.732)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatRandom/RandomProc.rand_temp_14 to inst_BatFreqDiv/inst_FDDither/i_DT_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y40.AMUX    Tshcko                0.576   inst_BatRandom/RandomProc.rand_temp<22>
                                                       inst_BatRandom/RandomProc.rand_temp_14
    SLICE_X34Y64.C6      net (fanout=10)       3.824   inst_BatRandom/RandomProc.rand_temp<14>
    SLICE_X34Y64.COUT    Topcyc                0.328   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_lut<14>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<15>
    SLICE_X34Y65.AMUX    Tcina                 0.220   inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT_cy<19>
    SLICE_X32Y70.A2      net (fanout=2)        1.344   inst_BatFreqDiv/inst_FDDither/i_DT_Rand1[24]_i_DT_Rand2[24]_add_5_OUT<16>
    SLICE_X32Y70.COUT    Topcya                0.472   inst_BatFreqDiv/i_FD_L_DataOut<11>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_lut<16>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<19>
    SLICE_X32Y71.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<19>
    SLICE_X32Y71.COUT    Tbyp                  0.091   inst_BatFreqDiv/s_FD_OutReg<11>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.CIN     net (fanout=1)        0.082   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<23>
    SLICE_X32Y72.COUT    Tbyp                  0.091   inst_BatHet/i_HD_L_DataOut<23>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<27>
    SLICE_X32Y73.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<31>
    SLICE_X32Y74.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<35>
    SLICE_X32Y75.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<39>
    SLICE_X32Y76.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<43>
    SLICE_X32Y77.COUT    Tbyp                  0.091   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.CIN     net (fanout=1)        0.003   inst_BatFreqDiv/inst_FDDither/Madd_n0027_cy<47>
    SLICE_X32Y78.BMUX    Tcinb                 0.277   inst_BatFreqDiv/inst_FDDither/n0027<49>
                                                       inst_BatFreqDiv/inst_FDDither/Madd_n0027_xor<49>
    SLICE_X35Y72.A3      net (fanout=24)       1.337   inst_BatFreqDiv/inst_FDDither/n0027<49>
    SLICE_X35Y72.CLK     Tas                   0.373   inst_BatFreqDiv/inst_FDDither/i_DT_Q<3>
                                                       inst_BatFreqDiv/inst_FDDither/Mmux_PWR_20_o_PWR_20_o_mux_9_OUT11
                                                       inst_BatFreqDiv/inst_FDDither/i_DT_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.494ns (2.883ns logic, 6.611ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatFFTMod/inst_Sqrt/blk0000023c (SLICE_X0Y13.A2), 2656 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007d1 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000023c (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.470ns (Levels of Logic = 12)
  Clock Path Skew:      -0.005ns (0.642 - 0.647)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007d1 to inst_BatFFTMod/inst_Sqrt/blk0000023c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AMUX    Tshcko                0.576   inst_BatFFTMod/inst_Sqrt/sig000001c4
                                                       inst_BatFFTMod/inst_Sqrt/blk000007d1
    SLICE_X6Y8.A5        net (fanout=4)        2.537   inst_BatFFTMod/inst_Sqrt/sig00000204
    SLICE_X6Y8.COUT      Topcya                0.474   inst_BatFFTMod/inst_Sqrt/sig000003ed
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001b5
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001a2
    SLICE_X6Y9.CIN       net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000634
    SLICE_X6Y9.COUT      Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig000003f3
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019e
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000630
    SLICE_X6Y10.COUT     Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019a
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
    SLICE_X6Y11.COUT     Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000196
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
    SLICE_X6Y12.CMUX     Tcinc                 0.279   inst_BatFFTMod/inst_Sqrt/sig000003a6
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000181
    SLICE_X7Y8.A5        net (fanout=34)       1.090   inst_BatFFTMod/inst_Sqrt/sig00000205
    SLICE_X7Y8.A         Tilo                  0.259   inst_BatFFTMod/inst_Sqrt/sig000003ef
                                                       inst_BatFFTMod/inst_Sqrt/blk000006ad
    SLICE_X4Y6.D2        net (fanout=2)        1.202   inst_BatFFTMod/inst_Sqrt/sig00000226
    SLICE_X4Y6.COUT      Topcyd                0.290   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d5
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk0000020f
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk0000020a
    SLICE_X4Y7.CIN       net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d5
    SLICE_X4Y7.COUT      Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d1
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk00000206
    SLICE_X4Y8.CIN       net (fanout=1)        0.082   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d1
    SLICE_X4Y8.COUT      Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006cd
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk00000202
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006cd
    SLICE_X4Y9.COUT      Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001fe
    SLICE_X4Y10.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
    SLICE_X4Y10.DMUX     Tcind                 0.289   inst_BatFFTMod/inst_Sqrt/sig000003a5
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001e7
    SLICE_X0Y13.A2       net (fanout=18)       1.470   inst_BatFFTMod/inst_Sqrt/sig000001c5
    SLICE_X0Y13.CLK      Tas                   0.349   inst_BatFFTMod/inst_Sqrt/sig000003bd
                                                       inst_BatFFTMod/inst_Sqrt/blk0000074d
                                                       inst_BatFFTMod/inst_Sqrt/blk0000023c
    -------------------------------------------------  ---------------------------
    Total                                      9.470ns (3.068ns logic, 6.402ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007cb (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000023c (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.386ns (Levels of Logic = 12)
  Clock Path Skew:      -0.005ns (0.642 - 0.647)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007cb to inst_BatFFTMod/inst_Sqrt/blk0000023c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.BQ      Tcko                  0.525   inst_BatFFTMod/inst_Sqrt/sig000001c4
                                                       inst_BatFFTMod/inst_Sqrt/blk000007cb
    SLICE_X6Y8.B6        net (fanout=4)        2.495   inst_BatFFTMod/inst_Sqrt/sig00000203
    SLICE_X6Y8.COUT      Topcyb                0.483   inst_BatFFTMod/inst_Sqrt/sig000003ed
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001b6
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001a2
    SLICE_X6Y9.CIN       net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000634
    SLICE_X6Y9.COUT      Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig000003f3
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019e
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000630
    SLICE_X6Y10.COUT     Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019a
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
    SLICE_X6Y11.COUT     Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000196
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
    SLICE_X6Y12.CMUX     Tcinc                 0.279   inst_BatFFTMod/inst_Sqrt/sig000003a6
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000181
    SLICE_X7Y8.A5        net (fanout=34)       1.090   inst_BatFFTMod/inst_Sqrt/sig00000205
    SLICE_X7Y8.A         Tilo                  0.259   inst_BatFFTMod/inst_Sqrt/sig000003ef
                                                       inst_BatFFTMod/inst_Sqrt/blk000006ad
    SLICE_X4Y6.D2        net (fanout=2)        1.202   inst_BatFFTMod/inst_Sqrt/sig00000226
    SLICE_X4Y6.COUT      Topcyd                0.290   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d5
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk0000020f
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk0000020a
    SLICE_X4Y7.CIN       net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d5
    SLICE_X4Y7.COUT      Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d1
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk00000206
    SLICE_X4Y8.CIN       net (fanout=1)        0.082   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d1
    SLICE_X4Y8.COUT      Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006cd
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk00000202
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006cd
    SLICE_X4Y9.COUT      Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001fe
    SLICE_X4Y10.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
    SLICE_X4Y10.DMUX     Tcind                 0.289   inst_BatFFTMod/inst_Sqrt/sig000003a5
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001e7
    SLICE_X0Y13.A2       net (fanout=18)       1.470   inst_BatFFTMod/inst_Sqrt/sig000001c5
    SLICE_X0Y13.CLK      Tas                   0.349   inst_BatFFTMod/inst_Sqrt/sig000003bd
                                                       inst_BatFFTMod/inst_Sqrt/blk0000074d
                                                       inst_BatFFTMod/inst_Sqrt/blk0000023c
    -------------------------------------------------  ---------------------------
    Total                                      9.386ns (3.026ns logic, 6.360ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_BatFFTMod/inst_Sqrt/blk000007d1 (FF)
  Destination:          inst_BatFFTMod/inst_Sqrt/blk0000023c (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.281ns (Levels of Logic = 12)
  Clock Path Skew:      -0.005ns (0.642 - 0.647)
  Source Clock:         s_UserClk rising at 0.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.147ns

  Clock Uncertainty:          0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_BatFFTMod/inst_Sqrt/blk000007d1 to inst_BatFFTMod/inst_Sqrt/blk0000023c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AMUX    Tshcko                0.576   inst_BatFFTMod/inst_Sqrt/sig000001c4
                                                       inst_BatFFTMod/inst_Sqrt/blk000007d1
    SLICE_X6Y8.AX        net (fanout=4)        2.574   inst_BatFFTMod/inst_Sqrt/sig00000204
    SLICE_X6Y8.COUT      Taxcy                 0.248   inst_BatFFTMod/inst_Sqrt/sig000003ed
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk000001a2
    SLICE_X6Y9.CIN       net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000634
    SLICE_X6Y9.COUT      Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/sig000003f3
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019e
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000630
    SLICE_X6Y10.COUT     Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk0000019a
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig0000062c
    SLICE_X6Y11.COUT     Tbyp                  0.093   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000196
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk0000017c/sig00000628
    SLICE_X6Y12.CMUX     Tcinc                 0.279   inst_BatFFTMod/inst_Sqrt/sig000003a6
                                                       inst_BatFFTMod/inst_Sqrt/blk0000017c/blk00000181
    SLICE_X7Y8.A5        net (fanout=34)       1.090   inst_BatFFTMod/inst_Sqrt/sig00000205
    SLICE_X7Y8.A         Tilo                  0.259   inst_BatFFTMod/inst_Sqrt/sig000003ef
                                                       inst_BatFFTMod/inst_Sqrt/blk000006ad
    SLICE_X4Y6.D2        net (fanout=2)        1.202   inst_BatFFTMod/inst_Sqrt/sig00000226
    SLICE_X4Y6.COUT      Topcyd                0.290   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d5
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk0000020f
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk0000020a
    SLICE_X4Y7.CIN       net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d5
    SLICE_X4Y7.COUT      Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d1
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk00000206
    SLICE_X4Y8.CIN       net (fanout=1)        0.082   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006d1
    SLICE_X4Y8.COUT      Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006cd
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk00000202
    SLICE_X4Y9.CIN       net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006cd
    SLICE_X4Y9.COUT      Tbyp                  0.091   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001fe
    SLICE_X4Y10.CIN      net (fanout=1)        0.003   inst_BatFFTMod/inst_Sqrt/blk000001e2/sig000006c9
    SLICE_X4Y10.DMUX     Tcind                 0.289   inst_BatFFTMod/inst_Sqrt/sig000003a5
                                                       inst_BatFFTMod/inst_Sqrt/blk000001e2/blk000001e7
    SLICE_X0Y13.A2       net (fanout=18)       1.470   inst_BatFFTMod/inst_Sqrt/sig000001c5
    SLICE_X0Y13.CLK      Tas                   0.349   inst_BatFFTMod/inst_Sqrt/sig000003bd
                                                       inst_BatFFTMod/inst_Sqrt/blk0000074d
                                                       inst_BatFFTMod/inst_Sqrt/blk0000023c
    -------------------------------------------------  ---------------------------
    Total                                      9.281ns (2.842ns logic, 6.439ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" TS_p_AD_SCO / 5
        HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------

Paths for end point inst_BatDecimator/inst_Decimator/blk00000003/blk000000a0 (DSP48_X0Y16.OPMODE0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatDecimator/inst_Decimator/blk00000003/blk0000001f (FF)
  Destination:          inst_BatDecimator/inst_Decimator/blk00000003/blk000000a0 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatDecimator/inst_Decimator/blk00000003/blk0000001f to inst_BatDecimator/inst_Decimator/blk00000003/blk000000a0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y65.AQ       Tcko                  0.198   inst_BatDecimator/inst_Decimator/blk00000003/sig0000012b
                                                       inst_BatDecimator/inst_Decimator/blk00000003/blk0000001f
    DSP48_X0Y16.OPMODE0  net (fanout=5)        0.169   inst_BatDecimator/inst_Decimator/blk00000003/sig0000012f
    DSP48_X0Y16.CLK      Tdspckd_OPMODE_OPMODEREG(-Th)     0.202   inst_BatDecimator/inst_Decimator/blk00000003/blk000000a0
                                                       inst_BatDecimator/inst_Decimator/blk00000003/blk000000a0
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (-0.004ns logic, 0.169ns route)
                                                       (-2.4% logic, 102.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HDFilter/blk00000003/blk000000ac (DSP48_X0Y21.OPMODE3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatHet/inst_HDFilter/blk00000003/blk0000001a (FF)
  Destination:          inst_BatHet/inst_HDFilter/blk00000003/blk000000ac (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.067 - 0.062)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatHet/inst_HDFilter/blk00000003/blk0000001a to inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y86.AQ       Tcko                  0.198   inst_BatHet/inst_HDFilter/blk00000003/sig0000012c
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk0000001a
    DSP48_X0Y21.OPMODE3  net (fanout=5)        0.186   inst_BatHet/inst_HDFilter/blk00000003/sig0000012a
    DSP48_X0Y21.CLK      Tdspckd_OPMODE_OPMODEREG(-Th)     0.202   inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (-0.004ns logic, 0.186ns route)
                                                       (-2.2% logic, 102.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatHet/inst_HDFilter/blk00000003/blk000000ac (DSP48_X0Y21.OPMODE0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_BatHet/inst_HDFilter/blk00000003/blk0000001d (FF)
  Destination:          inst_BatHet/inst_HDFilter/blk00000003/blk000000ac (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.067 - 0.064)
  Source Clock:         s_UserClk rising at 10.000ns
  Destination Clock:    s_UserClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_BatHet/inst_HDFilter/blk00000003/blk0000001d to inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y85.AQ       Tcko                  0.200   inst_BatHet/inst_HDFilter/blk00000003/sig00000130
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk0000001d
    DSP48_X0Y21.OPMODE0  net (fanout=5)        0.186   inst_BatHet/inst_HDFilter/blk00000003/sig00000130
    DSP48_X0Y21.CLK      Tdspckd_OPMODE_OPMODEREG(-Th)     0.202   inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
                                                       inst_BatHet/inst_HDFilter/blk00000003/blk000000ac
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (-0.002ns logic, 0.186ns route)
                                                       (-1.1% logic, 101.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "inst_BigMem_memc3_infrastructure_inst_clk0_bufg_in" TS_p_AD_SCO / 5
        HIGH 50% INPUT_JITTER 0.001 ns;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y25.CLKAWRCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB)
  Physical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: inst_BatFFTMod/inst_BatOutpBR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y25.CLKBRDCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA)
  Physical resource: inst_BatHet/inst_HDFilter/blk00000003/blk000000b0/blk000000b2/CLKAWRCLK
  Logical resource: inst_BatHet/inst_HDFilter/blk00000003/blk000000b0/blk000000b2/CLKAWRCLK
  Location pin: RAMB8_X0Y43.CLKAWRCLK
  Clock network: s_UserClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP 
"p_AD_SCO" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.390ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_1 (SLICE_X29Y74.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.610ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.131ns (Levels of Logic = 2)
  Clock Path Delay:     3.766ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 1.557   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp574.IMUX.34
    SLICE_X29Y74.A1      net (fanout=2)        7.201   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X29Y74.CLK     Tas                   0.373   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT121
                                                       inst_BatADC/s_R_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      9.131ns (1.930ns logic, 7.201ns route)
                                                       (21.1% logic, 78.9% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X29Y74.CLK     net (fanout=27)       1.415   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.541ns logic, 2.225ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_0 (SLICE_X29Y74.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.968ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      8.773ns (Levels of Logic = 2)
  Clock Path Delay:     3.766ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 1.557   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp574.IMUX.34
    SLICE_X29Y74.D4      net (fanout=2)        6.952   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X29Y74.CLK     Tas                   0.264   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT11
                                                       inst_BatADC/s_R_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      8.773ns (1.821ns logic, 6.952ns route)
                                                       (20.8% logic, 79.2% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X29Y74.CLK     net (fanout=27)       1.415   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.541ns logic, 2.225ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_0 (SLICE_X29Y74.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      27.590ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 2)
  Clock Path Delay:     1.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 0.763   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp574.IMUX.34
    SLICE_X29Y74.D4      net (fanout=2)        3.668   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X29Y74.CLK     Tah         (-Th)    -0.155   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT11
                                                       inst_BatADC/s_R_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (0.918ns logic, 3.668ns route)
                                                       (20.0% logic, 80.0% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X29Y74.CLK     net (fanout=27)       0.737   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.950ns logic, 1.021ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_R_Data_1 (SLICE_X29Y74.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      27.796ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_R_SDO (PAD)
  Destination:          inst_BatADC/s_R_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.792ns (Levels of Logic = 2)
  Clock Path Delay:     1.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_R_SDO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B11.I                Tiopi                 0.763   p_AD_R_SDO
                                                       p_AD_R_SDO
                                                       inst_BatADC/inst_SDOBuf
                                                       ProtoComp574.IMUX.34
    SLICE_X29Y74.A1      net (fanout=2)        3.814   inst_BatADC/s_AD_SDO_R_buf
    SLICE_X29Y74.CLK     Tah         (-Th)    -0.215   inst_BatADC/s_R_Data<7>
                                                       inst_BatADC/Mmux_s_R_Data[30]_s_R_Data[29]_mux_24_OUT121
                                                       inst_BatADC/s_R_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (0.978ns logic, 3.814ns route)
                                                       (20.4% logic, 79.6% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_R_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X29Y74.CLK     net (fanout=27)       0.737   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.950ns logic, 1.021ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP 
"p_AD_SCO" LOW;
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.821ns.
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_0 (SLICE_X19Y82.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.179ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.542ns (Levels of Logic = 2)
  Clock Path Delay:     3.746ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.557   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp574.IMUX.33
    SLICE_X19Y82.D4      net (fanout=2)        7.721   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X19Y82.CLK     Tas                   0.264   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT11
                                                       inst_BatADC/s_L_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      9.542ns (1.821ns logic, 7.721ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X19Y82.CLK     net (fanout=27)       1.395   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (1.541ns logic, 2.205ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_1 (SLICE_X19Y82.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.206ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      9.515ns (Levels of Logic = 2)
  Clock Path Delay:     3.746ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 1.557   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp574.IMUX.33
    SLICE_X19Y82.A3      net (fanout=2)        7.585   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X19Y82.CLK     Tas                   0.373   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT121
                                                       inst_BatADC/s_L_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      9.515ns (1.930ns logic, 7.585ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.344   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.810   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.197   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X19Y82.CLK     net (fanout=27)       1.395   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (1.541ns logic, 2.205ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_1 (SLICE_X19Y82.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      28.074ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_1 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.050ns (Levels of Logic = 2)
  Clock Path Delay:     1.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 0.763   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp574.IMUX.33
    SLICE_X19Y82.A3      net (fanout=2)        4.072   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X19Y82.CLK     Tah         (-Th)    -0.215   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT121
                                                       inst_BatADC/s_L_Data_1
    -------------------------------------------------  ---------------------------
    Total                                      5.050ns (0.978ns logic, 4.072ns route)
                                                       (19.4% logic, 80.6% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X19Y82.CLK     net (fanout=27)       0.717   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.950ns logic, 1.001ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_BatADC/s_L_Data_0 (SLICE_X19Y82.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      28.093ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               p_AD_L_SDO (PAD)
  Destination:          inst_BatADC/s_L_Data_0 (FF)
  Destination Clock:    s_SCO_buf_BUFG falling at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.069ns (Levels of Logic = 2)
  Clock Path Delay:     1.951ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: p_AD_L_SDO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D14.I                Tiopi                 0.763   p_AD_L_SDO
                                                       p_AD_L_SDO
                                                       inst_BatADC/inst_SDOLBuf
                                                       ProtoComp574.IMUX.33
    SLICE_X19Y82.D4      net (fanout=2)        4.151   inst_BatADC/s_AD_SDO_L_buf
    SLICE_X19Y82.CLK     Tah         (-Th)    -0.155   inst_BatADC/s_L_Data<7>
                                                       inst_BatADC/Mmux_s_L_Data[30]_s_L_Data[29]_mux_25_OUT11
                                                       inst_BatADC/s_L_Data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.069ns (0.918ns logic, 4.151ns route)
                                                       (18.1% logic, 81.9% route)

  Maximum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/s_L_Data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.887   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.284   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.063   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X19Y82.CLK     net (fanout=27)       0.717   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.950ns logic, 1.001ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP 
"p_AD_SCO" HIGH;
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.704ns.
--------------------------------------------------------------------------------

Paths for end point p_AD_R_SDI (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.296ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_R_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Requirement:          13.000ns
  Data Path Delay:      7.196ns (Levels of Logic = 1)
  Clock Path Delay:     4.483ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.557   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.994   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X42Y110.CLK    net (fanout=27)       1.723   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (1.766ns logic, 2.717ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: inst_BatADC/AD_L_SDI to p_AD_R_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y110.BMUX   Tshcko                0.535   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    D11.O                net (fanout=3)        3.939   inst_BatADC/AD_L_SDI
    D11.PAD              Tioop                 2.722   p_AD_R_SDI
                                                       p_AD_R_SDI_OBUF
                                                       p_AD_R_SDI
    -------------------------------------------------  ---------------------------
    Total                                      7.196ns (3.257ns logic, 3.939ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
--------------------------------------------------------------------------------

Paths for end point p_AD_R_SDI (D11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.388ns (clock arrival + clock path + data path - uncertainty)
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_R_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 1)
  Clock Path Delay:     1.773ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.763   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.272   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X42Y110.CLK    net (fanout=27)       0.679   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.822ns logic, 0.951ns route)
                                                       (46.4% logic, 53.6% route)

  Minimum Data Path at Fast Process Corner: inst_BatADC/AD_L_SDI to p_AD_R_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y110.BMUX   Tshcko                0.238   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    D11.O                net (fanout=3)        2.006   inst_BatADC/AD_L_SDI
    D11.PAD              Tioop                 1.396   p_AD_R_SDI
                                                       p_AD_R_SDI_OBUF
                                                       p_AD_R_SDI
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (1.634ns logic, 2.006ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP 
"p_AD_SCO" HIGH;
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.021ns.
--------------------------------------------------------------------------------

Paths for end point p_AD_L_SDI (F13.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_L_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Requirement:          13.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 1)
  Clock Path Delay:     4.483ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 1.557   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.994   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.209   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X42Y110.CLK    net (fanout=27)       1.723   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (1.766ns logic, 2.717ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: inst_BatADC/AD_L_SDI to p_AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y110.BMUX   Tshcko                0.535   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    F13.O                net (fanout=3)        4.256   inst_BatADC/AD_L_SDI
    F13.PAD              Tioop                 2.722   p_AD_L_SDI
                                                       p_AD_L_SDI_OBUF
                                                       p_AD_L_SDI
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (3.257ns logic, 4.256ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
--------------------------------------------------------------------------------

Paths for end point p_AD_L_SDI (F13.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.577ns (clock arrival + clock path + data path - uncertainty)
  Source:               inst_BatADC/AD_L_SDI (FF)
  Destination:          p_AD_L_SDI (PAD)
  Source Clock:         s_SCO_buf_BUFG rising at 0.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 1)
  Clock Path Delay:     1.773ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.001ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: p_AD_SCO to inst_BatADC/AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C11.I                Tiopi                 0.763   p_AD_SCO
                                                       p_AD_SCO
                                                       inst_ClkInBuf
                                                       ProtoComp574.IMUX.29
    BUFGMUX_X3Y6.I0      net (fanout=2)        0.272   s_SCO_buf
    BUFGMUX_X3Y6.O       Tgi0o                 0.059   s_SCO_buf_BUFG
                                                       s_SCO_buf_BUFG
    SLICE_X42Y110.CLK    net (fanout=27)       0.679   s_SCO_buf_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.822ns logic, 0.951ns route)
                                                       (46.4% logic, 53.6% route)

  Minimum Data Path at Fast Process Corner: inst_BatADC/AD_L_SDI to p_AD_L_SDI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y110.BMUX   Tshcko                0.238   inst_BatADC/s_AdcWState_FSM_FFd1
                                                       inst_BatADC/AD_L_SDI
    F13.O                net (fanout=3)        2.195   inst_BatADC/AD_L_SDI
    F13.PAD              Tioop                 1.396   p_AD_L_SDI
                                                       p_AD_L_SDI_OBUF
                                                       p_AD_L_SDI
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (1.634ns logic, 2.195ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p_AD_SCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p_AD_SCO                    |     50.000ns|     49.930ns|     48.445ns|            0|            0|         1596|      2237365|
| TS_inst_BigMem_memc3_infrastru|     13.333ns|     10.956ns|          N/A|            0|            0|        20290|            0|
| cture_inst_mcb_drp_clk_bufg_in|             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| cture_inst_clk_2x_180         |             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| cture_inst_clk_2x_0           |             |             |             |             |             |             |             |
| TS_inst_BigMem_memc3_infrastru|     10.000ns|      9.689ns|          N/A|            0|            0|      2217075|            0|
| cture_inst_clk0_bufg_in       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p_AD_SCO
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
p_AD_L_SDO  |  -19.179(F)|      SLOW  |   21.926(F)|      FAST  |s_SCO_buf_BUFG    |  25.000|
p_AD_R_SDO  |  -19.610(F)|      SLOW  |   22.410(F)|      FAST  |s_SCO_buf_BUFG    |  25.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock p_AD_SCO to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
p_AD_L_SDI  |        12.021(R)|      SLOW  |         5.577(R)|      FAST  |s_SCO_buf_BUFG    |   0.000|
p_AD_R_SDI  |        11.704(R)|      SLOW  |         5.388(R)|      FAST  |s_SCO_buf_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p_AD_SCO
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p_AD_SCO       |   10.956|    7.354|    4.993|    6.530|
---------------+---------+---------+---------+---------+

COMP "p_AD_R_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
Worst Case Data Window 2.800; Ideal Clock Offset To Actual Clock 6.490; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
p_AD_R_SDO        |  -19.610(F)|      SLOW  |   22.410(F)|      FAST  |   14.610|   27.590|       -6.490|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|     -19.610|         -  |      22.410|         -  |   14.610|   27.590|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "p_AD_L_SDO" OFFSET = IN 20 ns VALID 45 ns BEFORE COMP "p_AD_SCO" LOW;
Worst Case Data Window 2.747; Ideal Clock Offset To Actual Clock 6.948; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
p_AD_L_SDO        |  -19.179(F)|      SLOW  |   21.926(F)|      FAST  |   14.179|   28.074|       -6.948|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|     -19.179|         -  |      21.926|         -  |   14.179|   28.074|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "p_AD_R_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
p_AD_R_SDI                                     |       11.704|      SLOW  |        5.388|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "p_AD_L_SDI" OFFSET = OUT 13 ns VALID 22 ns AFTER COMP "p_AD_SCO" HIGH;
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
p_AD_L_SDI                                     |       12.021|      SLOW  |        5.577|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2238967 paths, 0 nets, and 33476 connections

Design statistics:
   Minimum period:  49.930ns{1}   (Maximum frequency:  20.028MHz)
   Minimum input required time before clock:   5.821ns
   Minimum output required time after clock:  12.021ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 08 18:30:41 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 438 MB



