// Seed: 2506748091
module module_0 (
    input tri id_0
);
  wire id_2, id_3;
  assign id_3.id_3 = id_3;
endmodule : id_4
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output supply0 id_2,
    output tri id_3,
    output tri id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply1 id_8,
    output supply0 id_9
    , id_20,
    input wire id_10,
    input wire id_11,
    output uwire id_12,
    input supply0 id_13,
    output wand id_14,
    output tri0 id_15,
    input wor id_16,
    output wire id_17,
    input tri1 id_18
);
  assign id_14 = 1'b0;
  xnor (id_15, id_5, id_0, id_6, id_10, id_13, id_16, id_8, id_11, id_18);
  module_0(
      id_5
  );
endmodule
