INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_enqueue_dequeue_frame_top glbl -prj enqueue_dequeue_frame.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s enqueue_dequeue_frame -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/AESL_automem_inout_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_inout_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/enqueue_dequeue_fbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enqueue_dequeue_fbkb_ram
INFO: [VRFC 10-311] analyzing module enqueue_dequeue_fbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/enqueue_dequeue_frame.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_enqueue_dequeue_frame_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/enqueue_dequeue_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enqueue_dequeue_frame
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.enqueue_dequeue_fbkb_ram
Compiling module xil_defaultlib.enqueue_dequeue_fbkb(DataWidth=8...
Compiling module xil_defaultlib.enqueue_dequeue_frame
Compiling module xil_defaultlib.AESL_automem_inout_frame
Compiling module xil_defaultlib.apatb_enqueue_dequeue_frame_top
Compiling module work.glbl
Built simulation snapshot enqueue_dequeue_frame
