# Digital Logic Simulator

A modern, interactive web-based digital logic circuit simulator with comprehensive educational features, real-time simulation capabilities, and advanced visualization tools. Built as a Progressive Web Application (PWA) for seamless cross-platform experience.

![Gambar](https://github.com/galihru/logicsim/blob/main/ss/Screenshot%202025-08-05%20082444.png)

## ğŸ¯ Abstract

The Digital Logic Simulator is an advanced educational tool designed to facilitate the understanding of Boolean algebra, digital logic circuits, and combinational/sequential circuit design. This application implements fundamental concepts of computer architecture and digital systems engineering through an intuitive drag-and-drop interface, providing real-time circuit simulation, truth table generation, and Verilog HDL code synthesis.

## ğŸ“š Table of Contents

- [Features](#-features)
- [Mathematical Foundation](#-mathematical-foundation)
- [Boolean Logic Theory](#-boolean-logic-theory)
- [Circuit Analysis](#-circuit-analysis)
- [System Architecture](#-system-architecture)
- [Installation](#-installation)
- [Usage Guide](#-usage-guide)
- [API Documentation](#-api-documentation)
- [Educational Applications](#-educational-applications)
- [Contributing](#-contributing)
- [Technical Specifications](#-technical-specifications)
- [License](#-license)

## âœ¨ Features

### Core Functionality

- **Interactive Circuit Design**: Drag-and-drop interface for creating digital logic circuits
- **Real-time Simulation**: Dynamic signal propagation with animated visualization
- **Truth Table Generation**: Automatic generation of comprehensive truth tables with pagination
- **Verilog Code Synthesis**: HDL code generation from visual circuit designs
- **PWA Support**: Offline functionality with service worker caching
- **Responsive Design**: Cross-platform compatibility with adaptive UI

### Logic Gates Implementation

- **Basic Gates**: AND, OR, NOT, NAND, NOR, XOR, XNOR
- **I/O Components**: INPUT switches, OUTPUT indicators
- **Advanced Features**: Multi-input gates, configurable delay propagation
- **Visual Feedback**: Color-coded signal states and animation effects

### Educational Tools

- **Smart Auto-Arrangement**: Automatic circuit topology optimization
- **Export Capabilities**: JSON circuit files and Verilog HDL export
- **Theme System**: Light/dark mode with accessibility compliance
- **Interactive Tour**: Guided tutorials for new users

## ğŸ”¬ Mathematical Foundation

### Boolean Algebra Fundamentals

Digital logic circuits are based on Boolean algebra, a mathematical structure that deals with binary variables and logical operations. The fundamental postulates are:

#### Basic Laws and Theorems

**Identity Laws:**

- A + 0 = A
- A Â· 1 = A

**Null Laws:**

- A + 1 = 1
- A Â· 0 = 0

**Idempotent Laws:**

- A + A = A
- A Â· A = A

**Complement Laws:**

- A + Ä€ = 1
- A Â· Ä€ = 0

**De Morgan's Theorems:**

- (A + B)' = A' Â· B'
- (A Â· B)' = A' + B'

#### Mathematical Representation

For an n-input Boolean function f(xâ‚, xâ‚‚, ..., xâ‚™), the function can be expressed in:

**Sum of Products (SOP) Form:**

```
f(xâ‚, xâ‚‚, ..., xâ‚™) = Î£áµ¢ máµ¢ = Î£áµ¢ (product terms)
```

**Product of Sums (POS) Form:**

```
f(xâ‚, xâ‚‚, ..., xâ‚™) = Î áµ¢ Máµ¢ = Î áµ¢ (sum terms)
```

Where máµ¢ represents minterms and Máµ¢ represents maxterms.

### Logic Gate Truth Tables

#### Basic Gate Operations

| A | B | AND | OR | NAND | NOR | XOR | XNOR |
|---|---|-----|----|----- |----- |-----|------|
| 0 | 0 |  0  | 0  |  1   |  1   |  0  |  1   |
| 0 | 1 |  0  | 1  |  1   |  0   |  1  |  0   |
| 1 | 0 |  0  | 1  |  1   |  0   |  1  |  0   |
| 1 | 1 |  1  | 1  |  0   |  0   |  0  |  1   |

#### Mathematical Functions

**AND Gate:**

```
Y = A Â· B = AB
```

**OR Gate:**

```
Y = A + B
```

**NOT Gate:**

```
Y = Ä€ = A'
```

**NAND Gate:**

```
Y = (A Â· B)' = (AB)'
```

**NOR Gate:**

```
Y = (A + B)'
```

**XOR Gate:**

```
Y = A âŠ• B = A'B + AB'
```

**XNOR Gate:**

```
Y = (A âŠ• B)' = A'B' + AB
```

## ğŸ§® Boolean Logic Theory

### Canonical Forms

#### Minterm Expansion

For a Boolean function of n variables, there are 2â¿ possible minterms. Each minterm is a product term where each variable appears exactly once (either complemented or uncomplemented).

**Minterm Formula:**

```
máµ¢ = xâ‚^(aâ‚) Â· xâ‚‚^(aâ‚‚) Â· ... Â· xâ‚™^(aâ‚™)
```

Where aáµ¢ âˆˆ {0, 1} and x^0 = x', x^1 = x

#### Maxterm Expansion

Similarly, maxterms are sum terms where each variable appears exactly once.

**Maxterm Formula:**

```
Máµ¢ = xâ‚^(bâ‚) + xâ‚‚^(bâ‚‚) + ... + xâ‚™^(bâ‚™)
```

Where báµ¢ âˆˆ {0, 1} and x^0 = x, x^1 = x'

### Karnaugh Map Simplification

For Boolean function minimization, the simulator implements Karnaugh map logic for optimal circuit reduction:

**K-map Adjacency Rule:**
Two cells are adjacent if they differ in exactly one variable position.

**Grouping Rules:**

- Groups must contain 2â¿ cells (1, 2, 4, 8, 16, ...)
- Groups should be as large as possible
- Each group eliminates one variable from the resulting term

### Functional Completeness

The simulator supports functionally complete gate sets:

- **{NAND}**: Universal gate set
- **{NOR}**: Universal gate set
- **{AND, OR, NOT}**: Standard complete set

**Proof of NAND Universality:**

```
NOT A = A NAND A
A AND B = (A NAND B) NAND (A NAND B)
A OR B = (A NAND A) NAND (B NAND B)
```

## ğŸ“Š Circuit Analysis

### Propagation Delay Analysis

The simulator models realistic gate delays using discrete event simulation:

**Delay Calculation:**

```
tpd = tpd_gate + tpd_interconnect
```

Where:

- tpd_gate: Intrinsic gate delay
- tpd_interconnect: Wire routing delay

### Critical Path Analysis

For combinational circuits, the critical path determines maximum operating frequency:

**Critical Path Delay:**

```
Tcritical = max(Î£ tpd_gates_in_path)
```

**Maximum Frequency:**

```
fmax = 1 / (Tcritical + tsetup + thold)
```

### Signal Integrity

The simulator considers:

- **Rise/Fall Times**: Signal transition characteristics
- **Noise Margins**: VIH, VIL, VOH, VOL specifications
- **Fan-out Loading**: Current driving capability analysis

### Circuit Complexity Metrics

**Gate Count Complexity:**

```
Complexity = Î£ (Gate_Inputs Ã— Gate_Weight)
```

**Logic Depth:**

```
Depth = max(levels_from_input_to_output)
```

## ğŸ—ï¸ System Architecture

### Frontend Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚           User Interface            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚     Drag & Drop Engine              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚     Circuit Simulation Engine       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚     Boolean Logic Processor         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚     Canvas Rendering System         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Class Hierarchy

```javascript
DigitalLogicSimulator
â”œâ”€â”€ Gate Management
â”‚   â”œâ”€â”€ createGate()
â”‚   â”œâ”€â”€ deleteGate()
â”‚   â””â”€â”€ calculateGateOutput()
â”œâ”€â”€ Wire Management
â”‚   â”œâ”€â”€ createWire()
â”‚   â”œâ”€â”€ updateWires()
â”‚   â””â”€â”€ deleteWire()
â”œâ”€â”€ Simulation Engine
â”‚   â”œâ”€â”€ simulate()
â”‚   â”œâ”€â”€ animatedPropagation()
â”‚   â””â”€â”€ calculateGateLevels()
â””â”€â”€ Export Systems
    â”œâ”€â”€ generateVerilog()
    â”œâ”€â”€ generateTruthTable()
    â””â”€â”€ saveDesign()
```

### Data Structures

**Gate Object Structure:**

```javascript
{
    id: String,           // Unique identifier
    type: String,         // Gate type (AND, OR, NOT, etc.)
    x: Number,           // X coordinate
    y: Number,           // Y coordinate
    inputCount: Number,  // Number of inputs
    inputValues: Array,  // Current input states
    outputValues: Array, // Current output states
    element: HTMLElement // DOM reference
}
```

**Wire Object Structure:**

```javascript
{
    id: String,              // Unique identifier
    sourceGate: String,      // Source gate ID
    targetGate: String,      // Target gate ID
    sourcePinIndex: Number,  // Source pin index
    targetPinIndex: Number,  // Target pin index
    element: SVGElement      // SVG path element
}
```

### Progressive Web App Implementation

**Service Worker Features:**

- **Caching Strategy**: Cache-first with network fallback
- **Offline Support**: Full functionality without internet
- **Background Sync**: Circuit data synchronization
- **Push Notifications**: Educational reminders (future feature)

**Manifest Configuration:**

```json
{
    "name": "Digital Logic Simulator",
    "short_name": "Logic Sim",
    "start_url": "./",
    "display": "standalone",
    "theme_color": "#667eea",
    "background_color": "#f8fafc"
}
```

## ğŸš€ Installation

### Prerequisites

- Modern web browser with ES6+ support
- HTTP server for local development
- Python 3.x (for local server) or Node.js

### Quick Start

```bash
# Clone the repository
git clone https://github.com/galihru/logicsim.git

# Navigate to the project directory
cd digital-logic-simulator

# Start local server (Python)
python -m http.server 8000

# Alternative: Start local server (Node.js)
npx http-server -p 8000

# Open browser and navigate to
# http://localhost:8000
```

### Docker Deployment

```dockerfile
FROM nginx:alpine
COPY . /usr/share/nginx/html
EXPOSE 80
CMD ["nginx", "-g", "daemon off;"]
```

```bash
# Build Docker image
docker build -t digital-logic-simulator .

# Run container
docker run -p 8080:80 digital-logic-simulator
```

## ğŸ“– Usage Guide

### Basic Circuit Creation

1. **Add Input Gates**: Drag INPUT components to canvas
2. **Add Logic Gates**: Select desired gate type and drop on canvas
3. **Add Output Gates**: Place OUTPUT components
4. **Connect Gates**: Click source pin, then target pin
5. **Simulate**: Click "Simulate" button to run analysis

### Advanced Features

#### Truth Table Generation

The simulator automatically generates truth tables for circuits with up to 8 inputs (256 rows). For larger circuits, pagination is implemented:

```javascript
// Truth table generation algorithm
function generateTruthTable(inputGates, outputGates) {
    const numInputs = inputGates.length;
    const numCombinations = Math.pow(2, numInputs);
    
    for (let i = 0; i < numCombinations; i++) {
        // Convert i to binary representation
        const binaryString = i.toString(2).padStart(numInputs, '0');
        
        // Set input values and simulate
        setInputValues(binaryString);
        propagateSignals();
        
        // Record output values
        recordOutputs(i);
    }
}
```

#### Verilog Code Generation

The simulator generates synthesizable Verilog HDL code:

```verilog
module digital_circuit(
    input wire [n-1:0] inputs,
    output wire [m-1:0] outputs
);
    // Gate instantiations
    // Wire declarations
    // Logic assignments
endmodule
```

### Keyboard Shortcuts

| Shortcut | Action |
|----------|--------|
| `Escape` | Cancel connection mode |
| `Delete` | Delete selected gate |
| `Ctrl+S` | Save circuit |
| `Ctrl+O` | Load circuit |
| `Ctrl+R` | Run simulation |

## ğŸ“š API Documentation

### Core Methods

#### `createGate(type, x, y)`

Creates a new logic gate at specified coordinates.

**Parameters:**

- `type` (String): Gate type ('AND', 'OR', 'NOT', etc.)
- `x` (Number): X coordinate in pixels
- `y` (Number): Y coordinate in pixels

**Returns:** Gate object with unique ID

#### `simulate()`

Executes circuit simulation with animated propagation.

**Algorithm Complexity:** O(d Ã— g) where d is circuit depth and g is gate count

#### `generateTruthTable()`

Generates complete truth table for current circuit.

**Time Complexity:** O(2â¿ Ã— g) where n is input count and g is gate count

### Event System

```javascript
// Gate events
document.addEventListener('gateCreated', (event) => {
    console.log('New gate:', event.detail.gate);
});

// Simulation events
document.addEventListener('simulationComplete', (event) => {
    console.log('Results:', event.detail.results);
});
```

## ğŸ“ Educational Applications

### Computer Science Curriculum

**Digital Logic Design (CS 231):**

- Boolean algebra visualization
- Gate-level circuit design
- Combinational logic analysis
- Truth table construction

**Computer Architecture (CS 311):**

- CPU component design
- ALU implementation
- Control unit logic
- Pipeline stage analysis

**VLSI Design (CS 431):**

- Gate-level optimization
- Timing analysis
- Power consumption estimation
- Critical path identification

### Laboratory Exercises

#### Exercise 1: Basic Logic Gates

**Objective:** Understand fundamental gate operations
**Tasks:**

1. Implement all basic gates
2. Verify truth tables
3. Analyze propagation delays

#### Exercise 2: Combinational Circuits

**Objective:** Design complex combinational systems
**Tasks:**

1. 4-bit adder design
2. Multiplexer implementation
3. Decoder/encoder circuits

#### Exercise 3: Boolean Minimization

**Objective:** Optimize circuit complexity
**Tasks:**

1. K-map simplification
2. SOP/POS conversion
3. Gate count optimization

### Assessment Integration

**Automated Grading Support:**

- JSON export for submission
- Standardized circuit formats
- Performance metrics extraction

## ğŸ”§ Technical Specifications

### Browser Compatibility

| Browser | Version | Support Level |
|---------|---------|---------------|
| Chrome | 80+ | Full Support |
| Firefox | 75+ | Full Support |
| Safari | 13+ | Full Support |
| Edge | 80+ | Full Support |

### Performance Metrics

**Maximum Circuit Complexity:**

- Gates: 1000+ concurrent gates
- Connections: 2000+ wire connections
- Simulation Speed: <100ms for typical circuits

**Memory Usage:**

- Base Application: ~2MB
- Per Gate: ~500 bytes
- Per Wire: ~300 bytes

### Accessibility Features

**WCAG 2.1 AA Compliance:**

- Keyboard navigation support
- Screen reader compatibility
- High contrast mode
- Minimum 44px touch targets

## ğŸ¤ Contributing

### Development Guidelines

```bash
# Fork and clone
git clone https://github.com/galihru/logicsim.git

# Create feature branch
git checkout -b feature/new-gate-type

# Make changes and commit
git commit -m "Add BUFFER gate implementation"

# Push and create pull request
git push origin feature/new-gate-type
```

### Code Standards

- **ES6+ JavaScript**: Modern syntax and features
- **Semantic HTML5**: Accessible markup
- **CSS3 Variables**: Consistent theming
- **JSDoc Comments**: Comprehensive documentation

### Testing Requirements

- Unit tests for all gate logic
- Integration tests for simulation engine
- Cross-browser compatibility testing
- Performance regression testing

## ğŸ“„ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## ğŸ“ Support

For technical support, educational inquiries, or collaboration opportunities:

- **Issues**: [GitHub Issues](https://github.com/galihru/logicsim/issues)
- **Discussions**: [GitHub Discussions](https://github.com/galihru/logicsim/discussions)
- **Documentation**: [Wiki](https://github.com/galihru/logicsim/wiki)

---

**Version 1.0.0** | **Built with â¤ï¸ for Computer Science Education** | **Â© 2024 Digital Logic Simulator Team**

```
Y = (A âŠ• B)' = A'B' + AB
```

## ğŸ§® Boolean Logic Theory

### Canonical Forms

#### Minterm Expansion

For a Boolean function of n variables, there are 2â¿ possible minterms. Each minterm is a product term where each variable appears exactly once (either complemented or uncomplemented).

**Minterm Formula:**

```
máµ¢ = xâ‚^(aâ‚) Â· xâ‚‚^(aâ‚‚) Â· ... Â· xâ‚™^(aâ‚™)
```

Where aáµ¢ âˆˆ {0, 1} and x^0 = x', x^1 = x

#### Maxterm Expansion

Similarly, maxterms are sum terms where each variable appears exactly once.

**Maxterm Formula:**

```
Máµ¢ = xâ‚^(bâ‚) + xâ‚‚^(bâ‚‚) + ... + xâ‚™^(bâ‚™)
```

Where báµ¢ âˆˆ {0, 1} and x^0 = x, x^1 = x'

### Karnaugh Map Simplification

For Boolean function minimization, the simulator implements Karnaugh map logic for optimal circuit reduction:

**K-map Adjacency Rule:**
Two cells are adjacent if they differ in exactly one variable position.

**Grouping Rules:**

- Groups must contain 2â¿ cells (1, 2, 4, 8, 16, ...)
- Groups should be as large as possible
- Each group eliminates one variable from the resulting term

### Functional Completeness

The simulator supports functionally complete gate sets:

- **{NAND}**: Universal gate set
- **{NOR}**: Universal gate set
- **{AND, OR, NOT}**: Standard complete set

**Proof of NAND Universality:**

```
NOT A = A NAND A
A AND B = (A NAND B) NAND (A NAND B)
A OR B = (A NAND A) NAND (B NAND B)
```

## ğŸ“Š Circuit Analysis

### Propagation Delay Analysis

The simulator models realistic gate delays using discrete event simulation:

**Delay Calculation:**

```
tpd = tpd_gate + tpd_interconnect
```

Where:

- tpd_gate: Intrinsic gate delay
- tpd_interconnect: Wire routing delay

### Critical Path Analysis

For combinational circuits, the critical path determines maximum operating frequency:

**Critical Path Delay:**

```
Tcritical = max(Î£ tpd_gates_in_path)
```

**Maximum Frequency:**

```
fmax = 1 / (Tcritical + tsetup + thold)
```

### Signal Integrity

The simulator considers:

- **Rise/Fall Times**: Signal transition characteristics
- **Noise Margins**: VIH, VIL, VOH, VOL specifications
- **Fan-out Loading**: Current driving capability analysis

### Circuit Complexity Metrics

**Gate Count Complexity:**

```
Complexity = Î£ (Gate_Inputs Ã— Gate_Weight)
```

**Logic Depth:**

```
Depth = max(levels_from_input_to_output)
```

## ğŸ—ï¸ System Architecture

### Frontend Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚           User Interface            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚     Drag & Drop Engine              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚     Circuit Simulation Engine       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚     Boolean Logic Processor         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚     Canvas Rendering System         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Class Hierarchy

```javascript
DigitalLogicSimulator
â”œâ”€â”€ Gate Management
â”‚   â”œâ”€â”€ createGate()
â”‚   â”œâ”€â”€ deleteGate()
â”‚   â””â”€â”€ calculateGateOutput()
â”œâ”€â”€ Wire Management
â”‚   â”œâ”€â”€ createWire()
â”‚   â”œâ”€â”€ updateWires()
â”‚   â””â”€â”€ deleteWire()
â”œâ”€â”€ Simulation Engine
â”‚   â”œâ”€â”€ simulate()
â”‚   â”œâ”€â”€ animatedPropagation()
â”‚   â””â”€â”€ calculateGateLevels()
â””â”€â”€ Export Systems
    â”œâ”€â”€ generateVerilog()
    â”œâ”€â”€ generateTruthTable()
    â””â”€â”€ saveDesign()
```

### Data Structures

**Gate Object Structure:**

```javascript
{
    id: String,           // Unique identifier
    type: String,         // Gate type (AND, OR, NOT, etc.)
    x: Number,           // X coordinate
    y: Number,           // Y coordinate
    inputCount: Number,  // Number of inputs
    inputValues: Array,  // Current input states
    outputValues: Array, // Current output states
    element: HTMLElement // DOM reference
}
```

**Wire Object Structure:**

```javascript
{
    id: String,              // Unique identifier
    sourceGate: String,      // Source gate ID
    targetGate: String,      // Target gate ID
    sourcePinIndex: Number,  // Source pin index
    targetPinIndex: Number,  // Target pin index
    element: SVGElement      // SVG path element
}
```

### Progressive Web App Implementation

**Service Worker Features:**

- **Caching Strategy**: Cache-first with network fallback
- **Offline Support**: Full functionality without internet
- **Background Sync**: Circuit data synchronization
- **Push Notifications**: Educational reminders (future feature)

**Manifest Configuration:**

```json
{
    "name": "Digital Logic Simulator",
    "short_name": "Logic Sim",
    "start_url": "./",
    "display": "standalone",
    "theme_color": "#667eea",
    "background_color": "#f8fafc"
}
```

4. **Organize**: Drag gates around to organize your circuit layout

### 2. Setting Inputs

- Use the input controls panel to toggle input values (0 or 1)
- Input gates will change color to indicate their state

### 3. Running Simulation

1. Click the **Simulate** button to run the circuit simulation
2. Watch as signals propagate through your circuit
3. Active wires and gates will be highlighted in green
4. Check the simulation results panel for detailed output

### 4. Analyzing Results

- **Truth Table**: View complete truth table for all input combinations
- **Simulation Output**: See current state of all gates and signals
- **Visual Feedback**: Active components are highlighted

### 5. Generating Code

1. Click **Generate Verilog** to create HDL code
2. The generated code appears in the Verilog panel
3. Use **Copy Code** to copy the Verilog to your clipboard
4. Use this code in HDL simulators or synthesis tools

### 6. Saving Your Work

- **Save Design**: Export your circuit as a JSON file
- **Load Design**: Import previously saved circuits
- Designs include gate positions, connections, and input states

## Technical Details

### Circuit Simulation Engine

- **Propagation Algorithm**: Multi-iteration signal propagation
- **Combinational Logic**: Supports complex combinational circuits
- **State Management**: Tracks input/output states of all components
- **Connection Validation**: Prevents invalid connections (output-to-output, etc.)

### Verilog Code Generation

- **Module Structure**: Generates proper Verilog module syntax
- **Wire Declarations**: Automatic wire declarations for internal signals
- **Gate Instantiation**: Uses Verilog primitive gates
- **Port Mapping**: Correct input/output port assignments

### File Formats

- **Design Files**: JSON format containing gate positions and connections
- **Generated Code**: Standard Verilog HDL (.v files)

## Browser Compatibility

- Modern browsers with HTML5 Canvas support
- Chrome, Firefox, Safari, Edge
- Responsive design for desktop and tablet use

## Educational Applications

- **Digital Logic Courses**: Learn basic logic gate operations
- **Computer Architecture**: Understand building blocks of processors
- **Circuit Design**: Practice designing combinational logic circuits
- **HDL Learning**: Bridge between visual design and code
- **Truth Table Analysis**: Understand Boolean logic relationships

## Tips for Use

1. Start with simple circuits (few gates) before building complex designs
2. Use the truth table to verify your circuit behavior
3. Organize your layout before making connections
4. Save your designs frequently
5. Use the generated Verilog code in simulators like ModelSim or Vivado

## Future Enhancements

- Sequential logic support (flip-flops, latches)
- Timing analysis and delay simulation
- Sub-circuit modules and hierarchical design
- Advanced analysis tools (critical path, power analysis)
- Integration with HDL simulators

---

**Built for educational purposes to help students understand digital logic design and the relationship between visual circuit representation and HDL code.**

