{
	"author": [
		"Yexin Zheng",
		"Chao Huang"
	],
	"booktitle": "Proceedings of the 13th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2009",
	"dblpkey": "conf/date/ZhengH09",
	"ieeearid": 5090862,
	"pages": "1279-1283",
	"publisher": "IEEE",
	"stemmed": [
		"defect",
		"awar",
		"logic",
		"map",
		"for",
		"nanowir",
		"base",
		"programm",
		"logic",
		"array",
		"via",
		"satisfi"
	],
	"tag": [
		"array",
		"logic",
		"programmable",
		"satisfiability"
	],
	"title": "Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2009
}