Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Thu Jan 22 21:37:15 2026
| Host              : DESKTOP-2JFMA58 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.530        0.000                      0                 3361        0.010        0.000                      0                 3361        1.238        0.000                       0                  1105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.530        0.000                      0                 3361        0.010        0.000                      0                 3361        1.238        0.000                       0                  1105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 factory_machine_initializer_inst0/compute_mach_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.718ns (24.734%)  route 2.185ns (75.266%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 5.610 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.001ns, distribution 1.021ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.001ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.022     2.049                         factory_machine_initializer_inst0/CLK
    SLICE_X32Y213        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/compute_mach_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X32Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.163 r  pblock_1             factory_machine_initializer_inst0/compute_mach_reg[1]/Q
                         net (fo=115, routed)         0.542     2.705                         factory_machine_initializer_inst0/compute_mach_reg[1]
    SLICE_X29Y208        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     2.788 r  pblock_1             factory_machine_initializer_inst0/tx_valid[1]_i_75/O
                         net (fo=1, routed)           0.017     2.805                         factory_machine_initializer_inst0/tx_valid[1]_i_75_n_0
    SLICE_X29Y208        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.093     2.898 r  pblock_1             factory_machine_initializer_inst0/tx_valid_reg[1]_i_39/O
                         net (fo=1, routed)           0.000     2.898                         factory_machine_initializer_inst0/tx_valid_reg[1]_i_39_n_0
    SLICE_X29Y208        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.033     2.931 r  pblock_1             factory_machine_initializer_inst0/tx_valid_reg[1]_i_16/O
                         net (fo=1, routed)           0.321     3.252                         factory_machine_initializer_inst0/tx_valid_reg[1]_i_16_n_0
    SLICE_X32Y207        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186     3.438 f  pblock_1             factory_machine_initializer_inst0/tx_valid[1]_i_6/O
                         net (fo=1, routed)           0.282     3.720                         factory_machine_initializer_inst0/tx_valid[1]_i_6_n_0
    SLICE_X31Y209        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.058     3.778 f  pblock_1             factory_machine_initializer_inst0/tx_valid[1]_i_3/O
                         net (fo=3, routed)           0.351     4.130                         factory_machine_initializer_inst0/genblk1[0].combo_solver_core_inst/current_expect_lights_reg[9]_2
    SLICE_X29Y194        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.056     4.186 r  pblock_1             factory_machine_initializer_inst0/genblk1[0].combo_solver_core_inst/current_expect_lights[9]_i_1/O
                         net (fo=12, routed)          0.183     4.368                         factory_machine_initializer_inst0/pwropt_1
    SLICE_X28Y193        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.095     4.463 r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1_ENARDEN_cooolgate_en_gate_3_LOPT_REMAP/O
                         net (fo=1, routed)           0.489     4.952                         factory_machine_initializer_inst0/buttons_reg_1_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/ENARDEN
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        4.000     4.000 r                       
    E5                                                0.000     4.000 r                       clk (IN)
                         net (fo=0)                   0.000     4.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     4.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     4.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     4.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.938     5.610                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKARDCLK
                         clock pessimism              0.369     5.979                           
                         clock uncertainty           -0.035     5.944                           
    RAMB36_X0Y38         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     5.482    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                          5.482                           
                         arrival time                          -4.952                           
  -------------------------------------------------------------------
                         slack                                  0.530                           

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 factory_machine_initializer_inst0/compute_mach_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.706ns (24.646%)  route 2.159ns (75.354%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 5.594 - 4.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.022ns (routing 0.001ns, distribution 1.021ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.001ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.022     2.049                         factory_machine_initializer_inst0/CLK
    SLICE_X32Y213        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/compute_mach_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X32Y213        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     2.163 r  pblock_1             factory_machine_initializer_inst0/compute_mach_reg[1]/Q
                         net (fo=115, routed)         0.542     2.705                         factory_machine_initializer_inst0/compute_mach_reg[1]
    SLICE_X29Y208        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.083     2.788 r  pblock_1             factory_machine_initializer_inst0/tx_valid[1]_i_75/O
                         net (fo=1, routed)           0.017     2.805                         factory_machine_initializer_inst0/tx_valid[1]_i_75_n_0
    SLICE_X29Y208        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.093     2.898 r  pblock_1             factory_machine_initializer_inst0/tx_valid_reg[1]_i_39/O
                         net (fo=1, routed)           0.000     2.898                         factory_machine_initializer_inst0/tx_valid_reg[1]_i_39_n_0
    SLICE_X29Y208        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.033     2.931 r  pblock_1             factory_machine_initializer_inst0/tx_valid_reg[1]_i_16/O
                         net (fo=1, routed)           0.321     3.252                         factory_machine_initializer_inst0/tx_valid_reg[1]_i_16_n_0
    SLICE_X32Y207        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186     3.438 f  pblock_1             factory_machine_initializer_inst0/tx_valid[1]_i_6/O
                         net (fo=1, routed)           0.282     3.720                         factory_machine_initializer_inst0/tx_valid[1]_i_6_n_0
    SLICE_X31Y209        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.058     3.778 f  pblock_1             factory_machine_initializer_inst0/tx_valid[1]_i_3/O
                         net (fo=3, routed)           0.351     4.130                         factory_machine_initializer_inst0/genblk1[0].combo_solver_core_inst/current_expect_lights_reg[9]_2
    SLICE_X29Y194        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.056     4.186 r  pblock_1             factory_machine_initializer_inst0/genblk1[0].combo_solver_core_inst/current_expect_lights[9]_i_1/O
                         net (fo=12, routed)          0.183     4.368                         factory_machine_initializer_inst0/pwropt_1
    SLICE_X28Y193        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     4.451 r  pblock_1             factory_machine_initializer_inst0/buttons_reg_0_ENARDEN_cooolgate_en_gate_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.462     4.914                         factory_machine_initializer_inst0/buttons_reg_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y39         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_0/ENARDEN
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        4.000     4.000 r                       
    E5                                                0.000     4.000 r                       clk (IN)
                         net (fo=0)                   0.000     4.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     4.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     4.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     4.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.921     5.594                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y39         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_0/CLKARDCLK
                         clock pessimism              0.369     5.962                           
                         clock uncertainty           -0.035     5.927                           
    RAMB36_X0Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.462     5.465    pblock_1               factory_machine_initializer_inst0/buttons_reg_0
  -------------------------------------------------------------------
                         required time                          5.465                           
                         arrival time                          -4.914                           
  -------------------------------------------------------------------
                         slack                                  0.551                           

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 spi_master_inst0/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.015ns (36.069%)  route 1.799ns (63.931%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 5.613 - 4.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.001ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.001ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.026     2.054                         spi_master_inst0/CLK
    SLICE_X32Y200        FDRE                                         r  pblock_1             spi_master_inst0/rx_byte_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X32Y200        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.172 f  pblock_1             spi_master_inst0/rx_byte_reg[7]/Q
                         net (fo=9, routed)           0.295     2.467                         spi_master_inst0/rx_byte[7]
    SLICE_X33Y200        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     2.652 r  pblock_1             spi_master_inst0/buttons_reg_0_i_6/O
                         net (fo=6, routed)           0.289     2.941                         spi_master_inst0/buttons_reg_0_i_6_n_0
    SLICE_X30Y200        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     3.022 r  pblock_1             spi_master_inst0/pre_buttons_reg[129]_i_3/O
                         net (fo=3, routed)           0.128     3.150                         spi_master_inst0/ascii_period
    SLICE_X31Y200        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     3.376 r  pblock_1             spi_master_inst0/buttons_reg_0_i_8/O
                         net (fo=2, routed)           0.102     3.478                         factory_machine_initializer_inst0/read_light_reg[3]_0
    SLICE_X31Y200        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     3.613 f  pblock_1             factory_machine_initializer_inst0/buttons_reg_0_i_5/O
                         net (fo=25, routed)          0.136     3.750                         spi_master_inst0/read_light_reg[3]
    SLICE_X30Y200        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.187     3.937 r  pblock_1             spi_master_inst0/read_light[3]_i_1/O
                         net (fo=35, routed)          0.458     4.395                         factory_machine_initializer_inst0/sel
    SLICE_X29Y192        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.083     4.478 r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2_i_1/O
                         net (fo=2, routed)           0.390     4.868                         factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/WE
    SLICE_X28Y193        RAMD32                                       r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/DP/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        4.000     4.000 r                       
    E5                                                0.000     4.000 r                       clk (IN)
                         net (fo=0)                   0.000     4.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     4.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     4.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     4.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.940     5.613                         factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/WCLK
    SLICE_X28Y193        RAMD32                                       r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/DP/CLK
                         clock pessimism              0.366     5.979                           
                         clock uncertainty           -0.035     5.943                           
    SLICE_X28Y193        RAMD32 (Setup_G6LUT_SLICEM_CLK_WE)
                                                     -0.266     5.677    pblock_1               factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/DP
  -------------------------------------------------------------------
                         required time                          5.677                           
                         arrival time                          -4.868                           
  -------------------------------------------------------------------
                         slack                                  0.809                           

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 spi_master_inst0/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.015ns (36.069%)  route 1.799ns (63.931%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 5.613 - 4.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.001ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.001ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.026     2.054                         spi_master_inst0/CLK
    SLICE_X32Y200        FDRE                                         r  pblock_1             spi_master_inst0/rx_byte_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X32Y200        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.172 f  pblock_1             spi_master_inst0/rx_byte_reg[7]/Q
                         net (fo=9, routed)           0.295     2.467                         spi_master_inst0/rx_byte[7]
    SLICE_X33Y200        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     2.652 r  pblock_1             spi_master_inst0/buttons_reg_0_i_6/O
                         net (fo=6, routed)           0.289     2.941                         spi_master_inst0/buttons_reg_0_i_6_n_0
    SLICE_X30Y200        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     3.022 r  pblock_1             spi_master_inst0/pre_buttons_reg[129]_i_3/O
                         net (fo=3, routed)           0.128     3.150                         spi_master_inst0/ascii_period
    SLICE_X31Y200        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     3.376 r  pblock_1             spi_master_inst0/buttons_reg_0_i_8/O
                         net (fo=2, routed)           0.102     3.478                         factory_machine_initializer_inst0/read_light_reg[3]_0
    SLICE_X31Y200        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     3.613 f  pblock_1             factory_machine_initializer_inst0/buttons_reg_0_i_5/O
                         net (fo=25, routed)          0.136     3.750                         spi_master_inst0/read_light_reg[3]
    SLICE_X30Y200        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.187     3.937 r  pblock_1             spi_master_inst0/read_light[3]_i_1/O
                         net (fo=35, routed)          0.458     4.395                         factory_machine_initializer_inst0/sel
    SLICE_X29Y192        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.083     4.478 r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2_i_1/O
                         net (fo=2, routed)           0.390     4.868                         factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/WE
    SLICE_X28Y193        RAMD32                                       r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/SP/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        4.000     4.000 r                       
    E5                                                0.000     4.000 r                       clk (IN)
                         net (fo=0)                   0.000     4.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     4.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     4.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     4.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.940     5.613                         factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/WCLK
    SLICE_X28Y193        RAMD32                                       r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/SP/CLK
                         clock pessimism              0.366     5.979                           
                         clock uncertainty           -0.035     5.943                           
    SLICE_X28Y193        RAMD32 (Setup_H6LUT_SLICEM_CLK_WE)
                                                     -0.266     5.677    pblock_1               factory_machine_initializer_inst0/expect_lights_reg_0_15_0_0__2/SP
  -------------------------------------------------------------------
                         required time                          5.677                           
                         arrival time                          -4.868                           
  -------------------------------------------------------------------
                         slack                                  0.809                           

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 spi_master_inst0/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 1.081ns (38.830%)  route 1.703ns (61.170%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 5.609 - 4.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.001ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.001ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.026     2.054                         spi_master_inst0/CLK
    SLICE_X32Y200        FDRE                                         r  pblock_1             spi_master_inst0/rx_byte_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X32Y200        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.172 f  pblock_1             spi_master_inst0/rx_byte_reg[7]/Q
                         net (fo=9, routed)           0.295     2.467                         spi_master_inst0/rx_byte[7]
    SLICE_X33Y200        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     2.652 r  pblock_1             spi_master_inst0/buttons_reg_0_i_6/O
                         net (fo=6, routed)           0.289     2.941                         spi_master_inst0/buttons_reg_0_i_6_n_0
    SLICE_X30Y200        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     3.022 r  pblock_1             spi_master_inst0/pre_buttons_reg[129]_i_3/O
                         net (fo=3, routed)           0.128     3.150                         spi_master_inst0/ascii_period
    SLICE_X31Y200        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     3.376 r  pblock_1             spi_master_inst0/buttons_reg_0_i_8/O
                         net (fo=2, routed)           0.102     3.478                         factory_machine_initializer_inst0/read_light_reg[3]_0
    SLICE_X31Y200        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     3.613 f  pblock_1             factory_machine_initializer_inst0/buttons_reg_0_i_5/O
                         net (fo=25, routed)          0.136     3.750                         spi_master_inst0/read_light_reg[3]
    SLICE_X30Y200        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.187     3.937 r  pblock_1             spi_master_inst0/read_light[3]_i_1/O
                         net (fo=35, routed)          0.400     4.337                         factory_machine_initializer_inst0/sel
    SLICE_X32Y189        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.149     4.486 r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8_i_1/O
                         net (fo=2, routed)           0.352     4.838                         factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/WE
    SLICE_X34Y190        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/DP/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        4.000     4.000 r                       
    E5                                                0.000     4.000 r                       clk (IN)
                         net (fo=0)                   0.000     4.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     4.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     4.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     4.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.936     5.609                         factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/WCLK
    SLICE_X34Y190        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/DP/CLK
                         clock pessimism              0.366     5.974                           
                         clock uncertainty           -0.035     5.939                           
    SLICE_X34Y190        RAMD64E (Setup_G6LUT_SLICEM_CLK_WE)
                                                     -0.266     5.673    pblock_1               factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/DP
  -------------------------------------------------------------------
                         required time                          5.673                           
                         arrival time                          -4.838                           
  -------------------------------------------------------------------
                         slack                                  0.835                           

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 spi_master_inst0/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 1.081ns (38.830%)  route 1.703ns (61.170%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 5.609 - 4.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.001ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.001ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.026     2.054                         spi_master_inst0/CLK
    SLICE_X32Y200        FDRE                                         r  pblock_1             spi_master_inst0/rx_byte_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X32Y200        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.172 f  pblock_1             spi_master_inst0/rx_byte_reg[7]/Q
                         net (fo=9, routed)           0.295     2.467                         spi_master_inst0/rx_byte[7]
    SLICE_X33Y200        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     2.652 r  pblock_1             spi_master_inst0/buttons_reg_0_i_6/O
                         net (fo=6, routed)           0.289     2.941                         spi_master_inst0/buttons_reg_0_i_6_n_0
    SLICE_X30Y200        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     3.022 r  pblock_1             spi_master_inst0/pre_buttons_reg[129]_i_3/O
                         net (fo=3, routed)           0.128     3.150                         spi_master_inst0/ascii_period
    SLICE_X31Y200        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     3.376 r  pblock_1             spi_master_inst0/buttons_reg_0_i_8/O
                         net (fo=2, routed)           0.102     3.478                         factory_machine_initializer_inst0/read_light_reg[3]_0
    SLICE_X31Y200        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     3.613 f  pblock_1             factory_machine_initializer_inst0/buttons_reg_0_i_5/O
                         net (fo=25, routed)          0.136     3.750                         spi_master_inst0/read_light_reg[3]
    SLICE_X30Y200        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.187     3.937 r  pblock_1             spi_master_inst0/read_light[3]_i_1/O
                         net (fo=35, routed)          0.400     4.337                         factory_machine_initializer_inst0/sel
    SLICE_X32Y189        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.149     4.486 r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8_i_1/O
                         net (fo=2, routed)           0.352     4.838                         factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/WE
    SLICE_X34Y190        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/SP/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        4.000     4.000 r                       
    E5                                                0.000     4.000 r                       clk (IN)
                         net (fo=0)                   0.000     4.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     4.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     4.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     4.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.936     5.609                         factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/WCLK
    SLICE_X34Y190        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/SP/CLK
                         clock pessimism              0.366     5.974                           
                         clock uncertainty           -0.035     5.939                           
    SLICE_X34Y190        RAMD64E (Setup_H6LUT_SLICEM_CLK_WE)
                                                     -0.266     5.673    pblock_1               factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__8/SP
  -------------------------------------------------------------------
                         required time                          5.673                           
                         arrival time                          -4.838                           
  -------------------------------------------------------------------
                         slack                                  0.835                           

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 spi_master_inst0/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.069ns (38.515%)  route 1.707ns (61.485%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 5.608 - 4.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.001ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.001ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.026     2.054                         spi_master_inst0/CLK
    SLICE_X32Y200        FDRE                                         r  pblock_1             spi_master_inst0/rx_byte_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X32Y200        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.172 f  pblock_1             spi_master_inst0/rx_byte_reg[7]/Q
                         net (fo=9, routed)           0.295     2.467                         spi_master_inst0/rx_byte[7]
    SLICE_X33Y200        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     2.652 r  pblock_1             spi_master_inst0/buttons_reg_0_i_6/O
                         net (fo=6, routed)           0.289     2.941                         spi_master_inst0/buttons_reg_0_i_6_n_0
    SLICE_X30Y200        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     3.022 r  pblock_1             spi_master_inst0/pre_buttons_reg[129]_i_3/O
                         net (fo=3, routed)           0.128     3.150                         spi_master_inst0/ascii_period
    SLICE_X31Y200        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     3.376 r  pblock_1             spi_master_inst0/buttons_reg_0_i_8/O
                         net (fo=2, routed)           0.102     3.478                         factory_machine_initializer_inst0/read_light_reg[3]_0
    SLICE_X31Y200        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     3.613 f  pblock_1             factory_machine_initializer_inst0/buttons_reg_0_i_5/O
                         net (fo=25, routed)          0.136     3.750                         spi_master_inst0/read_light_reg[3]
    SLICE_X30Y200        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.187     3.937 r  pblock_1             spi_master_inst0/read_light[3]_i_1/O
                         net (fo=35, routed)          0.357     4.294                         factory_machine_initializer_inst0/sel
    SLICE_X29Y191        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.137     4.431 r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4_i_1/O
                         net (fo=2, routed)           0.399     4.830                         factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/WE
    SLICE_X28Y191        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/DP/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        4.000     4.000 r                       
    E5                                                0.000     4.000 r                       clk (IN)
                         net (fo=0)                   0.000     4.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     4.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     4.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     4.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.935     5.608                         factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/WCLK
    SLICE_X28Y191        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/DP/CLK
                         clock pessimism              0.366     5.974                           
                         clock uncertainty           -0.035     5.938                           
    SLICE_X28Y191        RAMD64E (Setup_G6LUT_SLICEM_CLK_WE)
                                                     -0.266     5.672    pblock_1               factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/DP
  -------------------------------------------------------------------
                         required time                          5.672                           
                         arrival time                          -4.830                           
  -------------------------------------------------------------------
                         slack                                  0.843                           

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 spi_master_inst0/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 1.069ns (38.515%)  route 1.707ns (61.485%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 5.608 - 4.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.001ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.001ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.026     2.054                         spi_master_inst0/CLK
    SLICE_X32Y200        FDRE                                         r  pblock_1             spi_master_inst0/rx_byte_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X32Y200        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.172 f  pblock_1             spi_master_inst0/rx_byte_reg[7]/Q
                         net (fo=9, routed)           0.295     2.467                         spi_master_inst0/rx_byte[7]
    SLICE_X33Y200        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     2.652 r  pblock_1             spi_master_inst0/buttons_reg_0_i_6/O
                         net (fo=6, routed)           0.289     2.941                         spi_master_inst0/buttons_reg_0_i_6_n_0
    SLICE_X30Y200        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     3.022 r  pblock_1             spi_master_inst0/pre_buttons_reg[129]_i_3/O
                         net (fo=3, routed)           0.128     3.150                         spi_master_inst0/ascii_period
    SLICE_X31Y200        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     3.376 r  pblock_1             spi_master_inst0/buttons_reg_0_i_8/O
                         net (fo=2, routed)           0.102     3.478                         factory_machine_initializer_inst0/read_light_reg[3]_0
    SLICE_X31Y200        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     3.613 f  pblock_1             factory_machine_initializer_inst0/buttons_reg_0_i_5/O
                         net (fo=25, routed)          0.136     3.750                         spi_master_inst0/read_light_reg[3]
    SLICE_X30Y200        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.187     3.937 r  pblock_1             spi_master_inst0/read_light[3]_i_1/O
                         net (fo=35, routed)          0.357     4.294                         factory_machine_initializer_inst0/sel
    SLICE_X29Y191        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.137     4.431 r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4_i_1/O
                         net (fo=2, routed)           0.399     4.830                         factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/WE
    SLICE_X28Y191        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/SP/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        4.000     4.000 r                       
    E5                                                0.000     4.000 r                       clk (IN)
                         net (fo=0)                   0.000     4.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     4.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     4.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     4.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.935     5.608                         factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/WCLK
    SLICE_X28Y191        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/SP/CLK
                         clock pessimism              0.366     5.974                           
                         clock uncertainty           -0.035     5.938                           
    SLICE_X28Y191        RAMD64E (Setup_H6LUT_SLICEM_CLK_WE)
                                                     -0.266     5.672    pblock_1               factory_machine_initializer_inst0/expect_lights_reg_0_63_0_0__4/SP
  -------------------------------------------------------------------
                         required time                          5.672                           
                         arrival time                          -4.830                           
  -------------------------------------------------------------------
                         slack                                  0.843                           

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 spi_master_inst0/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.067ns (37.818%)  route 1.754ns (62.182%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 5.608 - 4.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.001ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.001ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.026     2.054                         spi_master_inst0/CLK
    SLICE_X32Y200        FDRE                                         r  pblock_1             spi_master_inst0/rx_byte_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X32Y200        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.172 f  pblock_1             spi_master_inst0/rx_byte_reg[7]/Q
                         net (fo=9, routed)           0.295     2.467                         spi_master_inst0/rx_byte[7]
    SLICE_X33Y200        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     2.652 r  pblock_1             spi_master_inst0/buttons_reg_0_i_6/O
                         net (fo=6, routed)           0.289     2.941                         spi_master_inst0/buttons_reg_0_i_6_n_0
    SLICE_X30Y200        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     3.022 r  pblock_1             spi_master_inst0/pre_buttons_reg[129]_i_3/O
                         net (fo=3, routed)           0.128     3.150                         spi_master_inst0/ascii_period
    SLICE_X31Y200        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     3.376 r  pblock_1             spi_master_inst0/buttons_reg_0_i_8/O
                         net (fo=2, routed)           0.102     3.478                         factory_machine_initializer_inst0/read_light_reg[3]_0
    SLICE_X31Y200        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     3.613 f  pblock_1             factory_machine_initializer_inst0/buttons_reg_0_i_5/O
                         net (fo=25, routed)          0.136     3.750                         spi_master_inst0/read_light_reg[3]
    SLICE_X30Y200        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.187     3.937 r  pblock_1             spi_master_inst0/read_light[3]_i_1/O
                         net (fo=35, routed)          0.411     4.347                         factory_machine_initializer_inst0/sel
    SLICE_X32Y190        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.135     4.482 r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0_i_2/O
                         net (fo=4, routed)           0.393     4.875                         factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/WE
    SLICE_X32Y191        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        4.000     4.000 r                       
    E5                                                0.000     4.000 r                       clk (IN)
                         net (fo=0)                   0.000     4.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     4.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     4.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     4.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.935     5.608                         factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/WCLK
    SLICE_X32Y191        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.HIGH/CLK
                         clock pessimism              0.423     6.030                           
                         clock uncertainty           -0.035     5.995                           
    SLICE_X32Y191        RAMD64E (Setup_E6LUT_SLICEM_CLK_WE)
                                                     -0.266     5.729    pblock_1               factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          5.729                           
                         arrival time                          -4.875                           
  -------------------------------------------------------------------
                         slack                                  0.853                           

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 spi_master_inst0/rx_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.067ns (37.818%)  route 1.754ns (62.182%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 5.608 - 4.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.026ns (routing 0.001ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.001ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.026     2.054                         spi_master_inst0/CLK
    SLICE_X32Y200        FDRE                                         r  pblock_1             spi_master_inst0/rx_byte_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X32Y200        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.172 f  pblock_1             spi_master_inst0/rx_byte_reg[7]/Q
                         net (fo=9, routed)           0.295     2.467                         spi_master_inst0/rx_byte[7]
    SLICE_X33Y200        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     2.652 r  pblock_1             spi_master_inst0/buttons_reg_0_i_6/O
                         net (fo=6, routed)           0.289     2.941                         spi_master_inst0/buttons_reg_0_i_6_n_0
    SLICE_X30Y200        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.081     3.022 r  pblock_1             spi_master_inst0/pre_buttons_reg[129]_i_3/O
                         net (fo=3, routed)           0.128     3.150                         spi_master_inst0/ascii_period
    SLICE_X31Y200        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     3.376 r  pblock_1             spi_master_inst0/buttons_reg_0_i_8/O
                         net (fo=2, routed)           0.102     3.478                         factory_machine_initializer_inst0/read_light_reg[3]_0
    SLICE_X31Y200        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.135     3.613 f  pblock_1             factory_machine_initializer_inst0/buttons_reg_0_i_5/O
                         net (fo=25, routed)          0.136     3.750                         spi_master_inst0/read_light_reg[3]
    SLICE_X30Y200        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.187     3.937 r  pblock_1             spi_master_inst0/read_light[3]_i_1/O
                         net (fo=35, routed)          0.411     4.347                         factory_machine_initializer_inst0/sel
    SLICE_X32Y190        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.135     4.482 r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0_i_2/O
                         net (fo=4, routed)           0.393     4.875                         factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/WE
    SLICE_X32Y191        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.LOW/WE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        4.000     4.000 r                       
    E5                                                0.000     4.000 r                       clk (IN)
                         net (fo=0)                   0.000     4.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     4.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     4.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     4.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.935     5.608                         factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/WCLK
    SLICE_X32Y191        RAMD64E                                      r  pblock_1             factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.LOW/CLK
                         clock pessimism              0.423     6.030                           
                         clock uncertainty           -0.035     5.995                           
    SLICE_X32Y191        RAMD64E (Setup_F6LUT_SLICEM_CLK_WE)
                                                     -0.266     5.729    pblock_1               factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          5.729                           
                         arrival time                          -4.875                           
  -------------------------------------------------------------------
                         slack                                  0.853                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 factory_machine_initializer_inst0/pre_buttons_reg_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/DINBDIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.112ns (53.571%)  route 0.097ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Net Delay (Source):      0.883ns (routing 0.001ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.001ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.883     1.556                         factory_machine_initializer_inst0/CLK
    SLICE_X27Y195        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[129]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X27Y195        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     1.668 r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[129]/Q
                         net (fo=2, routed)           0.097     1.765                         factory_machine_initializer_inst0/pre_buttons_reg[129]
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/DINBDIN[25]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.195     2.222                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
                         clock pessimism             -0.420     1.803                           
    RAMB36_X0Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[25])
                                                     -0.048     1.755    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                         -1.755                           
                         arrival time                           1.765                           
  -------------------------------------------------------------------
                         slack                                  0.010                           

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 factory_machine_initializer_inst0/pre_buttons_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.114ns (60.265%)  route 0.075ns (39.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Net Delay (Source):      0.904ns (routing 0.001ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.001ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.904     1.576                         factory_machine_initializer_inst0/CLK
    SLICE_X27Y193        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[95]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X27Y193        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     1.690 r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[95]/Q
                         net (fo=2, routed)           0.075     1.765                         factory_machine_initializer_inst0/pre_buttons_reg[95]
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/DINADIN[23]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.195     2.222                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
                         clock pessimism             -0.419     1.803                           
    RAMB36_X0Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[23])
                                                     -0.048     1.755    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                         -1.755                           
                         arrival time                           1.765                           
  -------------------------------------------------------------------
                         slack                                  0.011                           

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 factory_machine_initializer_inst0/pre_buttons_reg_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.112ns (56.546%)  route 0.086ns (43.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Net Delay (Source):      0.904ns (routing 0.001ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.001ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.904     1.576                         factory_machine_initializer_inst0/CLK
    SLICE_X27Y193        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[102]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X27Y193        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     1.688 r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[102]/Q
                         net (fo=2, routed)           0.086     1.774                         factory_machine_initializer_inst0/pre_buttons_reg[102]
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/DINADIN[30]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.195     2.222                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
                         clock pessimism             -0.419     1.803                           
    RAMB36_X0Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[30])
                                                     -0.048     1.755    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                         -1.755                           
                         arrival time                           1.774                           
  -------------------------------------------------------------------
                         slack                                  0.019                           

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 factory_machine_initializer_inst0/pre_buttons_reg_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.112ns (59.553%)  route 0.076ns (40.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      0.905ns (routing 0.001ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.001ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.905     1.577                         factory_machine_initializer_inst0/CLK
    SLICE_X27Y191        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[96]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X27Y191        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     1.689 r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[96]/Q
                         net (fo=2, routed)           0.076     1.765                         factory_machine_initializer_inst0/pre_buttons_reg[96]
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/DINADIN[24]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.195     2.222                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
                         clock pessimism             -0.429     1.794                           
    RAMB36_X0Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[24])
                                                     -0.048     1.746    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                         -1.746                           
                         arrival time                           1.765                           
  -------------------------------------------------------------------
                         slack                                  0.020                           

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 factory_machine_initializer_inst0/pre_buttons_reg_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/DINADIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.126%)  route 0.107ns (48.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Net Delay (Source):      0.883ns (routing 0.001ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.001ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.883     1.556                         factory_machine_initializer_inst0/CLK
    SLICE_X27Y195        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[103]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X27Y195        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     1.668 r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[103]/Q
                         net (fo=2, routed)           0.107     1.775                         factory_machine_initializer_inst0/pre_buttons_reg[103]
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/DINADIN[31]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.195     2.222                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
                         clock pessimism             -0.420     1.803                           
    RAMB36_X0Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[31])
                                                     -0.048     1.755    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                         -1.755                           
                         arrival time                           1.775                           
  -------------------------------------------------------------------
                         slack                                  0.020                           

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 factory_machine_initializer_inst0/pre_buttons_reg_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.112ns (59.871%)  route 0.075ns (40.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      0.908ns (routing 0.001ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.001ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.908     1.580                         factory_machine_initializer_inst0/CLK
    SLICE_X27Y191        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[98]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X27Y191        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     1.692 r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[98]/Q
                         net (fo=2, routed)           0.075     1.767                         factory_machine_initializer_inst0/pre_buttons_reg[98]
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/DINADIN[26]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.195     2.222                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
                         clock pessimism             -0.429     1.794                           
    RAMB36_X0Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[26])
                                                     -0.048     1.746    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                         -1.746                           
                         arrival time                           1.767                           
  -------------------------------------------------------------------
                         slack                                  0.022                           

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 factory_machine_initializer_inst0/pre_buttons_reg_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/DINBDIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.112ns (43.910%)  route 0.143ns (56.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.901ns (routing 0.001ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.001ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.901     1.574                         factory_machine_initializer_inst0/CLK
    SLICE_X28Y194        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[117]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X28Y194        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     1.686 r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[117]/Q
                         net (fo=2, routed)           0.143     1.829                         factory_machine_initializer_inst0/pre_buttons_reg[117]
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/DINBDIN[13]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.195     2.222                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
                         clock pessimism             -0.369     1.853                           
    RAMB36_X0Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[13])
                                                     -0.048     1.805    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                         -1.805                           
                         arrival time                           1.829                           
  -------------------------------------------------------------------
                         slack                                  0.024                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 factory_machine_initializer_inst0/pre_buttons_reg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.112ns (51.295%)  route 0.106ns (48.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Net Delay (Source):      0.890ns (routing 0.001ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.001ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.890     1.563                         factory_machine_initializer_inst0/CLK
    SLICE_X27Y194        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[101]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X27Y194        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     1.675 r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[101]/Q
                         net (fo=2, routed)           0.106     1.781                         factory_machine_initializer_inst0/pre_buttons_reg[101]
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/DINADIN[29]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.195     2.222                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
                         clock pessimism             -0.420     1.803                           
    RAMB36_X0Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[29])
                                                     -0.048     1.755    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                         -1.755                           
                         arrival time                           1.781                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 factory_machine_initializer_inst0/pre_buttons_reg_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/DINBDIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.112ns (51.531%)  route 0.105ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Net Delay (Source):      0.892ns (routing 0.001ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.001ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.892     1.565                         factory_machine_initializer_inst0/CLK
    SLICE_X27Y190        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[106]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X27Y190        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     1.677 r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[106]/Q
                         net (fo=2, routed)           0.105     1.782                         factory_machine_initializer_inst0/pre_buttons_reg[106]
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/DINBDIN[2]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.195     2.222                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
                         clock pessimism             -0.420     1.803                           
    RAMB36_X0Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[2])
                                                     -0.048     1.755    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                         -1.755                           
                         arrival time                           1.782                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 factory_machine_initializer_inst0/pre_buttons_reg_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            factory_machine_initializer_inst0/buttons_reg_1/DINBDIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.112ns (43.738%)  route 0.144ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Net Delay (Source):      0.908ns (routing 0.001ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.001ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.908     1.581                         factory_machine_initializer_inst0/CLK
    SLICE_X28Y193        FDRE                                         r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[107]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X28Y193        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     1.693 r  pblock_1             factory_machine_initializer_inst0/pre_buttons_reg_reg[107]/Q
                         net (fo=2, routed)           0.144     1.837                         factory_machine_initializer_inst0/pre_buttons_reg[107]
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/DINBDIN[3]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.195     2.222                         factory_machine_initializer_inst0/CLK
    RAMB36_X0Y38         RAMB36E2                                     r  pblock_1             factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
                         clock pessimism             -0.369     1.853                           
    RAMB36_X0Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[3])
                                                     -0.048     1.805    pblock_1               factory_machine_initializer_inst0/buttons_reg_1
  -------------------------------------------------------------------
                         required time                         -1.805                           
                         arrival time                           1.837                           
  -------------------------------------------------------------------
                         slack                                  0.032                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y39   factory_machine_initializer_inst0/buttons_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y39   factory_machine_initializer_inst0/buttons_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y38   factory_machine_initializer_inst0/buttons_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         4.000       2.040      RAMB36_X0Y38   factory_machine_initializer_inst0/buttons_reg_1/CLKBWRCLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         4.000       2.476      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.HIGH/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         4.000       2.476      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.LOW/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         4.000       2.476      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/SP.HIGH/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         4.000       2.476      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/SP.LOW/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         4.000       2.476      SLICE_X32Y193  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0__0/DP.HIGH/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         4.000       2.476      SLICE_X32Y193  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0__0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y193  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0__0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y193  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0__0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y191  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y193  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0__0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         2.000       1.238      SLICE_X32Y193  factory_machine_initializer_inst0/expect_lights_reg_0_127_0_0__0/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.558ns  (logic 1.019ns (39.824%)  route 1.539ns (60.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.001ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.994     2.022                         spi_master_inst0/CLK
    SLICE_X31Y201        FDRE                                         r  pblock_1             spi_master_inst0/sclk_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y201        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.134 r  pblock_1             spi_master_inst0/sclk_reg/Q
                         net (fo=2, routed)           1.539     3.673                         spi_sclk_OBUF
    D4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.907     4.580 r  pblock_1             spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.580                         spi_sclk
    D4                                                                r                       spi_sclk (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 spi_master_inst0/ss_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spi_ss_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.507ns  (logic 1.024ns (40.857%)  route 1.483ns (59.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.037ns (routing 0.001ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.037     2.064                         spi_master_inst0/CLK
    SLICE_X30Y195        FDSE                                         r  pblock_1             spi_master_inst0/ss_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X30Y195        FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.181 r  pblock_1             spi_master_inst0/ss_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.483     3.664                         lopt_1
    F2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.907     4.572 r  pblock_1             spi_ss_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.572                         spi_ss_out[1]
    F2                                                                r                       spi_ss_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 spi_master_inst0/ss_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spi_ss_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.455ns  (logic 1.038ns (42.276%)  route 1.417ns (57.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.037ns (routing 0.001ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.037     2.064                         spi_master_inst0/CLK
    SLICE_X30Y195        FDSE                                         r  pblock_1             spi_master_inst0/ss_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X30Y195        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     2.180 r  pblock_1             spi_master_inst0/ss_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.417     3.597                         lopt_2
    E1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.922     4.519 r  pblock_1             spi_ss_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.519                         spi_ss_out[2]
    E1                                                                r                       spi_ss_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 spi_master_inst0/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.446ns  (logic 1.017ns (41.588%)  route 1.429ns (58.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.032ns (routing 0.001ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.032     2.059                         spi_master_inst0/CLK
    SLICE_X33Y198        FDRE                                         r  pblock_1             spi_master_inst0/mosi_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X33Y198        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.173 r  pblock_1             spi_master_inst0/mosi_reg/Q
                         net (fo=1, routed)           1.429     3.602                         spi_mosi_OBUF
    E4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.903     4.506 r  pblock_1             spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     4.506                         spi_mosi
    E4                                                                r                       spi_mosi (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 spi_master_inst0/ss_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spi_ss_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.403ns  (logic 1.027ns (42.736%)  route 1.376ns (57.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.037ns (routing 0.001ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.524     0.524 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.524 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.460     0.984                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.028 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        1.037     2.064                         spi_master_inst0/CLK
    SLICE_X30Y195        FDSE                                         r  pblock_1             spi_master_inst0/ss_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X30Y195        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.180 r  pblock_1             spi_master_inst0/ss_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.376     3.556                         lopt
    G1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.911     4.467 r  pblock_1             spi_ss_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.467                         spi_ss_out[0]
    G1                                                                r                       spi_ss_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst0/ss_out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spi_ss_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.086ns  (logic 0.488ns (44.923%)  route 0.598ns (55.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.001ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.335                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.358 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.548     0.905                         spi_master_inst0/CLK
    SLICE_X30Y195        FDSE                                         r  pblock_1             spi_master_inst0/ss_out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X30Y195        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     0.990 r  pblock_1             spi_master_inst0/ss_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.598     1.588                         lopt
    G1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.403     1.991 r  pblock_1             spi_ss_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.991                         spi_ss_out[0]
    G1                                                                r                       spi_ss_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 spi_master_inst0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.481ns (43.666%)  route 0.620ns (56.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.001ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.335                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.358 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.534     0.892                         spi_master_inst0/CLK
    SLICE_X31Y201        FDRE                                         r  pblock_1             spi_master_inst0/sclk_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y201        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.974 r  pblock_1             spi_master_inst0/sclk_reg/Q
                         net (fo=2, routed)           0.620     1.594                         spi_sclk_OBUF
    D4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     1.992 r  pblock_1             spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.992                         spi_sclk
    D4                                                                r                       spi_sclk (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 spi_master_inst0/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.097ns  (logic 0.479ns (43.683%)  route 0.618ns (56.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.335                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.358 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.546     0.903                         spi_master_inst0/CLK
    SLICE_X33Y198        FDRE                                         r  pblock_1             spi_master_inst0/mosi_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X33Y198        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.987 r  pblock_1             spi_master_inst0/mosi_reg/Q
                         net (fo=1, routed)           0.618     1.605                         spi_mosi_OBUF
    E4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.395     2.001 r  pblock_1             spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     2.001                         spi_mosi
    E4                                                                r                       spi_mosi (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 spi_master_inst0/ss_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spi_ss_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.499ns (45.299%)  route 0.602ns (54.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.001ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.335                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.358 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.548     0.905                         spi_master_inst0/CLK
    SLICE_X30Y195        FDSE                                         r  pblock_1             spi_master_inst0/ss_out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X30Y195        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     0.990 r  pblock_1             spi_master_inst0/ss_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.602     1.592                         lopt_2
    E1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.414     2.006 r  pblock_1             spi_ss_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.006                         spi_ss_out[2]
    E1                                                                r                       spi_ss_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 spi_master_inst0/ss_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            spi_ss_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.109ns  (logic 0.484ns (43.661%)  route 0.625ns (56.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.001ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.176     0.335                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.358 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.548     0.905                         spi_master_inst0/CLK
    SLICE_X30Y195        FDSE                                         r  pblock_1             spi_master_inst0/ss_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X30Y195        FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     0.990 r  pblock_1             spi_master_inst0/ss_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.625     1.615                         lopt_1
    F2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     2.015 r  pblock_1             spi_ss_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.015                         spi_ss_out[1]
    F2                                                                r                       spi_ss_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_pad
                            (input port)
  Destination:            io_sync_inst0/reset_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.017ns  (logic 0.510ns (25.271%)  route 1.507ns (74.729%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.901ns (routing 0.001ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    F8                                                0.000     0.000 r                       reset_pad (IN)
                         net (fo=0)                   0.000     0.000                         reset_pad_IBUF_inst/I
    F8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  pblock_1             reset_pad_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510                         reset_pad_IBUF_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  pblock_1             reset_pad_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.507     2.017                         io_sync_inst0/D[0]
    SLICE_X28Y194        FDRE                                         r  pblock_1             io_sync_inst0/reset_sync_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.901     1.574                         io_sync_inst0/CLK
    SLICE_X28Y194        FDRE                                         r  pblock_1             io_sync_inst0/reset_sync_reg[1]/C

Slack:                    inf
  Source:                 spi_miso_pad
                            (input port)
  Destination:            io_sync_inst0/spi_miso_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.792ns  (logic 0.524ns (29.242%)  route 1.268ns (70.758%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.886ns (routing 0.001ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    F3                                                0.000     0.000 r                       spi_miso_pad (IN)
                         net (fo=0)                   0.000     0.000                         spi_miso_pad_IBUF_inst/I
    F3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.524     0.524 r  pblock_1             spi_miso_pad_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.524                         spi_miso_pad_IBUF_inst/OUT
    F3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.524 r  pblock_1             spi_miso_pad_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.268     1.792                         io_sync_inst0/spi_miso_sync_reg[1]_0[0]
    SLICE_X25Y193        FDRE                                         r  pblock_1             io_sync_inst0/spi_miso_sync_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.274     0.274 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.274                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.274 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.360     0.634                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.673 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.886     1.559                         io_sync_inst0/CLK
    SLICE_X25Y193        FDRE                                         r  pblock_1             io_sync_inst0/spi_miso_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso_pad
                            (input port)
  Destination:            io_sync_inst0/spi_miso_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.159ns (25.766%)  route 0.458ns (74.234%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.577ns (routing 0.001ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    F3                                                0.000     0.000 r                       spi_miso_pad (IN)
                         net (fo=0)                   0.000     0.000                         spi_miso_pad_IBUF_inst/I
    F3                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.159     0.159 r  pblock_1             spi_miso_pad_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159                         spi_miso_pad_IBUF_inst/OUT
    F3                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.159 r  pblock_1             spi_miso_pad_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.458     0.617                         io_sync_inst0/spi_miso_sync_reg[1]_0[0]
    SLICE_X25Y193        FDRE                                         r  pblock_1             io_sync_inst0/spi_miso_sync_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.344     0.344 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.344                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.650                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.676 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.577     1.253                         io_sync_inst0/CLK
    SLICE_X25Y193        FDRE                                         r  pblock_1             io_sync_inst0/spi_miso_sync_reg[1]/C

Slack:                    inf
  Source:                 reset_pad
                            (input port)
  Destination:            io_sync_inst0/reset_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.145ns (20.248%)  route 0.570ns (79.752%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.589ns (routing 0.001ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    F8                                                0.000     0.000 r                       reset_pad (IN)
                         net (fo=0)                   0.000     0.000                         reset_pad_IBUF_inst/I
    F8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  pblock_1             reset_pad_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145                         reset_pad_IBUF_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  pblock_1             reset_pad_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.570     0.715                         io_sync_inst0/D[0]
    SLICE_X28Y194        FDRE                                         r  pblock_1             io_sync_inst0/reset_sync_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                       
    E5                                                0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         clk_IBUF_inst/I
    E5                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.344     0.344 r  pblock_1             clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.344                         clk_IBUF_inst/OUT
    E5                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.344 r  pblock_1             clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.306     0.650                         clk_IBUF
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     0.676 r  pblock_1             clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=1104, routed)        0.589     1.265                         io_sync_inst0/CLK
    SLICE_X28Y194        FDRE                                         r  pblock_1             io_sync_inst0/reset_sync_reg[1]/C





