
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv
Parsing SystemVerilog input from `/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv' to AST representation.
verilog frontend filename /home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv
Storing AST representation for module `$abstract\dotprod'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v
Parsing Verilog input from `/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v' to AST representation.
verilog frontend filename /home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

4. Executing ATTRMAP pass (move or copy attributes).

5. Executing SYNTH_ECP5 pass.

5.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

5.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

5.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

5.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dotprod'.
Generating RTLIL representation for module `\dotprod'.
Warning: Replacing memory \b_array with list of registers. See /home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:36
Warning: Replacing memory \a_array with list of registers. See /home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:34

5.4.4. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:     \dotprod

5.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

5.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

5.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Used module:     \dotprod

5.4.8. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Used module:     \dotprod
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\dotprod'.
Removed 5 unused modules.

5.5. Executing PROC pass (convert processes to netlists).

5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6963$2391'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6944$2390'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6929$2389'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7120$1500'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7102$1490'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7084$1480'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7066$1470'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5442$1142'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5434$1141'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5418$1126'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5410$1125'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5394$1110'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1109'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5370$1094'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5362$1093'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4253$894'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Cleaned up 38 empty switches.

5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3573 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3544 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3533 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3532 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3531 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3530 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3521 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3512 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3479 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3476 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3470 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3449 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3445 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3441 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3438 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3426 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3423 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3410 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3403 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3399 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3385 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3363 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3360 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3357 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3356 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3355 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3354 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3353 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3352 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3349 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3346 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3345 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3344 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3343 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3342 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3341 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3340 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3339 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3332 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3331 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3289 in module DataCache.
Removed 2 dead cases from process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266 in module dotprod.
Marked 6 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266 in module dotprod.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263 in module dotprod.
Marked 5 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3193 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3192 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3185 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3156 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3155 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3154 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3153 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3152 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3151 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3150 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3149 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3148 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$2982 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$2979 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$2978 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$2973 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$2972 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$2964 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$2956 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$2953 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$2947 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$2946 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$2945 in module VexRiscv.
Marked 18 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$2944 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2930 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2929 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2928 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2927 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2923 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2901 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2900 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2899 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2898 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2892 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2882 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2880 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2877 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2873 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2869 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2842 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2841 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2833 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2832 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2829 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2828 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2824 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2823 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2822 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2820 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2799 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2788 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2787 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2786 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2783 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2780 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2770 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2765 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2741 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2740 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2737 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2736 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2717 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2710 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2708 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2697 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2683 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2679 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2675 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2674 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2668 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2666 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2662 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2659 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2652 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2651 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2650 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2649 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2648 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2647 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2646 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2645 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2644 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2643 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2642 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2641 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2640 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2639 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2638 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2637 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2636 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2635 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2634 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2633 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2632 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2631 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2630 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2629 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2628 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2627 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2626 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2615 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2613 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2612 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2611 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2610 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2609 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2589 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2588 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2587 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2580 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7427$1631 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7413$1623 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7399$1615 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7385$1607 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$1599 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7357$1591 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1583 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7329$1575 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7315$1567 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7301$1559 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7287$1551 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7273$1543 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7259$1535 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1527 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7231$1519 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7217$1511 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7132$1502 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7115$1492 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7097$1482 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7079$1472 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7061$1462 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7002$1452 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6981$1442 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414 in module colorlight_i5.
Marked 66 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5552$1186 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5535$1179 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1172 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5501$1165 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1158 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5450$1156 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5337$1091 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5320$1090 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5303$1089 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1088 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1087 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5252$1086 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5235$1085 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5201$1083 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5184$1082 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1081 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5150$1080 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5133$1079 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1078 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5099$1077 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5082$1076 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1074 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5037$1073 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5026$1072 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5015$1071 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5004$1070 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1069 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4982$1068 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3778$531 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$501 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3452$471 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3289$441 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2675$370 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2537$365 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$353 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$342 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317 in module colorlight_i5.
Removed a total of 2 dead cases.

5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 117 redundant assignments.
Promoted 1418 assignments to connections.

5.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2203$2384'.
  Set init value: \t_self1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2202$2383'.
  Set init value: \t_self0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2197$2382'.
  Set init value: \storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2196$2381'.
  Set init value: \start_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2194$2380'.
  Set init value: \start_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$2379'.
  Set init value: \socbushandler_slaves = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2186$2378'.
  Set init value: \socbushandler_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$2377'.
  Set init value: \socbushandler_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2179$2376'.
  Set init value: \socbushandler_master = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$2375'.
  Set init value: \socbushandler_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2177$2374'.
  Set init value: \socbushandler_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$2373'.
  Set init value: \socbushandler_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2174$2372'.
  Set init value: \self6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2173$2371'.
  Set init value: \self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2172$2370'.
  Set init value: \self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2171$2369'.
  Set init value: \self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2170$2368'.
  Set init value: \self2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2169$2367'.
  Set init value: \self1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2168$2366'.
  Set init value: \self0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$2365'.
  Set init value: \rhs_self9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$2364'.
  Set init value: \rhs_self8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2163$2363'.
  Set init value: \rhs_self7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2162$2362'.
  Set init value: \rhs_self6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$2361'.
  Set init value: \rhs_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2160$2360'.
  Set init value: \rhs_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2159$2359'.
  Set init value: \rhs_self31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2158$2358'.
  Set init value: \rhs_self30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2157$2357'.
  Set init value: \rhs_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2156$2356'.
  Set init value: \rhs_self29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$2355'.
  Set init value: \rhs_self28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$2354'.
  Set init value: \rhs_self27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2153$2353'.
  Set init value: \rhs_self26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2152$2352'.
  Set init value: \rhs_self25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2151$2351'.
  Set init value: \rhs_self24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2150$2350'.
  Set init value: \rhs_self23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2149$2349'.
  Set init value: \rhs_self22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$2348'.
  Set init value: \rhs_self21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2147$2347'.
  Set init value: \rhs_self20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$2346'.
  Set init value: \rhs_self2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2145$2345'.
  Set init value: \rhs_self19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2144$2344'.
  Set init value: \rhs_self18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2143$2343'.
  Set init value: \rhs_self17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2142$2342'.
  Set init value: \rhs_self16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2141$2341'.
  Set init value: \rhs_self15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2340'.
  Set init value: \rhs_self14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2139$2339'.
  Set init value: \rhs_self13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2138$2338'.
  Set init value: \rhs_self12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2137$2337'.
  Set init value: \rhs_self11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2136$2336'.
  Set init value: \rhs_self10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2135$2335'.
  Set init value: \rhs_self1 = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2134$2334'.
  Set init value: \rhs_self0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2130$2333'.
  Set init value: \result_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2129$2332'.
  Set init value: \regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2128$2331'.
  Set init value: \regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2127$2330'.
  Set init value: \re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2126$2329'.
  Set init value: \rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2125$2328'.
  Set init value: \mode = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$2327'.
  Set init value: \leds = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2024$2326'.
  Set init value: \done_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2017$2325'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1998$2324'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2323'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1991$2322'.
  Set init value: \csr_bankarray_interface6_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1986$2321'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1981$2320'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2319'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1971$2318'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1966$2317'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1961$2316'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1958$2315'.
  Set init value: \csr_bankarray_csrbank6_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1956$2314'.
  Set init value: \csr_bankarray_csrbank6_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1954$2313'.
  Set init value: \csr_bankarray_csrbank6_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1952$2312'.
  Set init value: \csr_bankarray_csrbank6_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1949$2311'.
  Set init value: \csr_bankarray_csrbank6_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1947$2310'.
  Set init value: \csr_bankarray_csrbank6_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1945$2309'.
  Set init value: \csr_bankarray_csrbank6_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2308'.
  Set init value: \csr_bankarray_csrbank6_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2307'.
  Set init value: \csr_bankarray_csrbank6_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2306'.
  Set init value: \csr_bankarray_csrbank6_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$2305'.
  Set init value: \csr_bankarray_csrbank6_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1935$2304'.
  Set init value: \csr_bankarray_csrbank6_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2303'.
  Set init value: \csr_bankarray_csrbank6_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2302'.
  Set init value: \csr_bankarray_csrbank6_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2301'.
  Set init value: \csr_bankarray_csrbank5_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$2300'.
  Set init value: \csr_bankarray_csrbank5_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2299'.
  Set init value: \csr_bankarray_csrbank5_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$2298'.
  Set init value: \csr_bankarray_csrbank5_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1920$2297'.
  Set init value: \csr_bankarray_csrbank5_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$2296'.
  Set init value: \csr_bankarray_csrbank5_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2295'.
  Set init value: \csr_bankarray_csrbank5_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1914$2294'.
  Set init value: \csr_bankarray_csrbank5_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1912$2293'.
  Set init value: \csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1910$2292'.
  Set init value: \csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1908$2291'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1906$2290'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1904$2289'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1902$2288'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1900$2287'.
  Set init value: \csr_bankarray_csrbank5_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1898$2286'.
  Set init value: \csr_bankarray_csrbank5_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1895$2285'.
  Set init value: \csr_bankarray_csrbank4_phy_clk_divisor0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1893$2284'.
  Set init value: \csr_bankarray_csrbank4_phy_clk_divisor0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1891$2283'.
  Set init value: \csr_bankarray_csrbank4_mmap_dummy_bits0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1889$2282'.
  Set init value: \csr_bankarray_csrbank4_mmap_dummy_bits0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1887$2281'.
  Set init value: \csr_bankarray_csrbank4_master_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2280'.
  Set init value: \csr_bankarray_csrbank4_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1883$2279'.
  Set init value: \csr_bankarray_csrbank4_master_phyconfig0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1881$2278'.
  Set init value: \csr_bankarray_csrbank4_master_phyconfig0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1879$2277'.
  Set init value: \csr_bankarray_csrbank4_master_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2276'.
  Set init value: \csr_bankarray_csrbank4_master_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2275'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2274'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2273'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2272'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1866$2271'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1864$2270'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1862$2269'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$2268'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$2267'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1856$2266'.
  Set init value: \csr_bankarray_csrbank3_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1854$2265'.
  Set init value: \csr_bankarray_csrbank3_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1852$2264'.
  Set init value: \csr_bankarray_csrbank3_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1849$2263'.
  Set init value: \csr_bankarray_csrbank2_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$2262'.
  Set init value: \csr_bankarray_csrbank2_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1845$2261'.
  Set init value: \csr_bankarray_csrbank1_start0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1843$2260'.
  Set init value: \csr_bankarray_csrbank1_start0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1840$2259'.
  Set init value: \csr_bankarray_csrbank1_result1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1838$2258'.
  Set init value: \csr_bankarray_csrbank1_result1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1836$2257'.
  Set init value: \csr_bankarray_csrbank1_result0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$2256'.
  Set init value: \csr_bankarray_csrbank1_result0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2255'.
  Set init value: \csr_bankarray_csrbank1_done_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2254'.
  Set init value: \csr_bankarray_csrbank1_done_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1827$2253'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1825$2252'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2251'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$2250'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2249'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2248'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2246'.
  Set init value: \crg_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1807$2245'.
  Set init value: \count = 25'1110010011100001110000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$2244'.
  Set init value: \chaser = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1805$2243'.
  Set init value: \basesoc_write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$2242'.
  Set init value: \basesoc_word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2241'.
  Set init value: \basesoc_word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1802$2240'.
  Set init value: \basesoc_wishbone_bridge_wdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1776$2237'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1771$2236'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$2235'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1753$2234'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1745$2233'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1742$2232'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1741$2231'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1740$2230'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1739$2229'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1732$2228'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2227'.
  Set init value: \basesoc_wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1729$2226'.
  Set init value: \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2225'.
  Set init value: \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1727$2224'.
  Set init value: \basesoc_wishbone_bridge_cmd_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2223'.
  Set init value: \basesoc_wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$2222'.
  Set init value: \basesoc_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1721$2221'.
  Set init value: \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1720$2220'.
  Set init value: \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1719$2219'.
  Set init value: \basesoc_wishbone_bridge_cmd_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$2218'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1717$2217'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1716$2216'.
  Set init value: \basesoc_wishbone_bridge_cmd_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1715$2215'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1714$2214'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1713$2213'.
  Set init value: \basesoc_wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1712$2212'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1711$2211'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2209'.
  Set init value: \basesoc_wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1700$2208'.
  Set init value: \basesoc_wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1686$2206'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1683$2205'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1676$2204'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1658$2200'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1653$2199'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1651$2198'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1643$2197'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1642$2196'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1637$2195'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1636$2194'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1635$2193'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1633$2192'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2191'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$2190'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1619$2189'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1601$2187'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1596$2186'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1594$2185'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1586$2184'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1585$2183'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1580$2182'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1579$2181'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1578$2180'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1576$2179'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1575$2178'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$2177'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1572$2176'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1568$2175'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1567$2174'.
  Set init value: \basesoc_tx_mux_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1565$2173'.
  Set init value: \basesoc_tx_mux_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1564$2172'.
  Set init value: \basesoc_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1563$2171'.
  Set init value: \basesoc_tx_mux_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1562$2170'.
  Set init value: \basesoc_tx_mux_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1561$2169'.
  Set init value: \basesoc_tx_mux_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1560$2168'.
  Set init value: \basesoc_tx_mux_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1557$2167'.
  Set init value: \basesoc_tx_mux_endpoint1_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1549$2166'.
  Set init value: \basesoc_tx_mux_endpoint0_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1542$2165'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1541$2164'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1540$2163'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2162'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2161'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1537$2160'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2159'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1535$2158'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2157'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$2156'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2155'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$2154'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$2153'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1523$2152'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$2151'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1519$2150'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1518$2149'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1517$2148'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1514$2147'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2146'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1512$2145'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1511$2144'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1509$2143'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1508$2142'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1507$2141'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2140'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$2139'.
  Set init value: \basesoc_tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1498$2138'.
  Set init value: \basesoc_tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2137'.
  Set init value: \basesoc_spiflash_phy_storage = 8'00000001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2136'.
  Set init value: \basesoc_spiflash_phy_sr_out_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1494$2135'.
  Set init value: \basesoc_spiflash_phy_sr_out_load = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1493$2134'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1492$2133'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1491$2132'.
  Set init value: \basesoc_spiflash_phy_sr_out_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2131'.
  Set init value: \basesoc_spiflash_phy_sr_out = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2130'.
  Set init value: \basesoc_spiflash_phy_sr_in_shift = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2129'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1487$2128'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2127'.
  Set init value: \basesoc_spiflash_phy_sr_in_cnt = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1485$2126'.
  Set init value: \basesoc_spiflash_phy_sr_in = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1483$2125'.
  Set init value: \basesoc_spiflash_phy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2122'.
  Set init value: \basesoc_spiflash_phy_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1470$2121'.
  Set init value: \basesoc_spiflash_phy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1468$2120'.
  Set init value: \basesoc_spiflash_phy_posedge_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1463$2118'.
  Set init value: \basesoc_spiflash_phy_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1462$2117'.
  Set init value: \basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1461$2116'.
  Set init value: \basesoc_spiflash_phy_dq_oe_litespiphy_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1460$2115'.
  Set init value: \basesoc_spiflash_phy_dq_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1459$2114'.
  Set init value: \basesoc_spiflash_phy_dq_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2113'.
  Set init value: \basesoc_spiflash_phy_div = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1453$2112'.
  Set init value: \basesoc_spiflash_phy_count = 4'1011
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1452$2111'.
  Set init value: \basesoc_spiflash_phy_cnt = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1451$2110'.
  Set init value: \basesoc_spiflash_phy_clk_reg = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1450$2109'.
  Set init value: \basesoc_spiflash_phy_clk = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1449$2108'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1448$2107'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$2106'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1445$2105'.
  Set init value: \basesoc_sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1444$2104'.
  Set init value: \basesoc_sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$2103'.
  Set init value: \basesoc_sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1440$2102'.
  Set init value: \basesoc_sdram_twtrcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1438$2101'.
  Set init value: \basesoc_sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$2100'.
  Set init value: \basesoc_sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1433$2099'.
  Set init value: \basesoc_sdram_timer_count1 = 10'1110101001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$2098'.
  Set init value: \basesoc_sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1430$2097'.
  Set init value: \basesoc_sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2095'.
  Set init value: \basesoc_sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1425$2094'.
  Set init value: \basesoc_sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1424$2093'.
  Set init value: \basesoc_sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$2092'.
  Set init value: \basesoc_sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1415$2089'.
  Set init value: \basesoc_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$2088'.
  Set init value: \basesoc_sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1404$2087'.
  Set init value: \basesoc_sdram_sequencer_trigger = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1402$2086'.
  Set init value: \basesoc_sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1401$2085'.
  Set init value: \basesoc_sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1399$2084'.
  Set init value: \basesoc_sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$2083'.
  Set init value: \basesoc_sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1393$2082'.
  Set init value: \basesoc_sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$2081'.
  Set init value: \basesoc_sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$2080'.
  Set init value: \basesoc_sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2079'.
  Set init value: \basesoc_sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2076'.
  Set init value: \basesoc_sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1381$2075'.
  Set init value: \basesoc_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1380$2074'.
  Set init value: \basesoc_sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2073'.
  Set init value: \basesoc_sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2072'.
  Set init value: \basesoc_sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1376$2071'.
  Set init value: \basesoc_sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1374$2070'.
  Set init value: \basesoc_sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1373$2069'.
  Set init value: \basesoc_sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1372$2068'.
  Set init value: \basesoc_sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1371$2067'.
  Set init value: \basesoc_sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1370$2066'.
  Set init value: \basesoc_sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1369$2065'.
  Set init value: \basesoc_sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1368$2064'.
  Set init value: \basesoc_sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2063'.
  Set init value: \basesoc_sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1366$2062'.
  Set init value: \basesoc_sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$2061'.
  Set init value: \basesoc_sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1328$2054'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1326$2052'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$2043'.
  Set init value: \basesoc_sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1316$2042'.
  Set init value: \basesoc_sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1314$2041'.
  Set init value: \basesoc_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1312$2040'.
  Set init value: \basesoc_sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1309$2039'.
  Set init value: \basesoc_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1307$2038'.
  Set init value: \basesoc_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1305$2037'.
  Set init value: \basesoc_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$2036'.
  Set init value: \basesoc_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1302$2035'.
  Set init value: \basesoc_sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$2034'.
  Set init value: \basesoc_sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$2032'.
  Set init value: \basesoc_sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$2031'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1284$2030'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1283$2029'.
  Set init value: \basesoc_sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1281$2028'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1279$2027'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1275$2025'.
  Set init value: \basesoc_sdram_command_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$2024'.
  Set init value: \basesoc_sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2023'.
  Set init value: \basesoc_sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1271$2021'.
  Set init value: \basesoc_sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1269$2020'.
  Set init value: \basesoc_sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1268$2019'.
  Set init value: \basesoc_sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1267$2018'.
  Set init value: \basesoc_sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1266$2017'.
  Set init value: \basesoc_sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1263$2014'.
  Set init value: \basesoc_sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1262$2013'.
  Set init value: \basesoc_sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1261$2012'.
  Set init value: \basesoc_sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1260$2011'.
  Set init value: \basesoc_sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1258$2010'.
  Set init value: \basesoc_sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1257$2009'.
  Set init value: \basesoc_sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1255$2008'.
  Set init value: \basesoc_sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1254$2007'.
  Set init value: \basesoc_sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1252$2006'.
  Set init value: \basesoc_sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1250$2005'.
  Set init value: \basesoc_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1249$2004'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1248$2003'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1244$2002'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1236$1997'.
  Set init value: \basesoc_sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1234$1996'.
  Set init value: \basesoc_sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1231$1994'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1230$1993'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1226$1992'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1218$1991'.
  Set init value: \basesoc_sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1216$1990'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1215$1989'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1213$1988'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1212$1987'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1210$1986'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1209$1985'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1178$1982'.
  Set init value: \basesoc_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1981'.
  Set init value: \basesoc_sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1175$1980'.
  Set init value: \basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1174$1979'.
  Set init value: \basesoc_sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1173$1978'.
  Set init value: \basesoc_sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1171$1977'.
  Set init value: \basesoc_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1168$1976'.
  Set init value: \basesoc_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1163$1974'.
  Set init value: \basesoc_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1160$1973'.
  Set init value: \basesoc_sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1159$1972'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1157$1971'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1156$1970'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1155$1969'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1154$1968'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1147$1967'.
  Set init value: \basesoc_sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1137$1966'.
  Set init value: \basesoc_sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1136$1965'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1135$1964'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1134$1963'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1133$1962'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1132$1961'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1131$1960'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1130$1959'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1129$1958'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1127$1957'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1126$1956'.
  Set init value: \basesoc_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1122$1955'.
  Set init value: \basesoc_sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1120$1954'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1119$1953'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1117$1952'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1116$1951'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1114$1950'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1113$1949'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1082$1946'.
  Set init value: \basesoc_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1081$1945'.
  Set init value: \basesoc_sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1079$1944'.
  Set init value: \basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1078$1943'.
  Set init value: \basesoc_sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1077$1942'.
  Set init value: \basesoc_sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1075$1941'.
  Set init value: \basesoc_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1072$1940'.
  Set init value: \basesoc_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$1938'.
  Set init value: \basesoc_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1064$1937'.
  Set init value: \basesoc_sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1063$1936'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1061$1935'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1060$1934'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1059$1933'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1058$1932'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1051$1931'.
  Set init value: \basesoc_sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1041$1930'.
  Set init value: \basesoc_sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1040$1929'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1039$1928'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1038$1927'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1037$1926'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$1925'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1035$1924'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1034$1923'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1033$1922'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1031$1921'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1030$1920'.
  Set init value: \basesoc_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1026$1919'.
  Set init value: \basesoc_sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$1918'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1023$1917'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1021$1916'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1020$1915'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1018$1914'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$1913'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:986$1910'.
  Set init value: \basesoc_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:985$1909'.
  Set init value: \basesoc_sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:983$1908'.
  Set init value: \basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:982$1907'.
  Set init value: \basesoc_sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:981$1906'.
  Set init value: \basesoc_sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:979$1905'.
  Set init value: \basesoc_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:976$1904'.
  Set init value: \basesoc_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1902'.
  Set init value: \basesoc_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:968$1901'.
  Set init value: \basesoc_sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:967$1900'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:965$1899'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:964$1898'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:963$1897'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:962$1896'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:955$1895'.
  Set init value: \basesoc_sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:945$1894'.
  Set init value: \basesoc_sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:944$1893'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1892'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:942$1891'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:941$1890'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:940$1889'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:939$1888'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:938$1887'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1886'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1885'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:934$1884'.
  Set init value: \basesoc_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:930$1883'.
  Set init value: \basesoc_sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:928$1882'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1881'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1880'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:924$1879'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:922$1878'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1877'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:890$1874'.
  Set init value: \basesoc_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1873'.
  Set init value: \basesoc_sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1872'.
  Set init value: \basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:886$1871'.
  Set init value: \basesoc_sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1870'.
  Set init value: \basesoc_sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1869'.
  Set init value: \basesoc_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:880$1868'.
  Set init value: \basesoc_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1866'.
  Set init value: \basesoc_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:872$1865'.
  Set init value: \basesoc_sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:871$1864'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:869$1863'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:868$1862'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:867$1861'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:866$1860'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:859$1859'.
  Set init value: \basesoc_sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:849$1858'.
  Set init value: \basesoc_sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:848$1857'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:847$1856'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:846$1855'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:845$1854'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:844$1853'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:843$1852'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:842$1851'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:841$1850'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1849'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:838$1848'.
  Set init value: \basesoc_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:837$1847'.
  Set init value: \basesoc_sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1846'.
  Set init value: \basesoc_sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1845'.
  Set init value: \basesoc_sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:834$1844'.
  Set init value: \basesoc_sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1843'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:832$1842'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1841'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:830$1840'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:828$1839'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:825$1836'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1835'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:822$1834'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:820$1833'.
  Set init value: \basesoc_rx_demux_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:815$1832'.
  Set init value: \basesoc_rx_demux_endpoint1_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1831'.
  Set init value: \basesoc_rx_demux_endpoint1_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1830'.
  Set init value: \basesoc_rx_demux_endpoint1_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1829'.
  Set init value: \basesoc_rx_demux_endpoint1_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:810$1828'.
  Set init value: \basesoc_rx_demux_endpoint0_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:808$1827'.
  Set init value: \basesoc_rx_demux_endpoint0_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1826'.
  Set init value: \basesoc_rx_demux_endpoint0_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1825'.
  Set init value: \basesoc_rx_demux_endpoint0_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1824'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:804$1823'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1822'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:802$1821'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1820'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:800$1819'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:799$1818'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:798$1817'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:797$1816'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1815'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:795$1814'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:794$1813'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:791$1812'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:778$1810'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:711$1806'.
  Set init value: \basesoc_port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:709$1805'.
  Set init value: \basesoc_port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:708$1804'.
  Set init value: \basesoc_port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:707$1803'.
  Set init value: \basesoc_mmap_wait = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:706$1802'.
  Set init value: \basesoc_mmap_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:704$1801'.
  Set init value: \basesoc_mmap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:702$1800'.
  Set init value: \basesoc_mmap_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:701$1799'.
  Set init value: \basesoc_mmap_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:700$1798'.
  Set init value: \basesoc_mmap_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:699$1797'.
  Set init value: \basesoc_mmap_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:695$1794'.
  Set init value: \basesoc_mmap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$1793'.
  Set init value: \basesoc_mmap_request = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:690$1792'.
  Set init value: \basesoc_mmap_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:687$1790'.
  Set init value: \basesoc_mmap_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:686$1789'.
  Set init value: \basesoc_mmap_count = 9'100000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:685$1788'.
  Set init value: \basesoc_mmap_byte_count_litespimmap_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:684$1787'.
  Set init value: \basesoc_mmap_byte_count_litespimmap_next_value1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:683$1786'.
  Set init value: \basesoc_mmap_byte_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1784'.
  Set init value: \basesoc_mmap_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:673$1783'.
  Set init value: \basesoc_mmap_bus_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1782'.
  Set init value: \basesoc_mmap_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1781'.
  Set init value: \basesoc_mmap_burst_cs_litespimmap_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:670$1780'.
  Set init value: \basesoc_mmap_burst_cs_litespimmap_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:669$1779'.
  Set init value: \basesoc_mmap_burst_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:668$1778'.
  Set init value: \basesoc_mmap_burst_adr_litespimmap_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:667$1777'.
  Set init value: \basesoc_mmap_burst_adr_litespimmap_next_value2 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1776'.
  Set init value: \basesoc_mmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:647$1773'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:645$1772'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_width = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:644$1771'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_mask = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:643$1770'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_len = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:642$1769'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:641$1768'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:640$1767'.
  Set init value: \basesoc_master_tx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1766'.
  Set init value: \basesoc_master_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$1765'.
  Set init value: \basesoc_master_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:615$1764'.
  Set init value: \basesoc_master_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:613$1763'.
  Set init value: \basesoc_master_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1762'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:598$1761'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:597$1760'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:596$1759'.
  Set init value: \basesoc_master_rx_fifo_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:590$1758'.
  Set init value: \basesoc_master_phyconfig_storage = 24'000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1757'.
  Set init value: \basesoc_master_phyconfig_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1756'.
  Set init value: \basesoc_master_cs_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:585$1755'.
  Set init value: \basesoc_master_cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:583$1754'.
  Set init value: \basesoc_litespiphy_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:582$1753'.
  Set init value: \basesoc_litespiphy_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:581$1752'.
  Set init value: \basesoc_litespimmap_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:580$1751'.
  Set init value: \basesoc_litespimmap_next_state = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:579$1750'.
  Set init value: \basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:578$1749'.
  Set init value: \basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1748'.
  Set init value: \basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1747'.
  Set init value: \basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1746'.
  Set init value: \basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1745'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1744'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1743'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:559$1742'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:558$1741'.
  Set init value: \basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:557$1740'.
  Set init value: \basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:552$1735'.
  Set init value: \basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:551$1734'.
  Set init value: \basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1733'.
  Set init value: \basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1732'.
  Set init value: \basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:548$1731'.
  Set init value: \basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1730'.
  Set init value: \basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1729'.
  Set init value: \basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1728'.
  Set init value: \basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1727'.
  Set init value: \basesoc_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1726'.
  Set init value: \basesoc_interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1725'.
  Set init value: \basesoc_interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:539$1724'.
  Set init value: \basesoc_interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:538$1723'.
  Set init value: \basesoc_interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:536$1722'.
  Set init value: \basesoc_interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:535$1721'.
  Set init value: \basesoc_interface1_we_next_value_ce3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:534$1720'.
  Set init value: \basesoc_interface1_we_next_value3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:533$1719'.
  Set init value: \basesoc_interface1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:532$1718'.
  Set init value: \basesoc_interface1_re_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$1717'.
  Set init value: \basesoc_interface1_re_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$1716'.
  Set init value: \basesoc_interface1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1715'.
  Set init value: \basesoc_interface1_dat_w_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1714'.
  Set init value: \basesoc_interface1_dat_w_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:527$1713'.
  Set init value: \basesoc_interface1_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:525$1712'.
  Set init value: \basesoc_interface1_adr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:524$1711'.
  Set init value: \basesoc_interface1_adr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:523$1710'.
  Set init value: \basesoc_interface1_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1708'.
  Set init value: \basesoc_interface0_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:512$1707'.
  Set init value: \basesoc_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:500$1706'.
  Set init value: \basesoc_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:499$1705'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:498$1704'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:497$1703'.
  Set init value: \basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:496$1702'.
  Set init value: \basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:484$1701'.
  Set init value: \basesoc_data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:483$1700'.
  Set init value: \basesoc_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:467$1699'.
  Set init value: \basesoc_crossbar_cs = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:461$1698'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1697'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1695'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1693'.
  Set init value: \basesoc_adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2207$2388'.
  Set init value: \t_self5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2206$2387'.
  Set init value: \t_self4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2205$2386'.
  Set init value: \t_self3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2204$2385'.
  Set init value: \t_self2 = 1'0

5.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.

5.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1054 debug messages>

5.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
     1/14: $0\decodeStage_hit_error[0:0]
     2/14: $0\decodeStage_hit_valid[0:0]
     3/14: $0\decodeStage_mmuRsp_bypassTranslation[0:0]
     4/14: $0\decodeStage_mmuRsp_refilling[0:0]
     5/14: $0\decodeStage_mmuRsp_exception[0:0]
     6/14: $0\decodeStage_mmuRsp_allowExecute[0:0]
     7/14: $0\decodeStage_mmuRsp_allowWrite[0:0]
     8/14: $0\decodeStage_mmuRsp_allowRead[0:0]
     9/14: $0\decodeStage_mmuRsp_isPaging[0:0]
    10/14: $0\decodeStage_mmuRsp_isIoAccess[0:0]
    11/14: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    12/14: $0\io_cpu_fetch_data_regNextWhen[31:0]
    13/14: $0\lineLoader_flushCounter[7:0]
    14/14: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3573'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3544'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3533'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3532'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3531'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3530'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3528'.
     1/1: $0\_zz_ways_0_tags_port1[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3521'.
     1/3: $1$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3527
     2/3: $1$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_DATA[21:0]$3526
     3/3: $1$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_ADDR[6:0]$3525
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3519'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3512'.
     1/3: $1$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3518
     2/3: $1$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_DATA[31:0]$3517
     3/3: $1$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_ADDR[9:0]$3516
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
     1/10: $0\stageB_flusher_counter[7:0] [7]
     2/10: $0\stageB_flusher_counter[7:0] [6:0]
     3/10: $0\stageB_flusher_start[0:0]
     4/10: $0\loader_killReg[0:0]
     5/10: $0\loader_error[0:0]
     6/10: $0\loader_waysAllocator[0:0]
     7/10: $0\loader_valid[0:0]
     8/10: $0\loader_counter_value[2:0]
     9/10: $0\stageB_flusher_waitDone[0:0]
    10/10: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
     1/27: $0\stageB_mask[3:0]
     2/27: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/27: $0\stageB_unaligned[0:0]
     4/27: $0\stageB_dataColisions[0:0]
     5/27: $0\stageB_wayInvalidate[0:0]
     6/27: $0\stageB_dataReadRsp_0[31:0]
     7/27: $0\stageB_tagsReadRsp_0_address[19:0]
     8/27: $0\stageB_tagsReadRsp_0_error[0:0]
     9/27: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/27: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/27: $0\stageB_mmuRsp_refilling[0:0]
    12/27: $0\stageB_mmuRsp_exception[0:0]
    13/27: $0\stageB_mmuRsp_allowExecute[0:0]
    14/27: $0\stageB_mmuRsp_allowWrite[0:0]
    15/27: $0\stageB_mmuRsp_allowRead[0:0]
    16/27: $0\stageB_mmuRsp_isPaging[0:0]
    17/27: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/27: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/27: $0\stageB_request_totalyConsistent[0:0]
    20/27: $0\stageB_request_size[1:0]
    21/27: $0\stageB_request_wr[0:0]
    22/27: $0\stage0_dataColisions_regNextWhen[0:0]
    23/27: $0\stageA_wayInvalidate[0:0]
    24/27: $0\stageA_mask[3:0]
    25/27: $0\stageA_request_totalyConsistent[0:0]
    26/27: $0\stageA_request_size[1:0]
    27/27: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3479'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3476'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3470'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3449'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3445'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3441'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3438'.
     1/8: $8\io_mem_cmd_valid[0:0]
     2/8: $7\io_mem_cmd_valid[0:0]
     3/8: $6\io_mem_cmd_valid[0:0]
     4/8: $5\io_mem_cmd_valid[0:0]
     5/8: $4\io_mem_cmd_valid[0:0]
     6/8: $3\io_mem_cmd_valid[0:0]
     7/8: $2\io_mem_cmd_valid[0:0]
     8/8: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3426'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3423'.
     1/8: $8\io_cpu_redo[0:0]
     2/8: $7\io_cpu_redo[0:0]
     3/8: $6\io_cpu_redo[0:0]
     4/8: $5\io_cpu_redo[0:0]
     5/8: $4\io_cpu_redo[0:0]
     6/8: $3\io_cpu_redo[0:0]
     7/8: $2\io_cpu_redo[0:0]
     8/8: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3410'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3403'.
     1/8: $8\io_cpu_writeBack_haltIt[0:0]
     2/8: $7\io_cpu_writeBack_haltIt[0:0]
     3/8: $6\io_cpu_writeBack_haltIt[0:0]
     4/8: $5\io_cpu_writeBack_haltIt[0:0]
     5/8: $4\io_cpu_writeBack_haltIt[0:0]
     6/8: $3\io_cpu_writeBack_haltIt[0:0]
     7/8: $2\io_cpu_writeBack_haltIt[0:0]
     8/8: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3399'.
     1/7: $7\stageB_loaderValid[0:0]
     2/7: $6\stageB_loaderValid[0:0]
     3/7: $5\stageB_loaderValid[0:0]
     4/7: $4\stageB_loaderValid[0:0]
     5/7: $3\stageB_loaderValid[0:0]
     6/7: $2\stageB_loaderValid[0:0]
     7/7: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3385'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3363'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3360'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3357'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3356'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3355'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3354'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3353'.
     1/5: $5\dataWriteCmd_valid[0:0]
     2/5: $4\dataWriteCmd_valid[0:0]
     3/5: $3\dataWriteCmd_valid[0:0]
     4/5: $2\dataWriteCmd_valid[0:0]
     5/5: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3352'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3349'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3346'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3345'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3344'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3343'.
     1/4: $4\tagsWriteCmd_valid[0:0]
     2/4: $3\tagsWriteCmd_valid[0:0]
     3/4: $2\tagsWriteCmd_valid[0:0]
     4/4: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3342'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3341'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3340'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3339'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3332'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3331'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
     1/12: $1$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3330
     2/12: $1$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_DATA[7:0]$3329
     3/12: $1$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_ADDR[9:0]$3328
     4/12: $1$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3326
     5/12: $1$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_DATA[7:0]$3325
     6/12: $1$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_ADDR[9:0]$3324
     7/12: $1$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3322
     8/12: $1$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_DATA[7:0]$3321
     9/12: $1$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_ADDR[9:0]$3320
    10/12: $1$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3318
    11/12: $1$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_DATA[7:0]$3317
    12/12: $1$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_ADDR[9:0]$3316
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3297'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3296'.
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3289'.
     1/3: $1$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3295
     2/3: $1$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_DATA[21:0]$3294
     3/3: $1$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_ADDR[6:0]$3293
Creating decoders for process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3287'.
     1/1: $0\_zz_ways_0_tags_port0[21:0]
Creating decoders for process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
     1/16: $4\state_n[1:0]
     2/16: $3\state_n[1:0]
     3/16: $3\idx_n[2:0]
     4/16: $2$mem2reg_rd$\b_array$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3262_DATA[31:0]$3276
     5/16: $2$mem2reg_rd$\a_array$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3261_DATA[31:0]$3275
     6/16: $2\acc_n[63:0]
     7/16: $2\idx_n[2:0]
     8/16: $2\state_n[1:0]
     9/16: $1\acc_n[63:0]
    10/16: $1\idx_n[2:0]
    11/16: $1\state_n[1:0]
    12/16: $1$mem2reg_rd$\b_array$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3262_DATA[31:0]$3274
    13/16: $1$mem2reg_rd$\b_array$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3262_ADDR[2:0]$3273
    14/16: $1$mem2reg_rd$\a_array$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3261_DATA[31:0]$3272
    15/16: $1$mem2reg_rd$\a_array$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3261_ADDR[2:0]$3271
    16/16: $1\done[0:0]
Creating decoders for process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
     1/19: $0\acc[63:0]
     2/19: $0\idx[2:0]
     3/19: $0\state[1:0]
     4/19: $0\b_array[7][31:0]
     5/19: $0\b_array[6][31:0]
     6/19: $0\b_array[5][31:0]
     7/19: $0\b_array[4][31:0]
     8/19: $0\b_array[3][31:0]
     9/19: $0\b_array[2][31:0]
    10/19: $0\b_array[1][31:0]
    11/19: $0\b_array[0][31:0]
    12/19: $0\a_array[7][31:0]
    13/19: $0\a_array[6][31:0]
    14/19: $0\a_array[5][31:0]
    15/19: $0\a_array[4][31:0]
    16/19: $0\a_array[3][31:0]
    17/19: $0\a_array[2][31:0]
    18/19: $0\a_array[1][31:0]
    19/19: $0\a_array[0][31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
     1/107: $0\memory_DivPlugin_rs1[32:0] [32]
     2/107: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/107: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/107: $0\execute_CsrPlugin_csr_4032[0:0]
     5/107: $0\execute_CsrPlugin_csr_3008[0:0]
     6/107: $0\execute_CsrPlugin_csr_835[0:0]
     7/107: $0\execute_CsrPlugin_csr_834[0:0]
     8/107: $0\execute_CsrPlugin_csr_833[0:0]
     9/107: $0\execute_CsrPlugin_csr_773[0:0]
    10/107: $0\execute_CsrPlugin_csr_772[0:0]
    11/107: $0\execute_CsrPlugin_csr_836[0:0]
    12/107: $0\execute_CsrPlugin_csr_768[0:0]
    13/107: $0\execute_CsrPlugin_csr_3264[0:0]
    14/107: $0\memory_to_writeBack_MUL_LOW[51:0]
    15/107: $0\memory_to_writeBack_MUL_HH[33:0]
    16/107: $0\execute_to_memory_MUL_HH[33:0]
    17/107: $0\execute_to_memory_MUL_HL[33:0]
    18/107: $0\execute_to_memory_MUL_LH[33:0]
    19/107: $0\execute_to_memory_MUL_LL[31:0]
    20/107: $0\execute_to_memory_BRANCH_CALC[31:0]
    21/107: $0\execute_to_memory_BRANCH_DO[0:0]
    22/107: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    23/107: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    24/107: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    25/107: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    26/107: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    27/107: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    28/107: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    29/107: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    30/107: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    31/107: $0\decode_to_execute_RS2[31:0]
    32/107: $0\decode_to_execute_RS1[31:0]
    33/107: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    34/107: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    35/107: $0\execute_to_memory_IS_DIV[0:0]
    36/107: $0\decode_to_execute_IS_DIV[0:0]
    37/107: $0\memory_to_writeBack_IS_MUL[0:0]
    38/107: $0\execute_to_memory_IS_MUL[0:0]
    39/107: $0\decode_to_execute_IS_MUL[0:0]
    40/107: $0\memory_to_writeBack_ENV_CTRL[1:0]
    41/107: $0\execute_to_memory_ENV_CTRL[1:0]
    42/107: $0\decode_to_execute_ENV_CTRL[1:0]
    43/107: $0\decode_to_execute_IS_CSR[0:0]
    44/107: $0\decode_to_execute_BRANCH_CTRL[1:0]
    45/107: $0\execute_to_memory_SHIFT_CTRL[1:0]
    46/107: $0\decode_to_execute_SHIFT_CTRL[1:0]
    47/107: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    48/107: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    49/107: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    50/107: $0\memory_to_writeBack_MEMORY_WR[0:0]
    51/107: $0\execute_to_memory_MEMORY_WR[0:0]
    52/107: $0\decode_to_execute_MEMORY_WR[0:0]
    53/107: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    54/107: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    55/107: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    56/107: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    57/107: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    58/107: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    59/107: $0\decode_to_execute_SRC2_CTRL[1:0]
    60/107: $0\decode_to_execute_ALU_CTRL[1:0]
    61/107: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    62/107: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    63/107: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    64/107: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    65/107: $0\decode_to_execute_SRC1_CTRL[1:0]
    66/107: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    67/107: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    68/107: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    69/107: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    70/107: $0\memory_to_writeBack_INSTRUCTION[31:0]
    71/107: $0\execute_to_memory_INSTRUCTION[31:0]
    72/107: $0\decode_to_execute_INSTRUCTION[31:0]
    73/107: $0\memory_to_writeBack_PC[31:0]
    74/107: $0\execute_to_memory_PC[31:0]
    75/107: $0\decode_to_execute_PC[31:0]
    76/107: $0\memory_DivPlugin_div_result[31:0]
    77/107: $0\memory_DivPlugin_div_done[0:0]
    78/107: $0\memory_DivPlugin_div_needRevert[0:0]
    79/107: $0\memory_DivPlugin_rs1[32:0] [31:0]
    80/107: $0\memory_DivPlugin_rs2[31:0]
    81/107: $0\CsrPlugin_mip_MSIP[0:0]
    82/107: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    83/107: $0\CsrPlugin_interrupt_code[3:0]
    84/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    85/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    86/107: $0\CsrPlugin_mtval[31:0]
    87/107: $0\CsrPlugin_mcause_exceptionCode[3:0]
    88/107: $0\CsrPlugin_mcause_interrupt[0:0]
    89/107: $0\CsrPlugin_mepc[31:0]
    90/107: $0\CsrPlugin_mtvec_base[29:0]
    91/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last[0:0]
    92/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]
    93/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]
    94/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31:0]
    95/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]
    96/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached[0:0]
    97/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr[0:0]
    98/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_last[0:0]
    99/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_size[2:0]
   100/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_mask[3:0]
   101/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_data[31:0]
   102/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]
   103/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_uncached[0:0]
   104/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_wr[0:0]
   105/107: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
   106/107: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   107/107: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
     1/44: $0\_zz_dBus_rsp_valid[0:0]
     2/44: $0\_zz_iBus_rsp_valid[0:0]
     3/44: $0\memory_DivPlugin_div_counter_value[5:0]
     4/44: $0\execute_CsrPlugin_wfiWake[0:0]
     5/44: $0\CsrPlugin_hadException[0:0]
     6/44: $0\CsrPlugin_interrupt_valid[0:0]
     7/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/44: $0\CsrPlugin_mcycle[63:0]
    12/44: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    13/44: $0\_zz_10[0:0]
    14/44: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    15/44: $0\_zz_dBusWishbone_ADR[2:0]
    16/44: $0\_zz_iBusWishbone_ADR[2:0]
    17/44: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    18/44: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    19/44: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    20/44: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    21/44: $0\CsrPlugin_minstret[63:0]
    22/44: $0\CsrPlugin_mie_MSIE[0:0]
    23/44: $0\CsrPlugin_mie_MTIE[0:0]
    24/44: $0\CsrPlugin_mie_MEIE[0:0]
    25/44: $0\CsrPlugin_mstatus_MPP[1:0]
    26/44: $0\CsrPlugin_mstatus_MPIE[0:0]
    27/44: $0\CsrPlugin_mstatus_MIE[0:0]
    28/44: $0\DBusCachedPlugin_rspCounter[31:0]
    29/44: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid[0:0]
    30/44: $0\toplevel_dataCache_1_io_mem_cmd_rValidN[0:0]
    31/44: $0\IBusCachedPlugin_rspCounter[31:0]
    32/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    33/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    34/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    35/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    36/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    37/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid[0:0]
    38/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1[0:0]
    39/44: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    40/44: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    41/44: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    42/44: $0\writeBack_arbitration_isValid[0:0]
    43/44: $0\memory_arbitration_isValid[0:0]
    44/44: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3193'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3192'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3185'.
     1/1: $1\when_CsrPlugin_l1719[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3156'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3155'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3154'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3153'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_6[31:31]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3152'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3151'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_4[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3150'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_3[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_3[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3149'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3148'.
     1/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[25:20]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[12:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3002'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$2982'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$2979'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$2978'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$2973'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$2972'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$2964'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$2956'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$2953'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$2947'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$2946'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$2945'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$2944'.
     1/18: $18\execute_CsrPlugin_illegalAccess[0:0]
     2/18: $17\execute_CsrPlugin_illegalAccess[0:0]
     3/18: $16\execute_CsrPlugin_illegalAccess[0:0]
     4/18: $15\execute_CsrPlugin_illegalAccess[0:0]
     5/18: $14\execute_CsrPlugin_illegalAccess[0:0]
     6/18: $13\execute_CsrPlugin_illegalAccess[0:0]
     7/18: $12\execute_CsrPlugin_illegalAccess[0:0]
     8/18: $11\execute_CsrPlugin_illegalAccess[0:0]
     9/18: $10\execute_CsrPlugin_illegalAccess[0:0]
    10/18: $9\execute_CsrPlugin_illegalAccess[0:0]
    11/18: $8\execute_CsrPlugin_illegalAccess[0:0]
    12/18: $7\execute_CsrPlugin_illegalAccess[0:0]
    13/18: $6\execute_CsrPlugin_illegalAccess[0:0]
    14/18: $5\execute_CsrPlugin_illegalAccess[0:0]
    15/18: $4\execute_CsrPlugin_illegalAccess[0:0]
    16/18: $3\execute_CsrPlugin_illegalAccess[0:0]
    17/18: $2\execute_CsrPlugin_illegalAccess[0:0]
    18/18: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2930'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2929'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2928'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2927'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2923'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2901'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2900'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2899'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2898'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2892'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2886'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2885'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2882'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2881'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2880'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2877'.
     1/1: $1\_zz_execute_BranchPlugin_missAlignedTarget_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2876'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2875'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2874'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2873'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2869'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2842'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2841'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2840'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2837'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2833'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2832'.
     1/1: $1\_zz_execute_SRC2_4[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2831'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2830'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2829'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2828'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2824'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2823'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2822'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2820'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2799'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2798'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2795'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2792'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2788'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2787'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2786'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2783'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2780'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2770'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2765'.
     1/1: $1\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2741'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2740'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2737'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2736'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2724'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2720'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2719'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2717'.
     1/1: $1\_zz_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2716'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2715'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2710'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2709'.
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2708'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2697'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2683'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_2_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2679'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2675'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2674'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2668'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2666'.
     1/2: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     2/2: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2662'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2659'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2652'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2651'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2650'.
     1/2: $2\CsrPlugin_csrMapping_allowCsrSignal[0:0]
     2/2: $1\CsrPlugin_csrMapping_allowCsrSignal[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2649'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2648'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2647'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2646'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2645'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2644'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2643'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2642'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2641'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2640'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2639'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2638'.
     1/1: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2637'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2636'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2635'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2634'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2633'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2632'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2631'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2630'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2629'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2628'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2627'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2626'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2615'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2613'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2612'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2611'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2610'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2609'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2589'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2588'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2587'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2580'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2586
     2/3: $1$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_DATA[31:0]$2585
     3/3: $1$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_ADDR[4:0]$2584
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2578'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2576'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2203$2384'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2202$2383'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2197$2382'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2196$2381'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2194$2380'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$2379'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2186$2378'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$2377'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2179$2376'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$2375'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2177$2374'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$2373'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2174$2372'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2173$2371'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2172$2370'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2171$2369'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2170$2368'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2169$2367'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2168$2366'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$2365'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$2364'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2163$2363'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2162$2362'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$2361'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2160$2360'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2159$2359'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2158$2358'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2157$2357'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2156$2356'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$2355'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$2354'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2153$2353'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2152$2352'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2151$2351'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2150$2350'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2149$2349'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$2348'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2147$2347'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$2346'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2145$2345'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2144$2344'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2143$2343'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2142$2342'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2141$2341'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2340'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2139$2339'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2138$2338'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2137$2337'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2136$2336'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2135$2335'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2134$2334'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2130$2333'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2129$2332'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2128$2331'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2127$2330'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2126$2329'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2125$2328'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$2327'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2024$2326'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2017$2325'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1998$2324'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2323'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1991$2322'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1986$2321'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1981$2320'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2319'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1971$2318'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1966$2317'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1961$2316'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1958$2315'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1956$2314'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1954$2313'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1952$2312'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1949$2311'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1947$2310'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1945$2309'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2308'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2307'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2306'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$2305'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1935$2304'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2303'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2302'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2301'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$2300'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2299'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$2298'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1920$2297'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$2296'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2295'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1914$2294'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1912$2293'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1910$2292'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1908$2291'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1906$2290'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1904$2289'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1902$2288'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1900$2287'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1898$2286'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1895$2285'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1893$2284'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1891$2283'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1889$2282'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1887$2281'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2280'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1883$2279'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1881$2278'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1879$2277'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2276'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2275'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2274'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2273'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2272'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1866$2271'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1864$2270'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1862$2269'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$2268'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$2267'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1856$2266'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1854$2265'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1852$2264'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1849$2263'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$2262'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1845$2261'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1843$2260'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1840$2259'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1838$2258'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1836$2257'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$2256'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2255'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2254'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1827$2253'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1825$2252'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2251'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$2250'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2249'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2248'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2247'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2246'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1807$2245'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$2244'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1805$2243'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$2242'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2241'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1802$2240'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1798$2239'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2238'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1776$2237'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1771$2236'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$2235'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1753$2234'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1745$2233'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1742$2232'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1741$2231'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1740$2230'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1739$2229'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1732$2228'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2227'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1729$2226'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2225'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1727$2224'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2223'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$2222'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1721$2221'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1720$2220'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1719$2219'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$2218'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1717$2217'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1716$2216'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1715$2215'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1714$2214'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1713$2213'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1712$2212'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1711$2211'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2210'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2209'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1700$2208'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1699$2207'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1686$2206'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1683$2205'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1676$2204'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1661$2203'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1660$2202'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1659$2201'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1658$2200'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1653$2199'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1651$2198'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1643$2197'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1642$2196'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1637$2195'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1636$2194'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1635$2193'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1633$2192'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2191'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$2190'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1619$2189'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1602$2188'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1601$2187'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1596$2186'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1594$2185'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1586$2184'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1585$2183'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1580$2182'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1579$2181'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1578$2180'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1576$2179'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1575$2178'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$2177'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1572$2176'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1568$2175'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1567$2174'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1565$2173'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1564$2172'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1563$2171'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1562$2170'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1561$2169'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1560$2168'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1557$2167'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1549$2166'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1542$2165'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1541$2164'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1540$2163'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2162'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2161'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1537$2160'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2159'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1535$2158'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2157'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$2156'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2155'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$2154'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$2153'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1523$2152'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$2151'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1519$2150'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1518$2149'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1517$2148'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1514$2147'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2146'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1512$2145'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1511$2144'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1509$2143'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1508$2142'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1507$2141'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2140'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$2139'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1498$2138'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2137'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2136'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1494$2135'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1493$2134'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1492$2133'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1491$2132'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2131'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2130'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2129'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1487$2128'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2127'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1485$2126'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1483$2125'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1480$2124'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2123'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2122'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1470$2121'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1468$2120'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1464$2119'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1463$2118'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1462$2117'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1461$2116'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1460$2115'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1459$2114'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2113'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1453$2112'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1452$2111'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1451$2110'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1450$2109'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1449$2108'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1448$2107'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$2106'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1445$2105'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1444$2104'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$2103'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1440$2102'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1438$2101'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$2100'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1433$2099'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$2098'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1430$2097'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$2096'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2095'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1425$2094'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1424$2093'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$2092'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$2091'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1421$2090'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1415$2089'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$2088'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1404$2087'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1402$2086'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1401$2085'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1399$2084'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$2083'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1393$2082'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$2081'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$2080'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2079'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2078'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2077'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2076'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1381$2075'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1380$2074'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2073'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2072'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1376$2071'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1374$2070'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1373$2069'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1372$2068'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1371$2067'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1370$2066'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1369$2065'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1368$2064'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2063'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1366$2062'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$2061'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1334$2060'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$2059'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1332$2058'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$2057'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$2056'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$2055'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1328$2054'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1327$2053'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1326$2052'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1325$2051'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1324$2050'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1323$2049'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1322$2048'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1321$2047'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1320$2046'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1319$2045'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$2044'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$2043'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1316$2042'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1314$2041'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1312$2040'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1309$2039'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1307$2038'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1305$2037'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$2036'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1302$2035'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$2034'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1300$2033'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$2032'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$2031'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1284$2030'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1283$2029'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1281$2028'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1279$2027'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$2026'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1275$2025'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$2024'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2023'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1272$2022'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1271$2021'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1269$2020'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1268$2019'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1267$2018'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1266$2017'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1265$2016'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1264$2015'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1263$2014'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1262$2013'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1261$2012'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1260$2011'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1258$2010'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1257$2009'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1255$2008'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1254$2007'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1252$2006'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1250$2005'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1249$2004'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1248$2003'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1244$2002'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1240$2001'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1239$2000'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1238$1999'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1237$1998'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1236$1997'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1234$1996'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1232$1995'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1231$1994'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1230$1993'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1226$1992'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1218$1991'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1216$1990'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1215$1989'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1213$1988'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1212$1987'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1210$1986'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1209$1985'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1984'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1179$1983'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1178$1982'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1981'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1175$1980'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1174$1979'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1173$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1171$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1168$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1165$1975'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1163$1974'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1160$1973'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1159$1972'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1157$1971'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1156$1970'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1155$1969'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1154$1968'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1147$1967'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1137$1966'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1136$1965'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1135$1964'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1134$1963'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1133$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1132$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1131$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1130$1959'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1129$1958'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1127$1957'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1126$1956'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1122$1955'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1120$1954'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1119$1953'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1117$1952'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1116$1951'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1114$1950'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1113$1949'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1084$1948'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1083$1947'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1082$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1081$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1079$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1078$1943'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1077$1942'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1075$1941'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1072$1940'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1069$1939'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$1938'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1064$1937'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1063$1936'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1061$1935'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1060$1934'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1059$1933'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1058$1932'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1051$1931'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1041$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1040$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1039$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1038$1927'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1037$1926'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$1925'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1035$1924'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1034$1923'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1033$1922'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1031$1921'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1030$1920'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1026$1919'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$1918'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1023$1917'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1021$1916'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1020$1915'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1018$1914'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$1913'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:988$1912'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:987$1911'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:986$1910'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:985$1909'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:983$1908'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:982$1907'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:981$1906'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:979$1905'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:976$1904'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:973$1903'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1902'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:968$1901'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:967$1900'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:965$1899'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:964$1898'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:963$1897'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:962$1896'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:955$1895'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:945$1894'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:944$1893'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1892'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:942$1891'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:941$1890'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:940$1889'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:939$1888'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:938$1887'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1886'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1885'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:934$1884'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:930$1883'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:928$1882'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1881'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1880'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:924$1879'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:922$1878'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1877'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:892$1876'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1875'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:890$1874'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1873'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1872'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:886$1871'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1870'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1869'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:880$1868'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1867'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1866'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:872$1865'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:871$1864'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:869$1863'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:868$1862'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:867$1861'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:866$1860'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:859$1859'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:849$1858'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:848$1857'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:847$1856'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:846$1855'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:845$1854'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:844$1853'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:843$1852'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:842$1851'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:841$1850'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1849'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:838$1848'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:837$1847'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1846'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1845'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:834$1844'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1843'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:832$1842'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1841'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:830$1840'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:828$1839'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:827$1838'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:826$1837'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:825$1836'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1835'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:822$1834'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:820$1833'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:815$1832'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1831'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1830'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1829'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:810$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:808$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1826'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1825'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1824'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:804$1823'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1822'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:802$1821'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1820'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:800$1819'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:799$1818'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:798$1817'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:797$1816'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1815'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:795$1814'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:794$1813'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:791$1812'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:785$1811'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:778$1810'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:777$1809'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:766$1808'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:765$1807'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:711$1806'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:709$1805'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:708$1804'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:707$1803'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:706$1802'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:704$1801'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:702$1800'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:701$1799'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:700$1798'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:699$1797'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:698$1796'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:697$1795'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:695$1794'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$1793'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:690$1792'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:689$1791'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:687$1790'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:686$1789'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:685$1788'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:684$1787'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:683$1786'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:679$1785'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1784'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:673$1783'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1782'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1781'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:670$1780'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:669$1779'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:668$1778'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:667$1777'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1776'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1775'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1774'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:647$1773'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:645$1772'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:644$1771'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:643$1770'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:642$1769'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:641$1768'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:640$1767'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1766'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$1765'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:615$1764'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:613$1763'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1762'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:598$1761'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:597$1760'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:596$1759'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:590$1758'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1757'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1756'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:585$1755'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:583$1754'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:582$1753'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:581$1752'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:580$1751'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:579$1750'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:578$1749'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1747'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1746'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1745'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1744'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1743'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:559$1742'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:558$1741'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:557$1740'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:556$1739'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:555$1738'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:554$1737'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:553$1736'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:552$1735'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:551$1734'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1733'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1732'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:548$1731'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1730'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1729'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1728'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1727'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1726'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1725'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:539$1724'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:538$1723'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:536$1722'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:535$1721'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:534$1720'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:533$1719'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:532$1718'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$1717'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$1716'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1715'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1714'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:527$1713'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:525$1712'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:524$1711'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:523$1710'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:519$1709'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1708'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:512$1707'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:500$1706'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:499$1705'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:498$1704'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:497$1703'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:496$1702'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:484$1701'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:483$1700'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:467$1699'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:461$1698'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1697'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:455$1696'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1695'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1694'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1693'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:416$1692'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:415$1691'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:414$1690'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:413$1689'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:412$1688'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:411$1687'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:410$1686'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:409$1685'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:408$1684'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:407$1683'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:406$1682'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:405$1681'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:404$1680'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:403$1679'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:402$1678'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:401$1677'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7427$1631'.
     1/3: $1$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1637
     2/3: $1$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_DATA[7:0]$1636
     3/3: $1$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_ADDR[8:0]$1635
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7413$1623'.
     1/3: $1$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1629
     2/3: $1$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_DATA[7:0]$1628
     3/3: $1$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_ADDR[8:0]$1627
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7399$1615'.
     1/3: $1$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1621
     2/3: $1$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_DATA[7:0]$1620
     3/3: $1$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_ADDR[8:0]$1619
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7385$1607'.
     1/3: $1$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1613
     2/3: $1$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_DATA[7:0]$1612
     3/3: $1$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_ADDR[8:0]$1611
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$1599'.
     1/3: $1$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1605
     2/3: $1$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_DATA[7:0]$1604
     3/3: $1$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_ADDR[8:0]$1603
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7357$1591'.
     1/3: $1$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1597
     2/3: $1$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_DATA[7:0]$1596
     3/3: $1$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_ADDR[8:0]$1595
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1583'.
     1/3: $1$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1589
     2/3: $1$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_DATA[7:0]$1588
     3/3: $1$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_ADDR[8:0]$1587
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7329$1575'.
     1/3: $1$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1581
     2/3: $1$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_DATA[7:0]$1580
     3/3: $1$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_ADDR[8:0]$1579
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7315$1567'.
     1/3: $1$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1573
     2/3: $1$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_DATA[7:0]$1572
     3/3: $1$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_ADDR[8:0]$1571
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7301$1559'.
     1/3: $1$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1565
     2/3: $1$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_DATA[7:0]$1564
     3/3: $1$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_ADDR[8:0]$1563
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7287$1551'.
     1/3: $1$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1557
     2/3: $1$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_DATA[7:0]$1556
     3/3: $1$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_ADDR[8:0]$1555
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7273$1543'.
     1/3: $1$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1549
     2/3: $1$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_DATA[7:0]$1548
     3/3: $1$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_ADDR[8:0]$1547
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7259$1535'.
     1/3: $1$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1541
     2/3: $1$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_DATA[7:0]$1540
     3/3: $1$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_ADDR[8:0]$1539
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1527'.
     1/3: $1$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1533
     2/3: $1$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_DATA[7:0]$1532
     3/3: $1$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_ADDR[8:0]$1531
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7231$1519'.
     1/3: $1$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1525
     2/3: $1$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_DATA[7:0]$1524
     3/3: $1$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_ADDR[8:0]$1523
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7217$1511'.
     1/3: $1$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1517
     2/3: $1$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_DATA[7:0]$1516
     3/3: $1$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_ADDR[8:0]$1515
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7132$1502'.
     1/3: $1$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1508
     2/3: $1$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_DATA[21:0]$1507
     3/3: $1$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_ADDR[8:0]$1506
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2207$2388'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7115$1492'.
     1/3: $1$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1498
     2/3: $1$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_DATA[21:0]$1497
     3/3: $1$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_ADDR[2:0]$1496
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2206$2387'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7097$1482'.
     1/3: $1$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1488
     2/3: $1$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_DATA[21:0]$1487
     3/3: $1$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_ADDR[2:0]$1486
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2205$2386'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7079$1472'.
     1/3: $1$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1478
     2/3: $1$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_DATA[21:0]$1477
     3/3: $1$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_ADDR[2:0]$1476
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2204$2385'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7061$1462'.
     1/3: $1$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1468
     2/3: $1$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_DATA[21:0]$1467
     3/3: $1$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_ADDR[2:0]$1466
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7007$1460'.
     1/1: $0\storage_2_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7002$1452'.
     1/3: $1$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1458
     2/3: $1$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_DATA[9:0]$1457
     3/3: $1$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_ADDR[3:0]$1456
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6986$1450'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6981$1442'.
     1/3: $1$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1448
     2/3: $1$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_DATA[9:0]$1447
     3/3: $1$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_ADDR[3:0]$1446
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6967$1440'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
     1/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1438
     2/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_DATA[31:0]$1437
     3/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_ADDR[10:0]$1436
     4/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1435
     5/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_DATA[31:0]$1434
     6/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_ADDR[10:0]$1433
     7/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1432
     8/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_DATA[31:0]$1431
     9/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_ADDR[10:0]$1430
    10/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1429
    11/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_DATA[31:0]$1428
    12/12: $1$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_ADDR[10:0]$1427
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6933$1412'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
     1/253: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/253: $0\basesoc_rx_phase[31:0]
     3/253: $0\basesoc_tx_phase[31:0]
     4/253: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/253: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/253: $0\basesoc_rx_tick[0:0]
     7/253: $0\basesoc_spiflash_phy_cnt[7:0]
     8/253: $0\basesoc_timer_value[31:0]
     9/253: $0\basesoc_uart_rxfull_re[0:0]
    10/253: $0\basesoc_uart_txempty_re[0:0]
    11/253: $0\basesoc_uart_enable_re[0:0]
    12/253: $0\basesoc_uart_pending_re[0:0]
    13/253: $0\basesoc_uart_status_re[0:0]
    14/253: $0\basesoc_uart_rxempty_re[0:0]
    15/253: $0\basesoc_uart_txfull_re[0:0]
    16/253: $0\csr_bankarray_interface6_bank_bus_dat_r[31:0]
    17/253: $0\basesoc_timer_enable_re[0:0]
    18/253: $0\basesoc_timer_pending_re[0:0]
    19/253: $0\basesoc_timer_status_re[0:0]
    20/253: $0\basesoc_timer_value_re[0:0]
    21/253: $0\basesoc_timer_update_value_re[0:0]
    22/253: $0\basesoc_timer_en_re[0:0]
    23/253: $0\basesoc_timer_reload_re[0:0]
    24/253: $0\basesoc_timer_load_re[0:0]
    25/253: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    26/253: $0\basesoc_master_status_re[0:0]
    27/253: $0\basesoc_master_phyconfig_re[0:0]
    28/253: $0\basesoc_master_cs_re[0:0]
    29/253: $0\basesoc_mmap_re[0:0]
    30/253: $0\basesoc_spiflash_phy_re[0:0]
    31/253: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    32/253: $0\basesoc_sdram_rddata_re[0:0]
    33/253: $0\basesoc_sdram_wrdata_re[0:0]
    34/253: $0\basesoc_sdram_baddress_re[0:0]
    35/253: $0\basesoc_sdram_address_re[0:0]
    36/253: $0\basesoc_sdram_command_re[0:0]
    37/253: $0\basesoc_sdram_re[0:0]
    38/253: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    39/253: $0\re[0:0]
    40/253: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    41/253: $0\csr_bankarray_sel_r[0:0]
    42/253: $0\result_re[0:0]
    43/253: $0\done_re[0:0]
    44/253: $0\start_re[0:0]
    45/253: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    46/253: $0\basesoc_bus_errors_re[0:0]
    47/253: $0\basesoc_scratch_re[0:0]
    48/253: $0\basesoc_reset_re[0:0]
    49/253: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    50/253: $0\basesoc_wishbone2csr_state[1:0]
    51/253: $0\basesoc_fsm_state[1:0]
    52/253: $0\basesoc_litedramnativeportconverter_state[0:0]
    53/253: $0\basesoc_fullmemorywe_state[1:0]
    54/253: $0\basesoc_litedramcore_new_master_rdata_valid3[0:0]
    55/253: $0\basesoc_litedramcore_new_master_rdata_valid2[0:0]
    56/253: $0\basesoc_litedramcore_new_master_rdata_valid1[0:0]
    57/253: $0\basesoc_litedramcore_new_master_rdata_valid0[0:0]
    58/253: $0\basesoc_litedramcore_new_master_wdata_ready[0:0]
    59/253: $0\basesoc_litedramcore_multiplexer_state[2:0]
    60/253: $0\basesoc_sdram_dfi_p0_wrdata_en[0:0]
    61/253: $0\basesoc_sdram_dfi_p0_rddata_en[0:0]
    62/253: $0\basesoc_sdram_dfi_p0_we_n[0:0]
    63/253: $0\basesoc_sdram_dfi_p0_ras_n[0:0]
    64/253: $0\basesoc_sdram_dfi_p0_cas_n[0:0]
    65/253: $0\basesoc_sdram_dfi_p0_address[10:0]
    66/253: $0\basesoc_sdram_dfi_p0_bank[1:0]
    67/253: $0\basesoc_sdram_dfi_p0_cs_n[0:0]
    68/253: $0\basesoc_litedramcore_bankmachine3_state[2:0]
    69/253: $0\basesoc_litedramcore_bankmachine2_state[2:0]
    70/253: $0\basesoc_litedramcore_bankmachine1_state[2:0]
    71/253: $0\basesoc_litedramcore_bankmachine0_state[2:0]
    72/253: $0\basesoc_litedramcore_refresher_state[1:0]
    73/253: $0\basesoc_sdram_sequencer_done1[0:0]
    74/253: $0\basesoc_sdram_cmd_payload_we[0:0]
    75/253: $0\basesoc_sdram_cmd_payload_ras[0:0]
    76/253: $0\basesoc_sdram_cmd_payload_cas[0:0]
    77/253: $0\basesoc_sdram_cmd_payload_ba[1:0]
    78/253: $0\basesoc_sdram_cmd_payload_a[10:0]
    79/253: $0\basesoc_sdram_postponer_req_o[0:0]
    80/253: $0\dfi_p0_rddata_valid[0:0]
    81/253: $0\rddata_en[2:0]
    82/253: $0\basesoc_litespiphy_state[1:0]
    83/253: $0\basesoc_spiflash_phy_clk_reg[0:0]
    84/253: $0\basesoc_spiflash_phy_posedge_reg[1:0]
    85/253: $0\basesoc_litespimmap_state[3:0]
    86/253: $0\basesoc_timer_zero_trigger_d[0:0]
    87/253: $0\basesoc_rs232phyrx_state[0:0]
    88/253: $0\basesoc_tx_tick[0:0]
    89/253: $0\basesoc_rx_rx_d[0:0]
    90/253: $0\basesoc_rs232phytx_state[0:0]
    91/253: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
    92/253: $0\basesoc_ram_bus_ram_bus_ack[0:0]
    93/253: $0\basesoc_basesoc_ram_bus_ack[0:0]
    94/253: $0\socbushandler_slaves[4:0]
    95/253: $0\storage[0:0]
    96/253: $0\start_storage[0:0]
    97/253: $0\socbushandler_grant[0:0]
    98/253: $0\socbushandler_count[19:0]
    99/253: $0\mode[0:0]
   100/253: $0\count[24:0]
   101/253: $0\chaser[0:0]
   102/253: $0\basesoc_wishbone_bridge_wdata_converter_converter_mux[1:0]
   103/253: $0\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   104/253: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   105/253: $0\basesoc_sdram_timer_count1[9:0]
   106/253: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   107/253: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   108/253: $0\basesoc_wishbone_bridge_rdata_converter_converter_demux[1:0]
   109/253: $0\basesoc_wishbone_bridge_cmd_we[0:0]
   110/253: $0\basesoc_wishbone_bridge_cmd_count[1:0]
   111/253: $0\basesoc_wishbone_bridge_cmd_addr[18:0]
   112/253: $0\basesoc_wishbone_bridge_aborted[0:0]
   113/253: $0\basesoc_uart_tx_fifo_readable[0:0]
   114/253: $0\basesoc_uart_tx_fifo_produce[3:0]
   115/253: $0\basesoc_uart_tx_fifo_level0[4:0]
   116/253: $0\basesoc_uart_tx_fifo_consume[3:0]
   117/253: $0\basesoc_uart_rx_fifo_readable[0:0]
   118/253: $0\basesoc_uart_rx_fifo_produce[3:0]
   119/253: $0\basesoc_uart_rx_fifo_level0[4:0]
   120/253: $0\basesoc_uart_rx_fifo_consume[3:0]
   121/253: $0\basesoc_uart_pending_r[1:0]
   122/253: $0\basesoc_uart_enable_storage[1:0]
   123/253: $0\basesoc_tx_data[7:0]
   124/253: $0\basesoc_tx_count[3:0]
   125/253: $0\basesoc_timer_zero_pending[0:0]
   126/253: $0\basesoc_timer_value_status[31:0]
   127/253: $0\basesoc_timer_update_value_storage[0:0]
   128/253: $0\basesoc_timer_reload_storage[31:0]
   129/253: $0\basesoc_timer_pending_r[0:0]
   130/253: $0\basesoc_timer_load_storage[31:0]
   131/253: $0\basesoc_timer_enable_storage[0:0]
   132/253: $0\basesoc_timer_en_storage[0:0]
   133/253: $0\basesoc_spiflash_phy_storage[7:0]
   134/253: $0\basesoc_spiflash_phy_sr_out_cnt[5:0]
   135/253: $0\basesoc_spiflash_phy_sr_out[31:0]
   136/253: $0\basesoc_spiflash_phy_sr_in_cnt[5:0]
   137/253: $0\basesoc_spiflash_phy_sr_in[31:0]
   138/253: $0\basesoc_spiflash_phy_dq_oe[0:0]
   139/253: $0\basesoc_spiflash_phy_div[7:0]
   140/253: $0\basesoc_spiflash_phy_count[3:0]
   141/253: $0\basesoc_spiflash_phy_clk[0:0]
   142/253: $0\basesoc_sdram_wrdata_storage[31:0]
   143/253: $0\basesoc_sdram_twtrcon_ready[0:0]
   144/253: $0\basesoc_sdram_twtrcon_count[2:0]
   145/253: $0\basesoc_sdram_trrdcon_ready[0:0]
   146/253: $0\basesoc_sdram_trrdcon_count[0:0]
   147/253: $0\basesoc_sdram_time1[3:0]
   148/253: $0\basesoc_sdram_time0[4:0]
   149/253: $0\basesoc_sdram_tccdcon_ready[0:0]
   150/253: $0\basesoc_sdram_tccdcon_count[0:0]
   151/253: $0\basesoc_sdram_storage[3:0]
   152/253: $0\basesoc_sdram_sequencer_trigger[2:0]
   153/253: $0\basesoc_sdram_sequencer_count[0:0]
   154/253: $0\basesoc_sdram_rddata_status[31:0]
   155/253: $0\basesoc_sdram_postponer_count[0:0]
   156/253: $0\basesoc_sdram_command_storage[7:0]
   157/253: $0\basesoc_sdram_choose_req_grant[1:0]
   158/253: $0\basesoc_sdram_choose_cmd_grant[1:0]
   159/253: $0\basesoc_sdram_bankmachine3_twtpcon_ready[0:0]
   160/253: $0\basesoc_sdram_bankmachine3_twtpcon_count[1:0]
   161/253: $0\basesoc_sdram_bankmachine3_trccon_ready[0:0]
   162/253: $0\basesoc_sdram_bankmachine3_trccon_count[1:0]
   163/253: $0\basesoc_sdram_bankmachine3_trascon_ready[0:0]
   164/253: $0\basesoc_sdram_bankmachine3_trascon_count[1:0]
   165/253: $0\basesoc_sdram_bankmachine3_row_opened[0:0]
   166/253: $0\basesoc_sdram_bankmachine3_row[10:0]
   167/253: $0\basesoc_sdram_bankmachine3_produce[2:0]
   168/253: $0\basesoc_sdram_bankmachine3_pipe_valid_source_valid[0:0]
   169/253: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   170/253: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   171/253: $0\basesoc_sdram_bankmachine3_pipe_valid_source_last[0:0]
   172/253: $0\basesoc_sdram_bankmachine3_pipe_valid_source_first[0:0]
   173/253: $0\basesoc_sdram_bankmachine3_level[3:0]
   174/253: $0\basesoc_sdram_bankmachine3_consume[2:0]
   175/253: $0\basesoc_sdram_bankmachine2_twtpcon_ready[0:0]
   176/253: $0\basesoc_sdram_bankmachine2_twtpcon_count[1:0]
   177/253: $0\basesoc_sdram_bankmachine2_trccon_ready[0:0]
   178/253: $0\basesoc_sdram_bankmachine2_trccon_count[1:0]
   179/253: $0\basesoc_sdram_bankmachine2_trascon_ready[0:0]
   180/253: $0\basesoc_sdram_bankmachine2_trascon_count[1:0]
   181/253: $0\basesoc_sdram_bankmachine2_row_opened[0:0]
   182/253: $0\basesoc_sdram_bankmachine2_row[10:0]
   183/253: $0\basesoc_sdram_bankmachine2_produce[2:0]
   184/253: $0\basesoc_sdram_bankmachine2_pipe_valid_source_valid[0:0]
   185/253: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   186/253: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   187/253: $0\basesoc_sdram_bankmachine2_pipe_valid_source_last[0:0]
   188/253: $0\basesoc_sdram_bankmachine2_pipe_valid_source_first[0:0]
   189/253: $0\basesoc_sdram_bankmachine2_level[3:0]
   190/253: $0\basesoc_sdram_bankmachine2_consume[2:0]
   191/253: $0\basesoc_sdram_bankmachine1_twtpcon_ready[0:0]
   192/253: $0\basesoc_sdram_bankmachine1_twtpcon_count[1:0]
   193/253: $0\basesoc_sdram_bankmachine1_trccon_ready[0:0]
   194/253: $0\basesoc_sdram_bankmachine1_trccon_count[1:0]
   195/253: $0\basesoc_sdram_bankmachine1_trascon_ready[0:0]
   196/253: $0\basesoc_sdram_bankmachine1_trascon_count[1:0]
   197/253: $0\basesoc_sdram_bankmachine1_row_opened[0:0]
   198/253: $0\basesoc_sdram_bankmachine1_row[10:0]
   199/253: $0\basesoc_sdram_bankmachine1_produce[2:0]
   200/253: $0\basesoc_sdram_bankmachine1_pipe_valid_source_valid[0:0]
   201/253: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   202/253: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   203/253: $0\basesoc_sdram_bankmachine1_pipe_valid_source_last[0:0]
   204/253: $0\basesoc_sdram_bankmachine1_pipe_valid_source_first[0:0]
   205/253: $0\basesoc_sdram_bankmachine1_level[3:0]
   206/253: $0\basesoc_sdram_bankmachine1_consume[2:0]
   207/253: $0\basesoc_sdram_bankmachine0_twtpcon_ready[0:0]
   208/253: $0\basesoc_sdram_bankmachine0_twtpcon_count[1:0]
   209/253: $0\basesoc_sdram_bankmachine0_trccon_ready[0:0]
   210/253: $0\basesoc_sdram_bankmachine0_trccon_count[1:0]
   211/253: $0\basesoc_sdram_bankmachine0_trascon_ready[0:0]
   212/253: $0\basesoc_sdram_bankmachine0_trascon_count[1:0]
   213/253: $0\basesoc_sdram_bankmachine0_row_opened[0:0]
   214/253: $0\basesoc_sdram_bankmachine0_row[10:0]
   215/253: $0\basesoc_sdram_bankmachine0_produce[2:0]
   216/253: $0\basesoc_sdram_bankmachine0_pipe_valid_source_valid[0:0]
   217/253: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   218/253: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   219/253: $0\basesoc_sdram_bankmachine0_pipe_valid_source_last[0:0]
   220/253: $0\basesoc_sdram_bankmachine0_pipe_valid_source_first[0:0]
   221/253: $0\basesoc_sdram_bankmachine0_level[3:0]
   222/253: $0\basesoc_sdram_bankmachine0_consume[2:0]
   223/253: $0\basesoc_sdram_baddress_storage[1:0]
   224/253: $0\basesoc_sdram_address_storage[10:0]
   225/253: $0\basesoc_scratch_storage[31:0]
   226/253: $0\basesoc_rx_data[7:0]
   227/253: $0\basesoc_rx_count[3:0]
   228/253: $0\basesoc_reset_storage[1:0]
   229/253: $0\basesoc_mmap_storage[7:0]
   230/253: $0\basesoc_mmap_count[8:0]
   231/253: $0\basesoc_mmap_byte_count[1:0]
   232/253: $0\basesoc_mmap_burst_cs[0:0]
   233/253: $0\basesoc_mmap_burst_adr[29:0]
   234/253: $0\basesoc_master_tx_fifo_pipe_valid_source_valid[0:0]
   235/253: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_width[3:0]
   236/253: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_mask[7:0]
   237/253: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_len[5:0]
   238/253: $0\basesoc_master_tx_fifo_pipe_valid_source_payload_data[31:0]
   239/253: $0\basesoc_master_tx_fifo_pipe_valid_source_last[0:0]
   240/253: $0\basesoc_master_tx_fifo_pipe_valid_source_first[0:0]
   241/253: $0\basesoc_master_rx_fifo_pipe_valid_source_valid[0:0]
   242/253: $0\basesoc_master_rx_fifo_pipe_valid_source_payload_data[31:0]
   243/253: $0\basesoc_master_rx_fifo_pipe_valid_source_last[0:0]
   244/253: $0\basesoc_master_rx_fifo_pipe_valid_source_first[0:0]
   245/253: $0\basesoc_master_phyconfig_storage[23:0]
   246/253: $0\basesoc_master_cs_storage[0:0]
   247/253: $0\basesoc_interface1_we[0:0]
   248/253: $0\basesoc_interface1_re[0:0]
   249/253: $0\basesoc_interface1_dat_w[31:0]
   250/253: $0\basesoc_interface1_adr[13:0]
   251/253: $0\basesoc_grant[0:0]
   252/253: $0\basesoc_bus_errors[31:0]
   253/253: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5552$1186'.
     1/1: $0\self6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5535$1179'.
     1/1: $0\self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1172'.
     1/1: $0\self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5501$1165'.
     1/1: $0\self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1158'.
     1/1: $0\self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157'.
     1/1: $0\self1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5450$1156'.
     1/1: $0\self0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5442$1142'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5434$1141'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5418$1126'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5410$1125'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5394$1110'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1109'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5370$1094'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5362$1093'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5337$1091'.
     1/1: $0\t_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5320$1090'.
     1/1: $0\t_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5303$1089'.
     1/1: $0\t_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1088'.
     1/1: $0\rhs_self19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1087'.
     1/1: $0\rhs_self18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5252$1086'.
     1/1: $0\rhs_self17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5235$1085'.
     1/1: $0\rhs_self16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084'.
     1/1: $0\rhs_self15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5201$1083'.
     1/1: $0\rhs_self14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5184$1082'.
     1/1: $0\t_self2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1081'.
     1/1: $0\t_self1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5150$1080'.
     1/1: $0\t_self0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5133$1079'.
     1/1: $0\rhs_self13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1078'.
     1/1: $0\rhs_self12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5099$1077'.
     1/1: $0\rhs_self11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5082$1076'.
     1/1: $0\rhs_self10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075'.
     1/1: $0\rhs_self9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1074'.
     1/1: $0\rhs_self8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5037$1073'.
     1/1: $0\rhs_self7[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5026$1072'.
     1/1: $0\rhs_self6[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5015$1071'.
     1/1: $0\rhs_self5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5004$1070'.
     1/1: $0\rhs_self4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1069'.
     1/1: $0\rhs_self3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4982$1068'.
     1/1: $0\rhs_self2[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067'.
     1/1: $0\rhs_self1[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066'.
     1/1: $0\rhs_self0[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4908$1058'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1057'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4889$1054'.
     1/2: $0\csr_bankarray_csrbank6_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4880$1051'.
     1/2: $0\csr_bankarray_csrbank6_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4871$1048'.
     1/2: $0\csr_bankarray_csrbank6_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4862$1045'.
     1/2: $0\csr_bankarray_csrbank6_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$1042'.
     1/2: $0\csr_bankarray_csrbank6_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4844$1039'.
     1/2: $0\csr_bankarray_csrbank6_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_rxempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4835$1036'.
     1/2: $0\csr_bankarray_csrbank6_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4826$1033'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4802$1029'.
     1/2: $0\csr_bankarray_csrbank5_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1026'.
     1/2: $0\csr_bankarray_csrbank5_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1023'.
     1/2: $0\csr_bankarray_csrbank5_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1020'.
     1/2: $0\csr_bankarray_csrbank5_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_value_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1017'.
     1/2: $0\csr_bankarray_csrbank5_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1014'.
     1/2: $0\csr_bankarray_csrbank5_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1011'.
     1/2: $0\csr_bankarray_csrbank5_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_reload0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1008'.
     1/2: $0\csr_bankarray_csrbank5_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1006'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4715$1003'.
     1/2: $0\csr_bankarray_csrbank4_master_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4706$1000'.
     1/2: $0\basesoc_master_rxtx_we[0:0]
     2/2: $0\basesoc_master_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$997'.
     1/2: $0\csr_bankarray_csrbank4_master_phyconfig0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_phyconfig0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$994'.
     1/2: $0\csr_bankarray_csrbank4_master_cs0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_master_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$991'.
     1/2: $0\csr_bankarray_csrbank4_mmap_dummy_bits0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$988'.
     1/2: $0\csr_bankarray_csrbank4_phy_clk_divisor0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_phy_clk_divisor0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4641$984'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4632$981'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4623$978'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4614$975'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_address0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4605$972'.
     1/2: $0\basesoc_sdram_command_issue_we[0:0]
     2/2: $0\basesoc_sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4596$969'.
     1/2: $0\csr_bankarray_csrbank3_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$966'.
     1/2: $0\csr_bankarray_csrbank3_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dfii_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4576$962'.
     1/2: $0\csr_bankarray_csrbank2_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_out0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4552$956'.
     1/2: $0\csr_bankarray_csrbank1_result0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_result0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4543$953'.
     1/2: $0\csr_bankarray_csrbank1_result1_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_result1_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4534$950'.
     1/2: $0\csr_bankarray_csrbank1_done_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_done_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4525$947'.
     1/2: $0\csr_bankarray_csrbank1_start0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_start0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4512$945'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$942'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$939'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$936'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
     1/11: $0\basesoc_wishbone2csr_next_state[1:0]
     2/11: $0\basesoc_interface1_we_next_value_ce3[0:0]
     3/11: $0\basesoc_interface1_we_next_value3[0:0]
     4/11: $0\basesoc_interface1_re_next_value_ce2[0:0]
     5/11: $0\basesoc_interface1_re_next_value2[0:0]
     6/11: $0\basesoc_interface1_dat_w_next_value_ce0[0:0]
     7/11: $0\basesoc_interface1_dat_w_next_value0[31:0]
     8/11: $0\basesoc_interface1_adr_next_value_ce1[0:0]
     9/11: $0\basesoc_interface1_adr_next_value1[13:0]
    10/11: $0\basesoc_interface0_dat_r[31:0]
    11/11: $0\basesoc_interface0_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912'.
     1/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\basesoc_fsm_next_state[1:0]
     4/7: $0\basesoc_wishbone_bridge_is_ongoing[0:0]
     5/7: $0\basesoc_wishbone_bridge_cmd_valid[0:0]
     6/7: $0\basesoc_interface_dat_r[127:0]
     7/7: $0\basesoc_interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907'.
     1/1: $0\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
     1/11: $0\basesoc_litedramnativeportconverter_next_state[0:0]
     2/11: $0\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2[0:0]
     3/11: $0\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2[0:0]
     4/11: $0\basesoc_wishbone_bridge_cmd_ready[0:0]
     5/11: $0\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0[0:0]
     6/11: $0\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1:0]
     7/11: $0\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1[0:0]
     8/11: $0\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18:0]
     9/11: $0\basesoc_port_cmd_valid[0:0]
    10/11: $0\basesoc_port_cmd_payload_we[0:0]
    11/11: $0\basesoc_port_cmd_payload_addr[20:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4253$894'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\basesoc_write_from_slave[0:0]
     3/10: $0\basesoc_word_inc[0:0]
     4/10: $0\basesoc_word_clr[0:0]
     5/10: $0\basesoc_wb_sdram_ack[0:0]
     6/10: $0\basesoc_tag_port_we[0:0]
     7/10: $0\basesoc_tag_di_dirty[0:0]
     8/10: $0\basesoc_interface_we[0:0]
     9/10: $0\basesoc_interface_stb[0:0]
    10/10: $0\basesoc_interface_cyc[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887'.
     1/1: $0\basesoc_wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875'.
     1/2: $0\basesoc_data_port_dat_w[127:0]
     2/2: $0\basesoc_data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874'.
     1/2: $0\basesoc_sdram_interface_wdata_we[3:0]
     2/2: $0\basesoc_sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
     1/8: $0\basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\basesoc_sdram_steerer_sel[1:0]
     3/8: $0\basesoc_sdram_en1[0:0]
     4/8: $0\basesoc_sdram_en0[0:0]
     5/8: $0\basesoc_sdram_cmd_ready[0:0]
     6/8: $0\basesoc_sdram_choose_req_want_writes[0:0]
     7/8: $0\basesoc_sdram_choose_req_want_reads[0:0]
     8/8: $0\basesoc_sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4005$718'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3996$711'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3987$704'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3978$697'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3972$696'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3966$695'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3960$694'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3946$641'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3939$638'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3933$637'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3927$636'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3913$583'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
     1/14: $0\basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine3_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine3_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3778$531'.
     1/1: $0\basesoc_sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3756$527'.
     1/1: $0\basesoc_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
     1/14: $0\basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine2_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine2_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$501'.
     1/1: $0\basesoc_sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3593$497'.
     1/1: $0\basesoc_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
     1/14: $0\basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine1_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine1_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3452$471'.
     1/1: $0\basesoc_sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3430$467'.
     1/1: $0\basesoc_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
     1/14: $0\basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine0_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine0_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3289$441'.
     1/1: $0\basesoc_sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3267$437'.
     1/1: $0\basesoc_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424'.
     1/4: $0\basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\basesoc_sdram_sequencer_start0[0:0]
     3/4: $0\basesoc_sdram_cmd_valid[0:0]
     4/4: $0\basesoc_sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411'.
     1/4: $0\basesoc_sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\basesoc_sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\basesoc_sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\basesoc_sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
     1/20: $0\basesoc_sdram_master_p0_rddata_en[0:0]
     2/20: $0\basesoc_sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\basesoc_sdram_master_p0_wrdata_en[0:0]
     4/20: $0\basesoc_sdram_master_p0_wrdata[31:0]
     5/20: $0\basesoc_sdram_master_p0_act_n[0:0]
     6/20: $0\basesoc_sdram_master_p0_reset_n[0:0]
     7/20: $0\basesoc_sdram_master_p0_odt[0:0]
     8/20: $0\basesoc_sdram_master_p0_cke[0:0]
     9/20: $0\basesoc_sdram_master_p0_we_n[0:0]
    10/20: $0\basesoc_sdram_master_p0_ras_n[0:0]
    11/20: $0\basesoc_sdram_master_p0_cs_n[0:0]
    12/20: $0\basesoc_sdram_master_p0_cas_n[0:0]
    13/20: $0\basesoc_sdram_master_p0_bank[1:0]
    14/20: $0\basesoc_sdram_master_p0_address[10:0]
    15/20: $0\basesoc_sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\basesoc_sdram_slave_p0_rddata[31:0]
    17/20: $0\basesoc_sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\basesoc_sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\basesoc_sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\basesoc_sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
     1/13: $0\basesoc_litespiphy_next_state[1:0]
     2/13: $0\basesoc_spiflash_phy_sr_out_shift[0:0]
     3/13: $0\basesoc_spiflash_phy_sr_out_load[0:0]
     4/13: $0\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0[0:0]
     5/13: $0\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0[5:0]
     6/13: $0\basesoc_spiflash_phy_sr_in_shift[0:0]
     7/13: $0\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1[0:0]
     8/13: $0\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1[5:0]
     9/13: $0\basesoc_spiflash_phy_source_valid[0:0]
    10/13: $0\basesoc_spiflash_phy_sink_ready[0:0]
    11/13: $0\basesoc_spiflash_phy_en[0:0]
    12/13: $0\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2[0:0]
    13/13: $0\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2930$389'.
     1/1: $0\basesoc_spiflash_phy_dq_o[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
     1/17: $0\basesoc_mmap_request[0:0]
     2/17: $0\basesoc_litespimmap_next_state[3:0]
     3/17: $0\basesoc_mmap_wait[0:0]
     4/17: $0\basesoc_mmap_source_valid[0:0]
     5/17: $0\basesoc_mmap_source_payload_width[3:0]
     6/17: $0\basesoc_mmap_source_payload_mask[7:0]
     7/17: $0\basesoc_mmap_source_payload_len[5:0]
     8/17: $0\basesoc_mmap_source_payload_data[31:0]
     9/17: $0\basesoc_mmap_sink_ready[0:0]
    10/17: $0\basesoc_mmap_byte_count_litespimmap_next_value_ce1[0:0]
    11/17: $0\basesoc_mmap_byte_count_litespimmap_next_value1[1:0]
    12/17: $0\basesoc_mmap_bus_dat_r[31:0]
    13/17: $0\basesoc_mmap_bus_ack[0:0]
    14/17: $0\basesoc_mmap_burst_cs_litespimmap_next_value_ce0[0:0]
    15/17: $0\basesoc_mmap_burst_cs_litespimmap_next_value0[0:0]
    16/17: $0\basesoc_mmap_burst_adr_litespimmap_next_value_ce2[0:0]
    17/17: $0\basesoc_mmap_burst_adr_litespimmap_next_value2[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2747$373'.
     1/1: $0\basesoc_mmap_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
     1/9: $0\basesoc_rx_demux_sink_ready[0:0]
     2/9: $0\basesoc_rx_demux_endpoint1_source_valid[0:0]
     3/9: $0\basesoc_rx_demux_endpoint1_source_payload_data[31:0]
     4/9: $0\basesoc_rx_demux_endpoint1_source_last[0:0]
     5/9: $0\basesoc_rx_demux_endpoint1_source_first[0:0]
     6/9: $0\basesoc_rx_demux_endpoint0_source_valid[0:0]
     7/9: $0\basesoc_rx_demux_endpoint0_source_payload_data[31:0]
     8/9: $0\basesoc_rx_demux_endpoint0_source_last[0:0]
     9/9: $0\basesoc_rx_demux_endpoint0_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
     1/9: $0\basesoc_tx_mux_source_payload_mask[7:0]
     2/9: $0\basesoc_tx_mux_source_payload_width[3:0]
     3/9: $0\basesoc_tx_mux_source_payload_len[5:0]
     4/9: $0\basesoc_tx_mux_source_payload_data[31:0]
     5/9: $0\basesoc_tx_mux_source_last[0:0]
     6/9: $0\basesoc_tx_mux_source_first[0:0]
     7/9: $0\basesoc_tx_mux_source_valid[0:0]
     8/9: $0\basesoc_tx_mux_endpoint1_sink_ready[0:0]
     9/9: $0\basesoc_tx_mux_endpoint0_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2675$370'.
     1/1: $0\basesoc_crossbar_cs[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2537$365'.
     1/1: $0\leds[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2528$361'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$353'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$342'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2454$333'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$331'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2328$304'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289'.
     1/3: $0\socbushandler_shared_dat_r[31:0]
     2/3: $0\socbushandler_shared_ack[0:0]
     3/3: $0\socbushandler_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$271'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256'.
Creating decoders for process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$255'.
     1/1: $0\crg_rst[0:0]

5.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3544'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3533'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3532'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3531'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3530'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3479'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3476'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3470'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3449'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3445'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3441'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3438'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3426'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3423'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3410'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3403'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3399'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3385'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3363'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3360'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3357'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3356'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3355'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3354'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3353'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3352'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3349'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3346'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3345'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3344'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3343'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3342'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3341'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3340'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3339'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3332'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3331'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3296'.
No latch inferred for signal `\dotprod.\done' from process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
No latch inferred for signal `\dotprod.\state_n' from process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
No latch inferred for signal `\dotprod.\idx_n' from process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
No latch inferred for signal `\dotprod.\acc_n' from process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
No latch inferred for signal `\dotprod.$mem2reg_rd$\a_array$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3261_ADDR' from process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
No latch inferred for signal `\dotprod.$mem2reg_rd$\a_array$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3261_DATA' from process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
No latch inferred for signal `\dotprod.$mem2reg_rd$\b_array$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3262_ADDR' from process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
No latch inferred for signal `\dotprod.$mem2reg_rd$\b_array$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3262_DATA' from process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3193'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3192'.
No latch inferred for signal `\VexRiscv.\when_CsrPlugin_l1719' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3185'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3156'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3155'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3154'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3153'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3152'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3151'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3150'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3149'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3148'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3002'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$2982'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$2979'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$2978'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$2973'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$2972'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$2964'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$2956'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$2953'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$2947'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$2946'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$2945'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$2944'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2930'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2929'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2928'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2927'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2923'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2901'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2900'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2899'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2898'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2892'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2886'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2885'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2882'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2881'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2880'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_6' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2877'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_5' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2876'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_3' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2875'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2874'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2873'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2869'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2842'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2841'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2840'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2837'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2833'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2832'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_3' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2831'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2830'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2829'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2828'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2824'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2823'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2822'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2820'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2799'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2798'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2795'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2792'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2788'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2787'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2786'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2783'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2780'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2770'.
No latch inferred for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2765'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2741'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2740'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2737'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2736'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2724'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2720'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2719'.
No latch inferred for signal `\VexRiscv.\_zz_6' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2717'.
No latch inferred for signal `\VexRiscv.\_zz_5' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2716'.
No latch inferred for signal `\VexRiscv.\_zz_3' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2715'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2710'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2709'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2708'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2697'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_2_halt' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2683'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2679'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2675'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2674'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2668'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2666'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2662'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2659'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2652'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2651'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_csrMapping_allowCsrSignal' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2650'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2649'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2648'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2647'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2646'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2645'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2644'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2643'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2642'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2641'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2640'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2639'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2638'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2637'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2636'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2635'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2634'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2633'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2632'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2631'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2630'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2629'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2628'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2627'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2626'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2615'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2613'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2612'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2611'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2610'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2609'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2589'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2588'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2587'.
No latch inferred for signal `\colorlight_i5.\crg_stdby' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2247'.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1798$2239'.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2238'.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2210'.
No latch inferred for signal `\colorlight_i5.\basesoc_vexriscv' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1699$2207'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1661$2203'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1660$2202'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1659$2201'.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1602$2188'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1480$2124'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2123'.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_en_int' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1464$2119'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$2096'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$2091'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1421$2090'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_nop_ba' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2078'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_nop_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2077'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1334$2060'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$2059'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1332$2058'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$2057'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$2056'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$2055'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1327$2053'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1325$2051'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1324$2050'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1323$2049'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1322$2048'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1321$2047'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1320$2046'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1319$2045'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$2044'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1300$2033'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$2026'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1272$2022'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1265$2016'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1264$2015'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1240$2001'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1239$2000'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1238$1999'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1237$1998'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1232$1995'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1984'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1179$1983'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1165$1975'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1084$1948'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1083$1947'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1069$1939'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:988$1912'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:987$1911'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:973$1903'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:892$1876'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1875'.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1867'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:827$1838'.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:826$1837'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:785$1811'.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:777$1809'.
No latch inferred for signal `\colorlight_i5.\basesoc_port_rdata_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:766$1808'.
No latch inferred for signal `\colorlight_i5.\basesoc_port_rdata_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:765$1807'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:698$1796'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:697$1795'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_dummy' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:689$1791'.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:679$1785'.
No latch inferred for signal `\colorlight_i5.\basesoc_master_tx_fifo_sink_sink_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1775'.
No latch inferred for signal `\colorlight_i5.\basesoc_master_tx_fifo_sink_sink_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1774'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:556$1739'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:555$1738'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:554$1737'.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:553$1736'.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:519$1709'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:455$1696'.
No latch inferred for signal `\colorlight_i5.\basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1694'.
No latch inferred for signal `\colorlight_i5.\_b_storage7' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:416$1692'.
No latch inferred for signal `\colorlight_i5.\_b_storage6' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:415$1691'.
No latch inferred for signal `\colorlight_i5.\_b_storage5' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:414$1690'.
No latch inferred for signal `\colorlight_i5.\_b_storage4' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:413$1689'.
No latch inferred for signal `\colorlight_i5.\_b_storage3' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:412$1688'.
No latch inferred for signal `\colorlight_i5.\_b_storage2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:411$1687'.
No latch inferred for signal `\colorlight_i5.\_b_storage1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:410$1686'.
No latch inferred for signal `\colorlight_i5.\_b_storage0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:409$1685'.
No latch inferred for signal `\colorlight_i5.\_a_storage7' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:408$1684'.
No latch inferred for signal `\colorlight_i5.\_a_storage6' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:407$1683'.
No latch inferred for signal `\colorlight_i5.\_a_storage5' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:406$1682'.
No latch inferred for signal `\colorlight_i5.\_a_storage4' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:405$1681'.
No latch inferred for signal `\colorlight_i5.\_a_storage3' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:404$1680'.
No latch inferred for signal `\colorlight_i5.\_a_storage2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:403$1679'.
No latch inferred for signal `\colorlight_i5.\_a_storage1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:402$1678'.
No latch inferred for signal `\colorlight_i5.\_a_storage0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:401$1677'.
No latch inferred for signal `\colorlight_i5.\self6' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5552$1186'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self6` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5552$1186`.
No latch inferred for signal `\colorlight_i5.\self5' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5535$1179'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self5` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5535$1179`.
No latch inferred for signal `\colorlight_i5.\self4' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1172'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self4` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1172`.
No latch inferred for signal `\colorlight_i5.\self3' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5501$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self3` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5501$1165`.
No latch inferred for signal `\colorlight_i5.\self2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1158'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self2` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1158`.
No latch inferred for signal `\colorlight_i5.\self1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157`.
No latch inferred for signal `\colorlight_i5.\self0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5450$1156'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5450$1156`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\self0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5450$1156`.
No latch inferred for signal `\colorlight_i5.\rhs_self31' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5442$1142'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self31` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5442$1142`.
No latch inferred for signal `\colorlight_i5.\rhs_self30' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5434$1141'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self30` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5434$1141`.
No latch inferred for signal `\colorlight_i5.\rhs_self29' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self29 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140`.
No latch inferred for signal `\colorlight_i5.\rhs_self28' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5418$1126'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self28` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5418$1126`.
No latch inferred for signal `\colorlight_i5.\rhs_self27' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5410$1125'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self27` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5410$1125`.
No latch inferred for signal `\colorlight_i5.\rhs_self26' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self26 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124`.
No latch inferred for signal `\colorlight_i5.\rhs_self25' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5394$1110'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self25` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5394$1110`.
No latch inferred for signal `\colorlight_i5.\rhs_self24' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1109'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self24` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1109`.
No latch inferred for signal `\colorlight_i5.\rhs_self23' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self23 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108`.
No latch inferred for signal `\colorlight_i5.\rhs_self22' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5370$1094'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self22` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5370$1094`.
No latch inferred for signal `\colorlight_i5.\rhs_self21' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5362$1093'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self21` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5362$1093`.
No latch inferred for signal `\colorlight_i5.\rhs_self20' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self20 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092`.
No latch inferred for signal `\colorlight_i5.\t_self5' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5337$1091'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self5` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5337$1091`.
No latch inferred for signal `\colorlight_i5.\t_self4' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5320$1090'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self4` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5320$1090`.
No latch inferred for signal `\colorlight_i5.\t_self3' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5303$1089'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self3` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5303$1089`.
No latch inferred for signal `\colorlight_i5.\rhs_self19' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1088'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self19` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1088`.
No latch inferred for signal `\colorlight_i5.\rhs_self18' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1087'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self18` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1087`.
No latch inferred for signal `\colorlight_i5.\rhs_self17' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5252$1086'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self17` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5252$1086`.
No latch inferred for signal `\colorlight_i5.\rhs_self16' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5235$1085'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self16 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5235$1085`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self16 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5235$1085`.
No latch inferred for signal `\colorlight_i5.\rhs_self15' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self15 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084`.
No latch inferred for signal `\colorlight_i5.\rhs_self14' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5201$1083'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self14` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5201$1083`.
No latch inferred for signal `\colorlight_i5.\t_self2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5184$1082'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self2` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5184$1082`.
No latch inferred for signal `\colorlight_i5.\t_self1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1081'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self1` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1081`.
No latch inferred for signal `\colorlight_i5.\t_self0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5150$1080'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\t_self0` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5150$1080`.
No latch inferred for signal `\colorlight_i5.\rhs_self13' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5133$1079'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self13` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5133$1079`.
No latch inferred for signal `\colorlight_i5.\rhs_self12' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1078'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self12` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1078`.
No latch inferred for signal `\colorlight_i5.\rhs_self11' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5099$1077'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self11` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5099$1077`.
No latch inferred for signal `\colorlight_i5.\rhs_self10' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5082$1076'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self10 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5082$1076`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self10 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5082$1076`.
No latch inferred for signal `\colorlight_i5.\rhs_self9' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self9 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075`.
No latch inferred for signal `\colorlight_i5.\rhs_self8' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1074'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self8` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1074`.
No latch inferred for signal `\colorlight_i5.\rhs_self7' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5037$1073'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self7 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5037$1073`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self7 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5037$1073`.
No latch inferred for signal `\colorlight_i5.\rhs_self6' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5026$1072'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5026$1072`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5026$1072`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self6 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5026$1072`.
No latch inferred for signal `\colorlight_i5.\rhs_self5' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5015$1071'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self5` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5015$1071`.
No latch inferred for signal `\colorlight_i5.\rhs_self4' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5004$1070'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self4` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5004$1070`.
No latch inferred for signal `\colorlight_i5.\rhs_self3' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1069'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self3` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1069`.
No latch inferred for signal `\colorlight_i5.\rhs_self2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4982$1068'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4982$1068`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4982$1068`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4982$1068`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4982$1068`.
No latch inferred for signal `\colorlight_i5.\rhs_self1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self1 [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067`.
No latch inferred for signal `\colorlight_i5.\rhs_self0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\rhs_self0 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4908$1058'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4908$1058`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4908$1058`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1057'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1057`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1057`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4889$1054'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4889$1054`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4889$1054'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxfull_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4889$1054`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4880$1051'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4880$1051`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4880$1051'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txempty_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4880$1051`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4871$1048'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4871$1048`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4871$1048'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_enable0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4871$1048`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4862$1045'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4862$1045`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4862$1045'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_pending_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4862$1045`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$1042'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$1042`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$1042'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_ev_status_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$1042`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4844$1039'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4844$1039`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4844$1039'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_rxempty_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4844$1039`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4835$1036'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4835$1036`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4835$1036'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank6_txfull_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4835$1036`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4826$1033'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4826$1033`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4826$1033'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4826$1033`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4802$1029'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4802$1029`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4802$1029'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_enable0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4802$1029`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1026'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1026`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1026'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_pending_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1026`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1023'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1023`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1023'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_ev_status_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1023`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_value_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1020'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_value_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1020`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_value_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1020'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_value_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1020`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1017'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1017`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1017'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_update_value0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1017`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_en0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1014'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_en0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1014`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_en0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1014'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_en0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1014`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1011'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1011`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1011'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_reload0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1011`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_load0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_load0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1008`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank5_load0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank5_load0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1008`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_status_status' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1006'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_status_status [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1006`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_status_status [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1006`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4715$1003'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4715$1003`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4715$1003'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_status_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4715$1003`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_rxtx_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4706$1000'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_rxtx_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4706$1000`.
No latch inferred for signal `\colorlight_i5.\basesoc_master_rxtx_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4706$1000'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_master_rxtx_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4706$1000`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$997'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$997`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$997'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_phyconfig0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$997`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$994`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_master_cs0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$994`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$991'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$991`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$991'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_mmap_dummy_bits0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$991`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$988'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$988`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$988'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank4_phy_clk_divisor0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$988`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4641$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4641$984`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4641$984'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4641$984`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4632$981'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4632$981`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4632$981'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4632$981`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4623$978'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4623$978`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4623$978'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4623$978`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4614$975'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4614$975`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4614$975'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4614$975`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4605$972'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4605$972`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4605$972'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4605$972`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4596$969'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4596$969`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4596$969'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4596$969`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$966'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$966`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$966'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank3_dfii_control0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$966`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_out0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4576$962'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_out0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4576$962`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank2_out0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4576$962'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank2_out0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4576$962`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_result0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4552$956'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_result0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4552$956`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_result0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4552$956'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_result0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4552$956`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_result1_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4543$953'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_result1_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4543$953`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_result1_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4543$953'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_result1_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4543$953`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_done_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4534$950'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_done_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4534$950`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_done_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4534$950'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_done_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4534$950`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_start0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4525$947'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_start0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4525$947`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank1_start0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4525$947'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank1_start0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4525$947`.
No latch inferred for signal `\colorlight_i5.\basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4512$945'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4512$945`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$942'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$942`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$942'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$942`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$939'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$939`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$939'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$939`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$936`.
No latch inferred for signal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$936`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface0_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface0_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_adr_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_adr_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value0 [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_dat_w_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_dat_w_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_next_value2` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_re_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_re_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_next_value3' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_next_value3` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface1_we_next_value_ce3' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface1_we_next_value_ce3` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928`.
No latch inferred for signal `\colorlight_i5.\basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_port_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_port_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896`.
No latch inferred for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4253$894'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4253$894`.
No latch inferred for signal `\colorlight_i5.\basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_cyc' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_cyc` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_stb' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_stb` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_interface_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interface_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_tag_di_dirty' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tag_di_dirty` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_tag_port_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tag_port_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_word_clr' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_word_clr` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_word_inc' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_word_inc` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_write_from_slave' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_write_from_slave` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888`.
No latch inferred for signal `\colorlight_i5.\basesoc_wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887`.
No latch inferred for signal `\colorlight_i5.\basesoc_data_port_dat_w' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_data_port_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_data_port_we [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_en0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_en0` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_en1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_en1` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4005$718'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4005$718`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3996$711'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3996$711`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3987$704'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3987$704`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3978$697'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3978$697`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3972$696'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3972$696`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3966$695'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3966$695`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3960$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3960$694`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3946$641'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3946$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3946$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3946$641`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3946$641`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3939$638'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3939$638`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3933$637'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3933$637`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3927$636'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3927$636`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3913$583'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3913$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3913$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3913$583`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3913$583`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3778$531'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3778$531`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3778$531`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3778$531`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3756$527'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3756$527`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$501'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$501`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$501`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$501`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3593$497'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3593$497`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3452$471'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3452$471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3452$471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3452$471`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3430$467'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3430$467`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3289$441'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3289$441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3289$441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3289$441`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3267$437'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3267$437`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428`.
No latch inferred for signal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespiphy_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespiphy_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value2` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe_litespiphy_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_en' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_en` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_shift' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_shift` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_load' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_load` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_shift' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_shift` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401`.
No latch inferred for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_o' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2930$389'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_spiflash_phy_dq_o` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2930$389`.
No latch inferred for signal `\colorlight_i5.\basesoc_litespimmap_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_litespimmap_next_state [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value2 [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_adr_litespimmap_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value0` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_burst_cs_litespimmap_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_byte_count_litespimmap_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_request' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_request` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_len' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_payload_width' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_wait' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_wait` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_cs' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2747$373'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_cs` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2747$373`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_first` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint0_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_first` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_endpoint1_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_demux_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_demux_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint0_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_endpoint1_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_first' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_first` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_last' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_last` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_len' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_len [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_mask [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_payload_width' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_payload_width [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_mux_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_mux_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371`.
No latch inferred for signal `\colorlight_i5.\basesoc_crossbar_cs' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2675$370'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_crossbar_cs` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2675$370`.
No latch inferred for signal `\colorlight_i5.\leds' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2537$365'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\leds` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2537$365`.
No latch inferred for signal `\colorlight_i5.\basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2528$361'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2528$361`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$353'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$353`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$353`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$342`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$342`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2454$333'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2454$333`.
No latch inferred for signal `\colorlight_i5.\basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$331'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$331`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320`.
No latch inferred for signal `\colorlight_i5.\basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317`.
No latch inferred for signal `\colorlight_i5.\basesoc_ram_we' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2328$304'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2328$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2328$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2328$304`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2328$304`.
No latch inferred for signal `\colorlight_i5.\socbushandler_error' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_error` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_ack' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_ack` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_shared_dat_r' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289`.
No latch inferred for signal `\colorlight_i5.\socbushandler_master' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$271'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$271`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\socbushandler_master [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$271`.
No latch inferred for signal `\colorlight_i5.\basesoc_mmap_bus_adr' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_mmap_bus_adr [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261`.
No latch inferred for signal `\colorlight_i5.\basesoc_interrupt' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [0]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [1]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [2]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [3]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [4]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [5]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [6]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [7]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [8]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [9]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [10]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [11]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [12]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [13]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [14]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [15]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [16]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [17]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [18]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [19]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [20]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [21]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [22]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [23]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [24]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [25]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [26]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [27]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [28]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [29]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [30]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\basesoc_interrupt [31]` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256`.
No latch inferred for signal `\colorlight_i5.\crg_rst' from process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$255'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\crg_rst` in process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$255`.

5.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9621' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9622' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9623' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9624' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9625' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9626' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isPaging' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9627' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9628' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9629' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9630' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9631' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9632' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_bypassTranslation' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9633' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9634' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
  created $dff cell `$procdff$9635' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3573'.
  created $dff cell `$procdff$9636' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3573'.
  created $dff cell `$procdff$9637' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3573'.
  created $dff cell `$procdff$9638' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3573'.
  created $dff cell `$procdff$9639' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3573'.
  created $dff cell `$procdff$9640' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_ways_0_tags_port1' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3528'.
  created $dff cell `$procdff$9641' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_ADDR' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3521'.
  created $dff cell `$procdff$9642' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_DATA' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3521'.
  created $dff cell `$procdff$9643' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3521'.
  created $dff cell `$procdff$9644' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3519'.
  created $dff cell `$procdff$9645' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_ADDR' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3512'.
  created $dff cell `$procdff$9646' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_DATA' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3512'.
  created $dff cell `$procdff$9647' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN' using process `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3512'.
  created $dff cell `$procdff$9648' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
  created $dff cell `$procdff$9649' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
  created $dff cell `$procdff$9650' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
  created $dff cell `$procdff$9651' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
  created $dff cell `$procdff$9652' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
  created $dff cell `$procdff$9653' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
  created $dff cell `$procdff$9654' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
  created $dff cell `$procdff$9655' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
  created $dff cell `$procdff$9656' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
  created $dff cell `$procdff$9657' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9658' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9659' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9660' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9661' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9662' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9663' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9664' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9665' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9666' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9667' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9668' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9669' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9670' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9671' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9672' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9673' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9674' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9675' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9676' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9677' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9678' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9679' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9680' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9681' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9682' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9683' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9684' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9685' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9686' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9687' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9688' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9689' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9690' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
  created $dff cell `$procdff$9691' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_ADDR' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9692' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_DATA' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9693' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9694' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_ADDR' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9695' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_DATA' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9696' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9697' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_ADDR' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9698' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_DATA' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9699' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9700' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_ADDR' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9701' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_DATA' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9702' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
  created $dff cell `$procdff$9703' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3297'.
  created $dff cell `$procdff$9704' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3297'.
  created $dff cell `$procdff$9705' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3297'.
  created $dff cell `$procdff$9706' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3297'.
  created $dff cell `$procdff$9707' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_ADDR' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3289'.
  created $dff cell `$procdff$9708' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_DATA' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3289'.
  created $dff cell `$procdff$9709' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3289'.
  created $dff cell `$procdff$9710' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_tags_port0' using process `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3287'.
  created $dff cell `$procdff$9711' with positive edge clock.
Creating register for signal `\dotprod.\state' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9714' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\idx' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9717' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\acc' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9720' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\a_array[0]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9723' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\a_array[1]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9726' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\a_array[2]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9729' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\a_array[3]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9732' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\a_array[4]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9735' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\a_array[5]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9738' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\a_array[6]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9741' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\a_array[7]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9744' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\b_array[0]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9747' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\b_array[1]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9750' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\b_array[2]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9753' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\b_array[3]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9756' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\b_array[4]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9759' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\b_array[5]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9762' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\b_array[6]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9765' with positive edge clock and positive level reset.
Creating register for signal `\dotprod.\b_array[7]' using process `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
  created $adff cell `$procdff$9768' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9769' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9770' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9771' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_wr' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9772' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_uncached' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9773' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_address' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9774' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_data' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9775' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_mask' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9776' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_size' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9777' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_last' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9778' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9779' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9780' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9781' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9782' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9783' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9784' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9785' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9786' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9787' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9788' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9789' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9790' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9791' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9792' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9793' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9794' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9795' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9796' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9797' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9798' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9799' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9800' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9801' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9802' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9803' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9804' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9805' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9806' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9807' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9808' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9809' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9810' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9811' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9812' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9813' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9814' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9815' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9816' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9817' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9818' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9819' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9820' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9821' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9822' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9823' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9824' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9825' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9826' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9827' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9828' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9829' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9830' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9831' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9832' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9833' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9834' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9835' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9836' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9837' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9838' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9839' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9840' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9841' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9842' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9843' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9844' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9845' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9846' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9847' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9848' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9849' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9850' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9851' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9852' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9853' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9854' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9855' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9856' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9857' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9858' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9859' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9860' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9861' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9862' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9863' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9864' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9865' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9866' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9867' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9868' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3264' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9869' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9870' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9871' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9872' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9873' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9874' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9875' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9876' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9877' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9878' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9879' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
  created $dff cell `$procdff$9880' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9881' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9882' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9883' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9884' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9885' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9886' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9887' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9888' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9889' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9890' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9891' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9892' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9893' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9894' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9895' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rValidN' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9896' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9897' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9898' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_10' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9899' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9900' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9901' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9902' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9903' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9904' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9905' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9906' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9907' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9908' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9909' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9910' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9911' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9912' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9913' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9914' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9915' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9916' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9917' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9918' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9919' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9920' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBusWishbone_ADR' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9921' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBus_rsp_valid' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9922' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBusWishbone_ADR' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9923' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_rsp_valid' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
  created $dff cell `$procdff$9924' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_ADDR' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2580'.
  created $dff cell `$procdff$9925' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_DATA' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2580'.
  created $dff cell `$procdff$9926' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2580'.
  created $dff cell `$procdff$9927' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2578'.
  created $dff cell `$procdff$9928' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2576'.
  created $dff cell `$procdff$9929' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7427$1631'.
  created $dff cell `$procdff$9930' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7427$1631'.
  created $dff cell `$procdff$9931' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7427$1631'.
  created $dff cell `$procdff$9932' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7427$1631'.
  created $dff cell `$procdff$9933' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7413$1623'.
  created $dff cell `$procdff$9934' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7413$1623'.
  created $dff cell `$procdff$9935' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7413$1623'.
  created $dff cell `$procdff$9936' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7413$1623'.
  created $dff cell `$procdff$9937' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7399$1615'.
  created $dff cell `$procdff$9938' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7399$1615'.
  created $dff cell `$procdff$9939' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7399$1615'.
  created $dff cell `$procdff$9940' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7399$1615'.
  created $dff cell `$procdff$9941' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7385$1607'.
  created $dff cell `$procdff$9942' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7385$1607'.
  created $dff cell `$procdff$9943' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7385$1607'.
  created $dff cell `$procdff$9944' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7385$1607'.
  created $dff cell `$procdff$9945' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$1599'.
  created $dff cell `$procdff$9946' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$1599'.
  created $dff cell `$procdff$9947' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$1599'.
  created $dff cell `$procdff$9948' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$1599'.
  created $dff cell `$procdff$9949' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7357$1591'.
  created $dff cell `$procdff$9950' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7357$1591'.
  created $dff cell `$procdff$9951' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7357$1591'.
  created $dff cell `$procdff$9952' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7357$1591'.
  created $dff cell `$procdff$9953' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1583'.
  created $dff cell `$procdff$9954' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1583'.
  created $dff cell `$procdff$9955' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1583'.
  created $dff cell `$procdff$9956' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1583'.
  created $dff cell `$procdff$9957' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7329$1575'.
  created $dff cell `$procdff$9958' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7329$1575'.
  created $dff cell `$procdff$9959' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7329$1575'.
  created $dff cell `$procdff$9960' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7329$1575'.
  created $dff cell `$procdff$9961' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7315$1567'.
  created $dff cell `$procdff$9962' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7315$1567'.
  created $dff cell `$procdff$9963' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7315$1567'.
  created $dff cell `$procdff$9964' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7315$1567'.
  created $dff cell `$procdff$9965' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7301$1559'.
  created $dff cell `$procdff$9966' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7301$1559'.
  created $dff cell `$procdff$9967' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7301$1559'.
  created $dff cell `$procdff$9968' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7301$1559'.
  created $dff cell `$procdff$9969' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7287$1551'.
  created $dff cell `$procdff$9970' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7287$1551'.
  created $dff cell `$procdff$9971' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7287$1551'.
  created $dff cell `$procdff$9972' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7287$1551'.
  created $dff cell `$procdff$9973' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7273$1543'.
  created $dff cell `$procdff$9974' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7273$1543'.
  created $dff cell `$procdff$9975' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7273$1543'.
  created $dff cell `$procdff$9976' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7273$1543'.
  created $dff cell `$procdff$9977' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7259$1535'.
  created $dff cell `$procdff$9978' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7259$1535'.
  created $dff cell `$procdff$9979' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7259$1535'.
  created $dff cell `$procdff$9980' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7259$1535'.
  created $dff cell `$procdff$9981' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1527'.
  created $dff cell `$procdff$9982' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1527'.
  created $dff cell `$procdff$9983' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1527'.
  created $dff cell `$procdff$9984' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1527'.
  created $dff cell `$procdff$9985' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7231$1519'.
  created $dff cell `$procdff$9986' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7231$1519'.
  created $dff cell `$procdff$9987' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7231$1519'.
  created $dff cell `$procdff$9988' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7231$1519'.
  created $dff cell `$procdff$9989' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7217$1511'.
  created $dff cell `$procdff$9990' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7217$1511'.
  created $dff cell `$procdff$9991' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7217$1511'.
  created $dff cell `$procdff$9992' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7217$1511'.
  created $dff cell `$procdff$9993' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7132$1502'.
  created $dff cell `$procdff$9994' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7132$1502'.
  created $dff cell `$procdff$9995' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7132$1502'.
  created $dff cell `$procdff$9996' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7132$1502'.
  created $dff cell `$procdff$9997' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_6_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7115$1492'.
  created $dff cell `$procdff$9998' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7115$1492'.
  created $dff cell `$procdff$9999' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7115$1492'.
  created $dff cell `$procdff$10000' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7115$1492'.
  created $dff cell `$procdff$10001' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7097$1482'.
  created $dff cell `$procdff$10002' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7097$1482'.
  created $dff cell `$procdff$10003' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7097$1482'.
  created $dff cell `$procdff$10004' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7097$1482'.
  created $dff cell `$procdff$10005' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7079$1472'.
  created $dff cell `$procdff$10006' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7079$1472'.
  created $dff cell `$procdff$10007' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7079$1472'.
  created $dff cell `$procdff$10008' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7079$1472'.
  created $dff cell `$procdff$10009' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7061$1462'.
  created $dff cell `$procdff$10010' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7061$1462'.
  created $dff cell `$procdff$10011' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7061$1462'.
  created $dff cell `$procdff$10012' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7061$1462'.
  created $dff cell `$procdff$10013' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7007$1460'.
  created $dff cell `$procdff$10014' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7002$1452'.
  created $dff cell `$procdff$10015' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7002$1452'.
  created $dff cell `$procdff$10016' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7002$1452'.
  created $dff cell `$procdff$10017' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7002$1452'.
  created $dff cell `$procdff$10018' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6986$1450'.
  created $dff cell `$procdff$10019' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6981$1442'.
  created $dff cell `$procdff$10020' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6981$1442'.
  created $dff cell `$procdff$10021' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6981$1442'.
  created $dff cell `$procdff$10022' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6981$1442'.
  created $dff cell `$procdff$10023' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6967$1440'.
  created $dff cell `$procdff$10024' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10025' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_write_block.we_index' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10026' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10027' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10028' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10029' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10030' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10031' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10032' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10033' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10034' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10035' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_ADDR' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10036' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_DATA' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10037' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
  created $dff cell `$procdff$10038' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6933$1412'.
  created $dff cell `$procdff$10039' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10040' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_adr_offset_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10041' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10042' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10043' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10044' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10045' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10046' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10047' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_adr' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10048' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_dat_w' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10049' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10050' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_interface1_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10051' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10052' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10053' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10054' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10055' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10056' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10057' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10058' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10059' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10060' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10061' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10062' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10063' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespimmap_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10064' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_litespiphy_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10065' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_cs_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10066' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_cs_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10067' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_phyconfig_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10068' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_phyconfig_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10069' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10070' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10071' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10072' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_rx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10073' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_status_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10074' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10075' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10076' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10077' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_len' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10078' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_mask' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10079' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_payload_width' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10080' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_master_tx_fifo_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10081' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_burst_adr' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10082' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_burst_cs' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10083' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_byte_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10084' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10085' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10086' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_mmap_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10087' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10088' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10089' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10090' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10091' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10092' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10093' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10094' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10095' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10096' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10097' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10098' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10099' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_address_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10100' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_address_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10101' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_baddress_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10102' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10103' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10104' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10105' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10106' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10107' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10108' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10109' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10110' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10111' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10112' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10113' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10114' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10115' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10116' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10117' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10118' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10119' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10120' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10121' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10122' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10123' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10124' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10125' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10126' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10127' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10128' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10129' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10130' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10131' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10132' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10133' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10134' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10135' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10136' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10137' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10138' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10139' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10140' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10141' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10142' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10143' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10144' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10145' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10146' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10147' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10148' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10149' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10150' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10151' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10152' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10153' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10154' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10155' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10156' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10157' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10158' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10159' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10160' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10161' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10162' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10163' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10164' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10165' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10166' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10167' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10168' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10169' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10170' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10171' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10172' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10173' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10174' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_command_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10175' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_command_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10176' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10177' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10178' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10179' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10180' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10181' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10182' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10183' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10184' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_postponer_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10185' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10186' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_rddata_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10187' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_rddata_status' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10188' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10189' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10190' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10191' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_sequencer_trigger' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10192' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10193' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10194' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10195' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_time0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10196' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_time1' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10197' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_timer_count1' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10198' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10199' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10200' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10201' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10202' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10203' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10204' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_clk' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10205' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_clk_reg' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10206' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10207' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10208' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_div' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10209' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_dq_oe' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10210' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_posedge_reg' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10211' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10212' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10213' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_in_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10214' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10215' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_sr_out_cnt' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10216' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_spiflash_phy_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10217' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10218' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10219' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10220' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10221' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10222' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10223' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10224' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10225' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10226' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10227' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10228' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10229' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10230' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10231' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10232' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10233' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10234' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10235' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10236' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10237' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10238' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10239' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10240' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10241' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10242' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10243' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10244' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10245' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10246' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10247' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10248' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10249' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10250' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10251' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10252' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10253' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10254' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10255' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10256' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10257' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10258' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_addr' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10259' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10260' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_cmd_we' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10261' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10262' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10263' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10264' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10265' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10266' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10267' with positive edge clock.
Creating register for signal `\colorlight_i5.\basesoc_wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10268' with positive edge clock.
Creating register for signal `\colorlight_i5.\chaser' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10269' with positive edge clock.
Creating register for signal `\colorlight_i5.\count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10270' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10271' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10272' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10273' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10274' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10275' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10276' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_interface6_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10277' with positive edge clock.
Creating register for signal `\colorlight_i5.\csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10278' with positive edge clock.
Creating register for signal `\colorlight_i5.\dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10279' with positive edge clock.
Creating register for signal `\colorlight_i5.\done_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10280' with positive edge clock.
Creating register for signal `\colorlight_i5.\mode' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10281' with positive edge clock.
Creating register for signal `\colorlight_i5.\rddata_en' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10282' with positive edge clock.
Creating register for signal `\colorlight_i5.\re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10283' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs0' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10284' with positive edge clock.
Creating register for signal `\colorlight_i5.\regs1' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10285' with positive edge clock.
Creating register for signal `\colorlight_i5.\result_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10286' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_count' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10287' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_grant' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10288' with positive edge clock.
Creating register for signal `\colorlight_i5.\socbushandler_slaves' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10289' with positive edge clock.
Creating register for signal `\colorlight_i5.\start_re' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10290' with positive edge clock.
Creating register for signal `\colorlight_i5.\start_storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10291' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage' using process `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
  created $dff cell `$procdff$10292' with positive edge clock.

5.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$3575'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3573'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$3573'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3544'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$3544'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3533'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$3533'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3532'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$3532'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3531'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$3531'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3530'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$3530'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3528'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$3528'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3521'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$3521'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3519'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$3519'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3512'.
Removing empty process `InstructionCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$3512'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$3495'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$3487'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3479'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$3479'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3476'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$3476'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3470'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$3470'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3449'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$3449'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3445'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$3445'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3441'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$3441'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3438'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$3438'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3426'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$3426'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3423'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$3423'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3410'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$3410'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3403'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$3403'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3399'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$3399'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3385'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$3385'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3363'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$3363'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3360'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$3360'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3357'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$3357'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3356'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$3356'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3355'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$3355'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3354'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$3354'.
Found and cleaned up 5 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3353'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$3353'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3352'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$3352'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3349'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$3349'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3346'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$3346'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3345'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$3345'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3344'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$3344'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3343'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$3343'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3342'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$3342'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3341'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$3341'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3340'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$3340'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3339'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$3339'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3332'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$3332'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3331'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$3331'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$3302'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3297'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$3297'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$3296'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3289'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$3289'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3287'.
Removing empty process `DataCache.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$3287'.
Found and cleaned up 6 empty switches in `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
Removing empty process `dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:55$3266'.
Found and cleaned up 1 empty switch in `\dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
Removing empty process `dotprod.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:28$3263'.
Found and cleaned up 101 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$3232'.
Found and cleaned up 67 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$3209'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3193'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$3193'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3192'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$3192'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3185'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$3185'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3156'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$3156'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3155'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$3155'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3154'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$3154'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3153'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$3153'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3152'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$3152'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3151'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$3151'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3150'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$3150'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3149'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$3149'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3148'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$3148'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$3002'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$2982'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$2982'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$2979'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$2979'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$2978'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$2978'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$2973'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$2973'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$2972'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$2972'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$2964'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$2964'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$2956'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$2956'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$2953'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$2953'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$2947'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$2947'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$2946'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$2946'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$2945'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$2945'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$2944'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$2944'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2930'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$2930'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2929'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$2929'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2928'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$2928'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2927'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$2927'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2923'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$2923'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2901'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$2901'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2900'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$2900'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2899'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$2899'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2898'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$2898'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2892'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$2892'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$2886'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$2885'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2882'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$2882'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$2881'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2880'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$2880'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2877'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$2877'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$2876'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$2875'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$2874'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2873'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$2873'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2869'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$2869'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2842'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$2842'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2841'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$2841'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$2840'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$2837'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2833'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$2833'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2832'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$2832'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$2831'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$2830'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2829'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$2829'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2828'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$2828'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2824'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$2824'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2823'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$2823'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2822'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$2822'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2820'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$2820'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2799'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$2799'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$2798'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$2795'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$2792'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2788'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$2788'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2787'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$2787'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2786'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$2786'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2783'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$2783'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2780'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$2780'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2770'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$2770'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2765'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$2765'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2741'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$2741'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2740'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$2740'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2737'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$2737'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2736'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$2736'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$2724'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$2720'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$2719'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2717'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$2717'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$2716'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$2715'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2710'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$2710'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$2709'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2708'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$2708'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2697'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$2697'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2683'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$2683'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2679'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$2679'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2675'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$2675'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2674'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$2674'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2668'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$2668'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2666'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$2666'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2662'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$2662'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2659'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$2659'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2652'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$2652'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2651'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$2651'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2650'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$2650'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2649'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$2649'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2648'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$2648'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2647'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$2647'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2646'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$2646'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2645'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$2645'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2644'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$2644'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2643'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$2643'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2642'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$2642'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2641'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$2641'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2640'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$2640'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2639'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$2639'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2638'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$2638'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2637'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$2637'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2636'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$2636'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2635'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$2635'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2634'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$2634'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2633'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$2633'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2632'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$2632'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2631'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$2631'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2630'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$2630'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2629'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$2629'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2628'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$2628'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2627'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$2627'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2626'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$2626'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2615'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$2615'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2613'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$2613'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2612'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$2612'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2611'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$2611'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2610'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$2610'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2609'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$2609'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2589'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$2589'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2588'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$2588'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2587'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$2587'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2580'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$2580'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2578'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$2578'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2576'.
Removing empty process `VexRiscv.$proc$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$2576'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2203$2384'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2202$2383'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2197$2382'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2196$2381'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2194$2380'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2192$2379'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2186$2378'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2181$2377'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2179$2376'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2178$2375'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2177$2374'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2175$2373'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2174$2372'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2173$2371'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2172$2370'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2171$2369'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2170$2368'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2169$2367'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2168$2366'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2165$2365'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2164$2364'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2163$2363'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2162$2362'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2161$2361'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2160$2360'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2159$2359'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2158$2358'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2157$2357'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2156$2356'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2155$2355'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2154$2354'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2153$2353'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2152$2352'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2151$2351'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2150$2350'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2149$2349'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2148$2348'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2147$2347'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2146$2346'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2145$2345'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2144$2344'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2143$2343'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2142$2342'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2141$2341'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2140$2340'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2139$2339'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2138$2338'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2137$2337'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2136$2336'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2135$2335'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2134$2334'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2130$2333'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2129$2332'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2128$2331'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2127$2330'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2126$2329'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2125$2328'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2124$2327'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2024$2326'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2017$2325'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1998$2324'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1996$2323'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1991$2322'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1986$2321'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1981$2320'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1976$2319'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1971$2318'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1966$2317'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1961$2316'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1958$2315'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1956$2314'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1954$2313'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1952$2312'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1949$2311'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1947$2310'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1945$2309'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1943$2308'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1941$2307'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1939$2306'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1937$2305'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1935$2304'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1933$2303'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1931$2302'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1929$2301'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1927$2300'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1925$2299'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1923$2298'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1920$2297'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1918$2296'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1916$2295'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1914$2294'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1912$2293'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1910$2292'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1908$2291'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1906$2290'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1904$2289'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1902$2288'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1900$2287'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1898$2286'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1895$2285'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1893$2284'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1891$2283'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1889$2282'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1887$2281'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1885$2280'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1883$2279'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1881$2278'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1879$2277'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1877$2276'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1874$2275'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1872$2274'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1870$2273'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1868$2272'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1866$2271'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1864$2270'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1862$2269'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1860$2268'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1858$2267'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1856$2266'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1854$2265'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1852$2264'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1849$2263'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1847$2262'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1845$2261'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1843$2260'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1840$2259'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1838$2258'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1836$2257'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1834$2256'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1832$2255'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1830$2254'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1827$2253'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1825$2252'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1823$2251'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1821$2250'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1819$2249'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1817$2248'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1814$2247'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1813$2246'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1807$2245'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1806$2244'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1805$2243'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1804$2242'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1803$2241'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1802$2240'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1798$2239'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1797$2238'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1776$2237'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1771$2236'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1768$2235'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1753$2234'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1745$2233'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1742$2232'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1741$2231'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1740$2230'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1739$2229'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1732$2228'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1731$2227'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1729$2226'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1728$2225'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1727$2224'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1726$2223'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1725$2222'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1721$2221'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1720$2220'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1719$2219'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1718$2218'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1717$2217'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1716$2216'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1715$2215'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1714$2214'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1713$2213'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1712$2212'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1711$2211'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1707$2210'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1705$2209'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1700$2208'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1699$2207'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1686$2206'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1683$2205'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1676$2204'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1661$2203'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1660$2202'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1659$2201'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1658$2200'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1653$2199'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1651$2198'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1643$2197'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1642$2196'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1637$2195'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1636$2194'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1635$2193'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1633$2192'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1629$2191'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1626$2190'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1619$2189'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1602$2188'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1601$2187'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1596$2186'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1594$2185'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1586$2184'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1585$2183'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1580$2182'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1579$2181'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1578$2180'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1576$2179'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1575$2178'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1574$2177'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1572$2176'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1568$2175'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1567$2174'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1565$2173'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1564$2172'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1563$2171'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1562$2170'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1561$2169'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1560$2168'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1557$2167'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1549$2166'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1542$2165'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1541$2164'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1540$2163'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1539$2162'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1538$2161'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1537$2160'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1536$2159'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1535$2158'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1532$2157'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1531$2156'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1526$2155'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1525$2154'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1524$2153'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1523$2152'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1522$2151'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1519$2150'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1518$2149'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1517$2148'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1514$2147'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1513$2146'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1512$2145'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1511$2144'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1509$2143'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1508$2142'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1507$2141'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1506$2140'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1505$2139'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1498$2138'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1496$2137'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1495$2136'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1494$2135'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1493$2134'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1492$2133'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1491$2132'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1490$2131'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1489$2130'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1488$2129'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1487$2128'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1486$2127'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1485$2126'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1483$2125'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1480$2124'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1479$2123'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1477$2122'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1470$2121'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1468$2120'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1464$2119'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1463$2118'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1462$2117'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1461$2116'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1460$2115'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1459$2114'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1456$2113'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1453$2112'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1452$2111'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1451$2110'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1450$2109'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1449$2108'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1448$2107'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1447$2106'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1445$2105'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1444$2104'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1441$2103'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1440$2102'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1438$2101'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1437$2100'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1433$2099'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1431$2098'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1430$2097'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1428$2096'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1426$2095'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1425$2094'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1424$2093'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1423$2092'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1422$2091'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1421$2090'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1415$2089'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1413$2088'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1404$2087'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1402$2086'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1401$2085'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1399$2084'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1395$2083'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1393$2082'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1392$2081'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1390$2080'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1388$2079'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1386$2078'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1385$2077'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1382$2076'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1381$2075'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1380$2074'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1379$2073'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1378$2072'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1376$2071'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1374$2070'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1373$2069'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1372$2068'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1371$2067'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1370$2066'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1369$2065'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1368$2064'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1367$2063'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1366$2062'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1365$2061'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1334$2060'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1333$2059'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1332$2058'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1331$2057'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1330$2056'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1329$2055'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1328$2054'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1327$2053'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1326$2052'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1325$2051'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1324$2050'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1323$2049'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1322$2048'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1321$2047'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1320$2046'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1319$2045'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1318$2044'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1317$2043'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1316$2042'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1314$2041'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1312$2040'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1309$2039'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1307$2038'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1305$2037'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1303$2036'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1302$2035'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1301$2034'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1300$2033'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1288$2032'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1286$2031'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1284$2030'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1283$2029'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1281$2028'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1279$2027'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1276$2026'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1275$2025'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1274$2024'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1273$2023'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1272$2022'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1271$2021'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1269$2020'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1268$2019'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1267$2018'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1266$2017'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1265$2016'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1264$2015'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1263$2014'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1262$2013'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1261$2012'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1260$2011'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1258$2010'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1257$2009'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1255$2008'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1254$2007'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1252$2006'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1250$2005'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1249$2004'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1248$2003'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1244$2002'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1240$2001'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1239$2000'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1238$1999'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1237$1998'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1236$1997'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1234$1996'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1232$1995'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1231$1994'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1230$1993'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1226$1992'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1218$1991'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1216$1990'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1215$1989'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1213$1988'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1212$1987'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1210$1986'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1209$1985'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1180$1984'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1179$1983'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1178$1982'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1177$1981'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1175$1980'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1174$1979'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1173$1978'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1171$1977'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1168$1976'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1165$1975'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1163$1974'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1160$1973'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1159$1972'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1157$1971'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1156$1970'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1155$1969'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1154$1968'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1147$1967'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1137$1966'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1136$1965'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1135$1964'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1134$1963'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1133$1962'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1132$1961'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1131$1960'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1130$1959'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1129$1958'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1127$1957'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1126$1956'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1122$1955'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1120$1954'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1119$1953'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1117$1952'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1116$1951'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1114$1950'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1113$1949'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1084$1948'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1083$1947'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1082$1946'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1081$1945'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1079$1944'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1078$1943'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1077$1942'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1075$1941'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1072$1940'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1069$1939'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1067$1938'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1064$1937'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1063$1936'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1061$1935'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1060$1934'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1059$1933'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1058$1932'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1051$1931'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1041$1930'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1040$1929'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1039$1928'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1038$1927'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1037$1926'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1036$1925'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1035$1924'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1034$1923'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1033$1922'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1031$1921'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1030$1920'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1026$1919'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1024$1918'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1023$1917'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1021$1916'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1020$1915'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1018$1914'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:1017$1913'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:988$1912'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:987$1911'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:986$1910'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:985$1909'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:983$1908'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:982$1907'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:981$1906'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:979$1905'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:976$1904'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:973$1903'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:971$1902'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:968$1901'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:967$1900'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:965$1899'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:964$1898'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:963$1897'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:962$1896'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:955$1895'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:945$1894'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:944$1893'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:943$1892'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:942$1891'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:941$1890'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:940$1889'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:939$1888'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:938$1887'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:937$1886'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:935$1885'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:934$1884'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:930$1883'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:928$1882'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:927$1881'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:925$1880'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:924$1879'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:922$1878'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:921$1877'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:892$1876'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:891$1875'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:890$1874'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:889$1873'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:887$1872'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:886$1871'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:885$1870'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:883$1869'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:880$1868'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:877$1867'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:875$1866'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:872$1865'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:871$1864'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:869$1863'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:868$1862'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:867$1861'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:866$1860'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:859$1859'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:849$1858'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:848$1857'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:847$1856'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:846$1855'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:845$1854'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:844$1853'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:843$1852'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:842$1851'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:841$1850'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:839$1849'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:838$1848'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:837$1847'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:836$1846'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:835$1845'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:834$1844'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:833$1843'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:832$1842'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:831$1841'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:830$1840'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:828$1839'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:827$1838'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:826$1837'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:825$1836'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:823$1835'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:822$1834'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:820$1833'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:815$1832'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:813$1831'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:812$1830'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:811$1829'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:810$1828'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:808$1827'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:807$1826'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:806$1825'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:805$1824'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:804$1823'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:803$1822'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:802$1821'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:801$1820'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:800$1819'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:799$1818'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:798$1817'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:797$1816'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:796$1815'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:795$1814'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:794$1813'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:791$1812'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:785$1811'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:778$1810'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:777$1809'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:766$1808'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:765$1807'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:711$1806'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:709$1805'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:708$1804'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:707$1803'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:706$1802'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:704$1801'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:702$1800'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:701$1799'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:700$1798'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:699$1797'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:698$1796'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:697$1795'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:695$1794'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:691$1793'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:690$1792'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:689$1791'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:687$1790'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:686$1789'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:685$1788'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:684$1787'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:683$1786'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:679$1785'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:677$1784'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:673$1783'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:672$1782'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:671$1781'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:670$1780'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:669$1779'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:668$1778'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:667$1777'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:666$1776'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:649$1775'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:648$1774'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:647$1773'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:645$1772'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:644$1771'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:643$1770'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:642$1769'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:641$1768'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:640$1767'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:630$1766'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:629$1765'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:615$1764'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:613$1763'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:600$1762'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:598$1761'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:597$1760'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:596$1759'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:590$1758'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:589$1757'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:586$1756'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:585$1755'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:583$1754'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:582$1753'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:581$1752'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:580$1751'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:579$1750'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:578$1749'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:565$1748'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:564$1747'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:563$1746'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:562$1745'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:561$1744'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:560$1743'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:559$1742'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:558$1741'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:557$1740'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:556$1739'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:555$1738'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:554$1737'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:553$1736'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:552$1735'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:551$1734'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:550$1733'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:549$1732'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:548$1731'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:547$1730'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:546$1729'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:545$1728'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:544$1727'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:543$1726'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:542$1725'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:539$1724'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:538$1723'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:536$1722'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:535$1721'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:534$1720'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:533$1719'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:532$1718'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:531$1717'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:530$1716'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:529$1715'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:528$1714'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:527$1713'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:525$1712'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:524$1711'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:523$1710'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:519$1709'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:517$1708'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:512$1707'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:500$1706'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:499$1705'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:498$1704'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:497$1703'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:496$1702'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:484$1701'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:483$1700'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:467$1699'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:461$1698'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:460$1697'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:455$1696'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:448$1695'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:446$1694'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:444$1693'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:416$1692'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:415$1691'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:414$1690'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:413$1689'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:412$1688'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:411$1687'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:410$1686'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:409$1685'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:408$1684'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:407$1683'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:406$1682'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:405$1681'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:404$1680'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:403$1679'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:402$1678'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:401$1677'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7427$1631'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7427$1631'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7413$1623'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7413$1623'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7399$1615'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7399$1615'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7385$1607'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7385$1607'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$1599'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7371$1599'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7357$1591'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7357$1591'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1583'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7343$1583'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7329$1575'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7329$1575'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7315$1567'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7315$1567'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7301$1559'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7301$1559'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7287$1551'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7287$1551'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7273$1543'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7273$1543'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7259$1535'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7259$1535'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1527'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7245$1527'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7231$1519'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7231$1519'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7217$1511'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7217$1511'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7132$1502'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7132$1502'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2207$2388'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7115$1492'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7115$1492'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2206$2387'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7097$1482'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7097$1482'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2205$2386'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7079$1472'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7079$1472'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2204$2385'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7061$1462'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7061$1462'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7007$1460'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7007$1460'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7002$1452'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7002$1452'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6986$1450'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6986$1450'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6981$1442'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6981$1442'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6967$1440'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6948$1414'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6933$1412'.
Found and cleaned up 242 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5576$1193'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5552$1186'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5552$1186'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5535$1179'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5535$1179'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1172'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5518$1172'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5501$1165'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5501$1165'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1158'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5484$1158'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5467$1157'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5450$1156'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5450$1156'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5442$1142'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5434$1141'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5426$1140'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5418$1126'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5410$1125'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5402$1124'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5394$1110'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5386$1109'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5378$1108'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5370$1094'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5362$1093'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5354$1092'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5337$1091'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5337$1091'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5320$1090'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5320$1090'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5303$1089'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5303$1089'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1088'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5286$1088'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1087'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5269$1087'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5252$1086'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5252$1086'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5235$1085'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5235$1085'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5218$1084'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5201$1083'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5201$1083'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5184$1082'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5184$1082'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1081'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5167$1081'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5150$1080'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5150$1080'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5133$1079'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5133$1079'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1078'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5116$1078'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5099$1077'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5099$1077'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5082$1076'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5082$1076'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5065$1075'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1074'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5048$1074'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5037$1073'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5037$1073'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5026$1072'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5026$1072'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5015$1071'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5015$1071'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5004$1070'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5004$1070'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1069'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4993$1069'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4982$1068'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4982$1068'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4971$1067'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4960$1066'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4908$1058'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4901$1057'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4889$1054'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4889$1054'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4880$1051'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4880$1051'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4871$1048'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4871$1048'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4862$1045'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4862$1045'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$1042'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4853$1042'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4844$1039'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4844$1039'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4835$1036'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4835$1036'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4826$1033'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4826$1033'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4802$1029'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4802$1029'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1026'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4793$1026'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1023'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4784$1023'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1020'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4775$1020'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1017'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4766$1017'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1014'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4757$1014'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1011'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4748$1011'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1008'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4739$1008'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4730$1006'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4715$1003'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4715$1003'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4706$1000'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4706$1000'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$997'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4697$997'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$994'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4688$994'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$991'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4679$991'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$988'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4670$988'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4641$984'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4641$984'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4632$981'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4632$981'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4623$978'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4623$978'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4614$975'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4614$975'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4605$972'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4605$972'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4596$969'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4596$969'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$966'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4587$966'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4576$962'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4576$962'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4567$960'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4552$956'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4552$956'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4543$953'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4543$953'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4534$950'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4534$950'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4525$947'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4525$947'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4512$945'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4512$945'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$942'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4504$942'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$939'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4495$939'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$936'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4486$936'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4441$928'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4400$912'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4375$908'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4336$907'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4309$901'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4265$896'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4253$894'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4183$888'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4161$887'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4146$875'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4126$874'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4018$727'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4005$718'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4005$718'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3996$711'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3996$711'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3987$704'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3987$704'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3978$697'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3978$697'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3972$696'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3972$696'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3966$695'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3966$695'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3960$694'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3960$694'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3946$641'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3939$638'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3939$638'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3933$637'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3933$637'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3927$636'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3927$636'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3913$583'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3806$540'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3778$531'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3778$531'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3756$527'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3756$527'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3745$518'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3643$510'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$501'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3615$501'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3593$497'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3593$497'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3582$488'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3480$480'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3452$471'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3452$471'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3430$467'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3430$467'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3419$458'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3317$450'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3289$441'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3289$441'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3267$437'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3267$437'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3256$428'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3211$424'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3144$411'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3062$410'.
Found and cleaned up 11 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2956$401'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2930$389'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2930$389'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2754$375'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2747$373'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2747$373'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2719$372'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2686$371'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2675$370'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2675$370'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2537$365'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2537$365'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2528$361'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2528$361'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$353'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2509$353'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$342'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2479$342'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2454$333'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2454$333'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$331'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2446$331'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2380$320'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2338$317'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2328$304'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2312$289'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2262$271'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2242$261'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2222$256'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$255'.
Removing empty process `colorlight_i5.$proc$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2215$255'.
Cleaned up 1054 empty switches.

5.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module InstructionCache.
<suppressed ~22 debug messages>
Optimizing module DataCache.
<suppressed ~113 debug messages>
Optimizing module dotprod.
<suppressed ~29 debug messages>
Optimizing module VexRiscv.
<suppressed ~334 debug messages>
Optimizing module colorlight_i5.
<suppressed ~484 debug messages>

5.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module dotprod.
Deleting now unused module VexRiscv.
<suppressed ~4 debug messages>

5.7. Executing TRIBUF pass.

5.8. Executing DEMINOUT pass (demote inout ports to input or output).

5.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~32 debug messages>

5.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 883 unused cells and 6811 unused wires.
<suppressed ~1221 debug messages>

5.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Warning: Wire colorlight_i5.\basesoc_spiflash_phy_dq_i [0] is used but has no driver.
Found and reported 1 problems.

5.12. Executing OPT pass (performing simple optimizations).

5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~1974 debug messages>
Removed a total of 658 cells.

5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3601: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1.$procmux$3695: \VexRiscv.dataCache_1.stageB_flusher_counter [7] -> 1'1
      Replacing known input bits on port A of cell $procmux$7849: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$7847: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$7844: \basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9516: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9514: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9511: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$9562: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9560: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9557: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$6528: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$6526: \socbushandler_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$6524: \socbushandler_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$6532: \socbushandler_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$6530: \socbushandler_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$6769: \basesoc_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6767: \basesoc_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6785: \basesoc_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6783: \basesoc_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6815: \basesoc_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6813: \basesoc_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$6843: \basesoc_sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$6950: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6948: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6966: \basesoc_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6964: \basesoc_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$6982: \basesoc_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$6980: \basesoc_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7045: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7043: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7061: \basesoc_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7059: \basesoc_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7077: \basesoc_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7075: \basesoc_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7140: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7138: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7156: \basesoc_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7154: \basesoc_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7172: \basesoc_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7170: \basesoc_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7235: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7233: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7251: \basesoc_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7249: \basesoc_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7267: \basesoc_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7265: \basesoc_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7423: \basesoc_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7421: \basesoc_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7419: \basesoc_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7427: \basesoc_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7425: \basesoc_grant -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5019.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5164.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5190.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5324.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5355.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5357.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5363.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5373.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5375.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5381.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5399.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5412.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5414.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5420.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$5430.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5432.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5438.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5456.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5499.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5505.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5511.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5520.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5526.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5532.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5538.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5547.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5635.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5707.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5728.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5782.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5804.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5814.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5816.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5822.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5832.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5834.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5840.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5852.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5858.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5867.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5877.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5879.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5885.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5895.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5897.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5903.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5915.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5921.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5930.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3658.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3828.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3832.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3841.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3847.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3858.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3862.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3871.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3877.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3888.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3892.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3901.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3907.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3916.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3927.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3930.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3934.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3942.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3945.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3949.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3957.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3961.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3970.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3976.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$3991.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4003.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4005.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4009.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4017.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4021.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4030.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4036.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4047.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4051.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4060.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4066.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4075.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4086.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4089.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4093.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4101.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4105.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4113.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4117.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4126.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4132.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4141.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4153.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4155.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4159.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4167.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4171.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4180.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4186.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4209.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4239.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4248.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4284.
    dead port 2/2 on $mux $flatten\dotprod.$procmux$4369.
    dead port 2/2 on $mux $flatten\dotprod.$procmux$4376.
    dead port 2/2 on $mux $flatten\dotprod.$procmux$4383.
    dead port 2/2 on $mux $flatten\dotprod.$procmux$4417.
    dead port 2/2 on $mux $flatten\dotprod.$procmux$4425.
    dead port 2/2 on $mux $flatten\dotprod.$procmux$4433.
    dead port 1/2 on $mux $procmux$6549.
Removed 114 multiplexer ports.
<suppressed ~3469 debug messages>

5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5174: $auto$opt_reduce.cc:137:opt_pmux$10333
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5337: { $flatten\VexRiscv.$procmux$5340_CMP $auto$opt_reduce.cc:137:opt_pmux$10335 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5342: { $flatten\VexRiscv.$procmux$5346_CMP $flatten\VexRiscv.$procmux$5345_CMP $auto$opt_reduce.cc:137:opt_pmux$10337 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5952:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$2392_EN[31:0]$2583 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3672:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$3511_EN[21:0]$3524 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3683:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$3510_EN[31:0]$3515 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4311:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3314
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3314 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3314 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3314 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3314 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3314 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3314 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3314 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3314 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$3286_EN[7:0]$3314 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4320:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3311
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3311 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3311 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3311 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3311 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3311 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3311 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3311 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3311 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$3285_EN[7:0]$3311 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4329:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3308
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3308 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3308 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3308 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3308 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3308 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3308 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3308 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3308 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$3284_EN[7:0]$3308 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4338:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3305
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3305 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3305 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3305 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3305 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3305 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3305 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3305 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3305 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$3283_EN[7:0]$3305 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4355:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [21:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$3282_EN[21:0]$3292 [0] }
    Consolidated identical input bits for $mux cell $procmux$5965:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1634
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1634 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1634 [7:1] = { $0$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1634 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1634 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1634 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1634 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1634 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1634 [0] $0$memwr$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7429$253_EN[7:0]$1634 [0] }
    Consolidated identical input bits for $mux cell $procmux$5974:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1626
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1626 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1626 [7:1] = { $0$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1626 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1626 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1626 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1626 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1626 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1626 [0] $0$memwr$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7415$252_EN[7:0]$1626 [0] }
    Consolidated identical input bits for $mux cell $procmux$5983:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1618
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1618 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1618 [7:1] = { $0$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1618 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1618 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1618 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1618 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1618 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1618 [0] $0$memwr$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7401$251_EN[7:0]$1618 [0] }
    Consolidated identical input bits for $mux cell $procmux$5992:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1610
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1610 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1610 [7:1] = { $0$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1610 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1610 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1610 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1610 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1610 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1610 [0] $0$memwr$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7387$250_EN[7:0]$1610 [0] }
    Consolidated identical input bits for $mux cell $procmux$6001:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1602
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1602 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1602 [7:1] = { $0$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1602 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1602 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1602 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1602 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1602 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1602 [0] $0$memwr$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7373$249_EN[7:0]$1602 [0] }
    Consolidated identical input bits for $mux cell $procmux$6010:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1594
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1594 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1594 [7:1] = { $0$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1594 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1594 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1594 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1594 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1594 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1594 [0] $0$memwr$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7359$248_EN[7:0]$1594 [0] }
    Consolidated identical input bits for $mux cell $procmux$6019:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1586
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1586 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1586 [7:1] = { $0$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1586 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1586 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1586 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1586 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1586 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1586 [0] $0$memwr$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7345$247_EN[7:0]$1586 [0] }
    Consolidated identical input bits for $mux cell $procmux$6028:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1578
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1578 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1578 [7:1] = { $0$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1578 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1578 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1578 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1578 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1578 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1578 [0] $0$memwr$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7331$246_EN[7:0]$1578 [0] }
    Consolidated identical input bits for $mux cell $procmux$6037:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1570
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1570 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1570 [7:1] = { $0$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1570 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1570 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1570 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1570 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1570 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1570 [0] $0$memwr$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7317$245_EN[7:0]$1570 [0] }
    Consolidated identical input bits for $mux cell $procmux$6046:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1562
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1562 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1562 [7:1] = { $0$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1562 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1562 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1562 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1562 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1562 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1562 [0] $0$memwr$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7303$244_EN[7:0]$1562 [0] }
    Consolidated identical input bits for $mux cell $procmux$6055:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1554
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1554 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1554 [7:1] = { $0$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1554 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1554 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1554 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1554 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1554 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1554 [0] $0$memwr$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7289$243_EN[7:0]$1554 [0] }
    Consolidated identical input bits for $mux cell $procmux$6064:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1546
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1546 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1546 [7:1] = { $0$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1546 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1546 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1546 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1546 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1546 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1546 [0] $0$memwr$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7275$242_EN[7:0]$1546 [0] }
    Consolidated identical input bits for $mux cell $procmux$6073:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1538
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1538 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1538 [7:1] = { $0$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1538 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1538 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1538 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1538 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1538 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1538 [0] $0$memwr$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7261$241_EN[7:0]$1538 [0] }
    Consolidated identical input bits for $mux cell $procmux$6082:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1530
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1530 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1530 [7:1] = { $0$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1530 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1530 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1530 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1530 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1530 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1530 [0] $0$memwr$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7247$240_EN[7:0]$1530 [0] }
    Consolidated identical input bits for $mux cell $procmux$6091:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1522
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1522 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1522 [7:1] = { $0$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1522 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1522 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1522 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1522 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1522 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1522 [0] $0$memwr$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7233$239_EN[7:0]$1522 [0] }
    Consolidated identical input bits for $mux cell $procmux$6100:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1514
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1514 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1514 [7:1] = { $0$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1514 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1514 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1514 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1514 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1514 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1514 [0] $0$memwr$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7219$238_EN[7:0]$1514 [0] }
    Consolidated identical input bits for $mux cell $procmux$6109:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0]
      New connections: $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [21:1] = { $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] $0$memwr$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7134$237_EN[21:0]$1505 [0] }
    Consolidated identical input bits for $mux cell $procmux$6118:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0]
      New connections: $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [21:1] = { $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] $0$memwr$\storage_6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7117$236_EN[21:0]$1495 [0] }
    Consolidated identical input bits for $mux cell $procmux$6127:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0]
      New connections: $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [21:1] = { $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] $0$memwr$\storage_5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7099$235_EN[21:0]$1485 [0] }
    Consolidated identical input bits for $mux cell $procmux$6136:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0]
      New connections: $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [21:1] = { $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] $0$memwr$\storage_4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7081$234_EN[21:0]$1475 [0] }
    Consolidated identical input bits for $mux cell $procmux$6145:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0]
      New connections: $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [21:1] = { $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] $0$memwr$\storage_3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7063$233_EN[21:0]$1465 [0] }
    Consolidated identical input bits for $mux cell $procmux$6156:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [0]
      New connections: $0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [9:1] = { $0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [0] $0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [0] $0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [0] $0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [0] $0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [0] $0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [0] $0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [0] $0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [0] $0$memwr$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7004$232_EN[9:0]$1455 [0] }
    Consolidated identical input bits for $mux cell $procmux$6167:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [0]
      New connections: $0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [9:1] = { $0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [0] $0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [0] $0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [0] $0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [0] $0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [0] $0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [0] $0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [0] $0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [0] $0$memwr$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6983$231_EN[9:0]$1445 [0] }
    Consolidated identical input bits for $mux cell $procmux$6176:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426 [24]
      New connections: { $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426 [31:25] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426 [23:0] } = { $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426 [24] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426 [24] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426 [24] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426 [24] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426 [24] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426 [24] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$230_EN[31:0]$1426 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6185:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423 [16]
      New connections: { $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423 [31:17] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423 [16] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423 [16] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423 [16] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423 [16] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423 [16] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423 [16] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$6194:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420 [8]
      New connections: { $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420 [31:9] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420 [8] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420 [8] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420 [8] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420 [8] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420 [8] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420 [8] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$6203:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417 [0]
      New connections: $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417 [0] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417 [0] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417 [0] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417 [0] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417 [0] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417 [0] $0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417 [0] }
    New ctrl vector for $pmux cell $procmux$6272: { $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4489$937_Y $procmux$6279_CMP $procmux$6278_CMP $auto$opt_reduce.cc:137:opt_pmux$10339 $procmux$6275_CMP $procmux$6274_CMP $procmux$6273_CMP }
    New ctrl vector for $pmux cell $procmux$6341: { $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4489$937_Y $procmux$6279_CMP $procmux$6277_CMP $procmux$6276_CMP $procmux$6275_CMP $procmux$6274_CMP }
    New ctrl vector for $pmux cell $procmux$6733: { $procmux$6737_CMP $auto$opt_reduce.cc:137:opt_pmux$10341 }
    New ctrl vector for $pmux cell $procmux$7443: $auto$opt_reduce.cc:137:opt_pmux$10343
    New ctrl vector for $pmux cell $procmux$7448: $auto$opt_reduce.cc:137:opt_pmux$10345
    New ctrl vector for $pmux cell $procmux$7453: { $procmux$7446_CMP $auto$opt_reduce.cc:137:opt_pmux$10347 }
    New ctrl vector for $pmux cell $procmux$7458: { $procmux$7446_CMP $auto$opt_reduce.cc:137:opt_pmux$10349 }
    New ctrl vector for $pmux cell $procmux$7463: { $procmux$7446_CMP $auto$opt_reduce.cc:137:opt_pmux$10351 }
    New ctrl vector for $pmux cell $procmux$7468: { $procmux$7446_CMP $auto$opt_reduce.cc:137:opt_pmux$10353 }
    New ctrl vector for $pmux cell $procmux$7473: { $procmux$7446_CMP $auto$opt_reduce.cc:137:opt_pmux$10355 }
    New ctrl vector for $pmux cell $procmux$7758: $auto$opt_reduce.cc:137:opt_pmux$10357
    New ctrl vector for $pmux cell $procmux$7770: $auto$opt_reduce.cc:137:opt_pmux$10359
    New ctrl vector for $pmux cell $procmux$7774: $auto$opt_reduce.cc:137:opt_pmux$10361
    New ctrl vector for $pmux cell $procmux$7778: $auto$opt_reduce.cc:137:opt_pmux$10363
    New ctrl vector for $pmux cell $procmux$7790: $auto$opt_reduce.cc:137:opt_pmux$10365
    New ctrl vector for $pmux cell $procmux$7803: $auto$opt_reduce.cc:137:opt_pmux$10367
    New ctrl vector for $pmux cell $procmux$7823: $auto$opt_reduce.cc:137:opt_pmux$10369
    New ctrl vector for $pmux cell $procmux$7977: $auto$opt_reduce.cc:137:opt_pmux$10371
    New ctrl vector for $pmux cell $procmux$7981: $auto$opt_reduce.cc:137:opt_pmux$10373
    New ctrl vector for $pmux cell $procmux$8027: { $procmux$8018_CMP $auto$opt_reduce.cc:137:opt_pmux$10375 }
    New ctrl vector for $pmux cell $procmux$8040: $auto$opt_reduce.cc:137:opt_pmux$10377
    New ctrl vector for $pmux cell $procmux$8060: $auto$opt_reduce.cc:137:opt_pmux$10379
    New ctrl vector for $pmux cell $procmux$8067: $auto$opt_reduce.cc:137:opt_pmux$10381
    New ctrl vector for $pmux cell $procmux$8145: $auto$opt_reduce.cc:137:opt_pmux$10383
    New ctrl vector for $pmux cell $procmux$8164: $auto$opt_reduce.cc:137:opt_pmux$10385
    New ctrl vector for $pmux cell $procmux$8184: $auto$opt_reduce.cc:137:opt_pmux$10387
    New ctrl vector for $pmux cell $procmux$8206: { $procmux$8131_CMP $procmux$8123_CMP $auto$opt_reduce.cc:137:opt_pmux$10389 }
    New ctrl vector for $pmux cell $procmux$8230: { $procmux$8131_CMP $auto$opt_reduce.cc:137:opt_pmux$10391 }
    New ctrl vector for $pmux cell $procmux$8261: $auto$opt_reduce.cc:137:opt_pmux$10393
    New ctrl vector for $pmux cell $procmux$8281: $auto$opt_reduce.cc:137:opt_pmux$10395
    New ctrl vector for $pmux cell $procmux$8307: $auto$opt_reduce.cc:137:opt_pmux$10397
    New ctrl vector for $pmux cell $procmux$8366: $auto$opt_reduce.cc:137:opt_pmux$10399
    New ctrl vector for $pmux cell $procmux$8385: $auto$opt_reduce.cc:137:opt_pmux$10401
    New ctrl vector for $pmux cell $procmux$8405: $auto$opt_reduce.cc:137:opt_pmux$10403
    New ctrl vector for $pmux cell $procmux$8427: { $procmux$8352_CMP $procmux$8344_CMP $auto$opt_reduce.cc:137:opt_pmux$10405 }
    New ctrl vector for $pmux cell $procmux$8451: { $procmux$8352_CMP $auto$opt_reduce.cc:137:opt_pmux$10407 }
    New ctrl vector for $pmux cell $procmux$8482: $auto$opt_reduce.cc:137:opt_pmux$10409
    New ctrl vector for $pmux cell $procmux$8502: $auto$opt_reduce.cc:137:opt_pmux$10411
    New ctrl vector for $pmux cell $procmux$8528: $auto$opt_reduce.cc:137:opt_pmux$10413
    New ctrl vector for $pmux cell $procmux$8587: $auto$opt_reduce.cc:137:opt_pmux$10415
    New ctrl vector for $pmux cell $procmux$8606: $auto$opt_reduce.cc:137:opt_pmux$10417
    New ctrl vector for $pmux cell $procmux$8626: $auto$opt_reduce.cc:137:opt_pmux$10419
    New ctrl vector for $pmux cell $procmux$8648: { $procmux$8573_CMP $procmux$8565_CMP $auto$opt_reduce.cc:137:opt_pmux$10421 }
    New ctrl vector for $pmux cell $procmux$8672: { $procmux$8573_CMP $auto$opt_reduce.cc:137:opt_pmux$10423 }
    New ctrl vector for $pmux cell $procmux$8703: $auto$opt_reduce.cc:137:opt_pmux$10425
    New ctrl vector for $pmux cell $procmux$8723: $auto$opt_reduce.cc:137:opt_pmux$10427
    New ctrl vector for $pmux cell $procmux$8749: $auto$opt_reduce.cc:137:opt_pmux$10429
    New ctrl vector for $pmux cell $procmux$8808: $auto$opt_reduce.cc:137:opt_pmux$10431
    New ctrl vector for $pmux cell $procmux$8827: $auto$opt_reduce.cc:137:opt_pmux$10433
    New ctrl vector for $pmux cell $procmux$8847: $auto$opt_reduce.cc:137:opt_pmux$10435
    New ctrl vector for $pmux cell $procmux$8869: { $procmux$8794_CMP $procmux$8786_CMP $auto$opt_reduce.cc:137:opt_pmux$10437 }
    New ctrl vector for $pmux cell $procmux$8893: { $procmux$8794_CMP $auto$opt_reduce.cc:137:opt_pmux$10439 }
    New ctrl vector for $pmux cell $procmux$8924: $auto$opt_reduce.cc:137:opt_pmux$10441
    New ctrl vector for $pmux cell $procmux$8944: $auto$opt_reduce.cc:137:opt_pmux$10443
    New ctrl vector for $pmux cell $procmux$8970: $auto$opt_reduce.cc:137:opt_pmux$10445
    New ctrl vector for $pmux cell $procmux$9174: $auto$opt_reduce.cc:137:opt_pmux$10447
    New ctrl vector for $pmux cell $procmux$9181: { $procmux$9163_CMP $auto$opt_reduce.cc:137:opt_pmux$10449 }
    New ctrl vector for $pmux cell $procmux$9190: { $procmux$9163_CMP $auto$opt_reduce.cc:137:opt_pmux$10451 }
    New ctrl vector for $pmux cell $procmux$9280: $auto$opt_reduce.cc:137:opt_pmux$10453
    New ctrl vector for $pmux cell $procmux$9326: $auto$opt_reduce.cc:137:opt_pmux$10455
    New ctrl vector for $pmux cell $procmux$9337: $auto$opt_reduce.cc:137:opt_pmux$10457
    New ctrl vector for $pmux cell $procmux$9344: $auto$opt_reduce.cc:137:opt_pmux$10459
    New ctrl vector for $pmux cell $procmux$9374: $auto$opt_reduce.cc:137:opt_pmux$10461
    New ctrl vector for $pmux cell $procmux$9382: $auto$opt_reduce.cc:137:opt_pmux$10463
    New ctrl vector for $pmux cell $procmux$9410: $auto$opt_reduce.cc:137:opt_pmux$10465
    New ctrl vector for $pmux cell $procmux$9419: { $procmux$9286_CMP $auto$opt_reduce.cc:137:opt_pmux$10467 }
    New ctrl vector for $pmux cell $procmux$9431: { $auto$opt_reduce.cc:137:opt_pmux$10469 $procmux$9281_CMP }
    New ctrl vector for $pmux cell $procmux$9438: { $auto$opt_reduce.cc:137:opt_pmux$10471 $procmux$9281_CMP }
  Optimizing cells in module \colorlight_i5.
Performed a total of 108 changes.

5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~438 debug messages>
Removed a total of 146 cells.

5.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$10171 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$10171 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$9791 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$9806 ($dff) from module colorlight_i5.

5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 1013 unused wires.
<suppressed ~140 debug messages>

5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$7774.
    dead port 2/2 on $mux $procmux$7774.
    dead port 1/2 on $mux $procmux$7778.
    dead port 1/2 on $mux $procmux$9326.
    dead port 2/2 on $mux $procmux$9326.
    dead port 1/2 on $mux $procmux$9410.
    dead port 2/2 on $mux $procmux$9410.
    dead port 1/3 on $pmux $procmux$9419.
Removed 8 multiplexer ports.
<suppressed ~3092 debug messages>

5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $procmux$7473: $auto$opt_reduce.cc:137:opt_pmux$10343
  Optimizing cells in module \colorlight_i5.
Performed a total of 1 changes.

5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.12.13. Executing OPT_DFF pass (perform DFF optimizations).

5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 10 unused wires.
<suppressed ~6 debug messages>

5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.16. Rerunning OPT passes. (Maybe there is more to do..)

5.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3091 debug messages>

5.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.12.20. Executing OPT_DFF pass (perform DFF optimizations).

5.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.12.23. Finished fast OPT passes. (There is nothing left to do.)

5.13. Executing FSM pass (extract and optimize FSM).

5.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespimmap_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_mmap_byte_count as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.dotprod.a_array[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.a_array[1] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.a_array[2] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.a_array[3] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.a_array[4] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.a_array[5] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.a_array[6] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.a_array[7] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.b_array[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.b_array[1] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.b_array[2] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.b_array[3] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.b_array[4] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.b_array[5] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.b_array[6] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.b_array[7] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.dotprod.state as FSM state register:
    Circuit seems to be self-resetting.

5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3091 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$10292 ($dff) from module colorlight_i5 (D = $procmux$6516_Y, Q = \storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10473 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \storage).
Adding SRST signal on $procdff$10291 ($dff) from module colorlight_i5 (D = $procmux$6520_Y, Q = \start_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10475 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \start_storage).
Adding SRST signal on $procdff$10289 ($dff) from module colorlight_i5 (D = \socbushandler_master, Q = \socbushandler_slaves, rval = 5'00000).
Adding SRST signal on $procdff$10288 ($dff) from module colorlight_i5 (D = $procmux$6528_Y, Q = \socbushandler_grant, rval = 1'0).
Adding SRST signal on $procdff$10287 ($dff) from module colorlight_i5 (D = $procmux$6538_Y, Q = \socbushandler_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$10479 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5596$1197_Y, Q = \socbushandler_count).
Adding SRST signal on $procdff$10283 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank2_out0_re, Q = \re, rval = 1'0).
Adding SRST signal on $procdff$10282 ($dff) from module colorlight_i5 (D = { \rddata_en [1:0] \basesoc_sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding SRST signal on $procdff$10281 ($dff) from module colorlight_i5 (D = $procmux$6544_Y, Q = \mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10487 ($sdff) from module colorlight_i5 (D = 1'1, Q = \mode).
Adding SRST signal on $procdff$10279 ($dff) from module colorlight_i5 (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$10278 ($dff) from module colorlight_i5 (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$10277 ($dff) from module colorlight_i5 (D = $procmux$6272_Y, Q = \csr_bankarray_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10276 ($dff) from module colorlight_i5 (D = $procmux$6299_Y, Q = \csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10275 ($dff) from module colorlight_i5 (D = $procmux$6320_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10274 ($dff) from module colorlight_i5 (D = $procmux$6341_Y, Q = \csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10273 ($dff) from module colorlight_i5 (D = $procmux$6353_Y [31:1], Q = \csr_bankarray_interface2_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$10273 ($dff) from module colorlight_i5 (D = \storage, Q = \csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$10272 ($dff) from module colorlight_i5 (D = $procmux$6365_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10271 ($dff) from module colorlight_i5 (D = $procmux$6378_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$10270 ($dff) from module colorlight_i5 (D = $procmux$6549_Y, Q = \count, rval = 25'1110010011100001110000000).
Adding SRST signal on $procdff$10269 ($dff) from module colorlight_i5 (D = $procmux$6555_Y, Q = \chaser, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10504 ($sdff) from module colorlight_i5 (D = $not$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5704$1236_Y, Q = \chaser).
Adding SRST signal on $procdff$10268 ($dff) from module colorlight_i5 (D = $procmux$6562_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10506 ($sdff) from module colorlight_i5 (D = $procmux$6560_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$10267 ($dff) from module colorlight_i5 (D = $procmux$6569_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$10265 ($dff) from module colorlight_i5 (D = { $procmux$6213_Y $procmux$6502_Y $procmux$6225_Y $procmux$6234_Y }, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10513 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$ff.cc:266:slice$10513 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$ff.cc:266:slice$10513 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$10513 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$10262 ($dff) from module colorlight_i5 (D = $procmux$6603_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10526 ($sdff) from module colorlight_i5 (D = $procmux$6601_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$10261 ($dff) from module colorlight_i5 (D = $procmux$6607_Y, Q = \basesoc_wishbone_bridge_cmd_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10528 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2, Q = \basesoc_wishbone_bridge_cmd_we).
Adding SRST signal on $procdff$10260 ($dff) from module colorlight_i5 (D = $procmux$6611_Y, Q = \basesoc_wishbone_bridge_cmd_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10530 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0, Q = \basesoc_wishbone_bridge_cmd_count).
Adding SRST signal on $procdff$10259 ($dff) from module colorlight_i5 (D = $procmux$6615_Y, Q = \basesoc_wishbone_bridge_cmd_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10532 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1, Q = \basesoc_wishbone_bridge_cmd_addr).
Adding SRST signal on $procdff$10258 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4412$914_Y, Q = \basesoc_wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$10257 ($dff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10539 ($sdff) from module colorlight_i5 (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$10254 ($dff) from module colorlight_i5 (D = $procmux$6626_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10543 ($sdff) from module colorlight_i5 (D = $procmux$6626_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$10253 ($dff) from module colorlight_i5 (D = $procmux$6630_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10547 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5648$1213_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$10252 ($dff) from module colorlight_i5 (D = $procmux$6639_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10549 ($sdff) from module colorlight_i5 (D = $procmux$6639_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$10251 ($dff) from module colorlight_i5 (D = $procmux$6643_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10557 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5651$1214_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$10247 ($dff) from module colorlight_i5 (D = $procmux$6650_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10559 ($sdff) from module colorlight_i5 (D = $procmux$6650_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$10246 ($dff) from module colorlight_i5 (D = $procmux$6654_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10563 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5670$1224_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$10245 ($dff) from module colorlight_i5 (D = $procmux$6663_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10565 ($sdff) from module colorlight_i5 (D = $procmux$6663_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$10244 ($dff) from module colorlight_i5 (D = $procmux$6667_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10573 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5673$1225_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$10243 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank6_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10242 ($dff) from module colorlight_i5 (D = $procmux$6671_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10576 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$10241 ($dff) from module colorlight_i5 (D = $procmux$6675_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10578 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$10239 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5616$1208_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$10238 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5616$1208_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$10237 ($dff) from module colorlight_i5 (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$10236 ($dff) from module colorlight_i5 (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$10587 ($dffe) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2355$318_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$10235 ($dff) from module colorlight_i5 (D = \basesoc_timer_zero_trigger, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$10234 ($dff) from module colorlight_i5 (D = $procmux$6685_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10592 ($sdff) from module colorlight_i5 (D = $procmux$6685_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$10233 ($dff) from module colorlight_i5 (D = $procmux$6689_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10596 ($sdff) from module colorlight_i5 (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$10231 ($dff) from module colorlight_i5 (D = $procmux$6254_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$10230 ($dff) from module colorlight_i5 (D = $procmux$6693_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10599 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$10229 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$10227 ($dff) from module colorlight_i5 (D = $procmux$6697_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10602 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$10225 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank5_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$10224 ($dff) from module colorlight_i5 (D = $procmux$6701_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10605 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$10223 ($dff) from module colorlight_i5 (D = $procmux$6705_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10607 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$10221 ($dff) from module colorlight_i5 (D = $procmux$6709_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10609 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$10219 ($dff) from module colorlight_i5 (D = $procmux$6713_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10611 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_timer_en_storage).
Adding SRST signal on $procdff$10217 ($dff) from module colorlight_i5 (D = $procmux$6717_Y, Q = \basesoc_spiflash_phy_storage, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$10613 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_spiflash_phy_storage).
Adding EN signal on $procdff$10216 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_sr_out_cnt_litespiphy_next_value0, Q = \basesoc_spiflash_phy_sr_out_cnt).
Adding SRST signal on $procdff$10215 ($dff) from module colorlight_i5 (D = $procmux$6725_Y, Q = \basesoc_spiflash_phy_sr_out, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10616 ($sdff) from module colorlight_i5 (D = $procmux$6725_Y, Q = \basesoc_spiflash_phy_sr_out).
Adding EN signal on $procdff$10214 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_sr_in_cnt_litespiphy_next_value1, Q = \basesoc_spiflash_phy_sr_in_cnt).
Adding SRST signal on $procdff$10213 ($dff) from module colorlight_i5 (D = $procmux$6738_Y, Q = \basesoc_spiflash_phy_sr_in, rval = 0).
Adding SRST signal on $procdff$10211 ($dff) from module colorlight_i5 (D = { \basesoc_spiflash_phy_posedge \basesoc_spiflash_phy_posedge_reg [1] }, Q = \basesoc_spiflash_phy_posedge_reg, rval = 2'00).
Adding SRST signal on $procdff$10209 ($dff) from module colorlight_i5 (D = $procmux$6746_Y, Q = \basesoc_spiflash_phy_div, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10623 ($sdff) from module colorlight_i5 (D = \basesoc_spiflash_phy_storage, Q = \basesoc_spiflash_phy_div).
Adding SRST signal on $procdff$10208 ($dff) from module colorlight_i5 (D = $procmux$6751_Y, Q = \basesoc_spiflash_phy_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$10625 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5805$1256_Y, Q = \basesoc_spiflash_phy_count).
Adding SRST signal on $procdff$10207 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5793$1253_Y, Q = \basesoc_spiflash_phy_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$10206 ($dff) from module colorlight_i5 (D = \basesoc_spiflash_phy_clk, Q = \basesoc_spiflash_phy_clk_reg, rval = 1'0).
Adding SRST signal on $procdff$10205 ($dff) from module colorlight_i5 (D = $procmux$6759_Y, Q = \basesoc_spiflash_phy_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10639 ($sdff) from module colorlight_i5 (D = $not$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2949$390_Y, Q = \basesoc_spiflash_phy_clk).
Adding EN signal on $procdff$10204 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_sdram_wrdata_storage).
Adding SRST signal on $procdff$10202 ($dff) from module colorlight_i5 (D = $procmux$6769_Y, Q = \basesoc_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10201 ($dff) from module colorlight_i5 (D = $procmux$6776_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$10201 ($dff) from module colorlight_i5 (D = $procmux$6779_Y [2], Q = \basesoc_sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10652 ($sdff) from module colorlight_i5 (D = $procmux$6779_Y [2], Q = \basesoc_sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$10649 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6364$1375_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$10200 ($dff) from module colorlight_i5 (D = $procmux$6788_Y, Q = \basesoc_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10199 ($dff) from module colorlight_i5 (D = $procmux$6792_Y, Q = \basesoc_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10658 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6334$1369_Y, Q = \basesoc_sdram_trrdcon_count).
Adding SRST signal on $procdff$10198 ($dff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5826$1259_Y, Q = \basesoc_sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$10197 ($dff) from module colorlight_i5 (D = $procmux$6802_Y, Q = \basesoc_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10665 ($sdff) from module colorlight_i5 (D = $procmux$6802_Y, Q = \basesoc_sdram_time1).
Adding SRST signal on $procdff$10196 ($dff) from module colorlight_i5 (D = $procmux$6809_Y, Q = \basesoc_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10669 ($sdff) from module colorlight_i5 (D = $procmux$6809_Y, Q = \basesoc_sdram_time0).
Adding SRST signal on $procdff$10195 ($dff) from module colorlight_i5 (D = $procmux$6818_Y, Q = \basesoc_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10194 ($dff) from module colorlight_i5 (D = $procmux$6822_Y, Q = \basesoc_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10674 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6349$1372_Y, Q = \basesoc_sdram_tccdcon_count).
Adding SRST signal on $procdff$10193 ($dff) from module colorlight_i5 (D = $procmux$6829_Y, Q = \basesoc_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$10678 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [3:0], Q = \basesoc_sdram_storage).
Adding SRST signal on $procdff$10192 ($dff) from module colorlight_i5 (D = $procmux$6836_Y, Q = \basesoc_sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10680 ($sdff) from module colorlight_i5 (D = $procmux$6836_Y, Q = \basesoc_sdram_sequencer_trigger).
Adding SRST signal on $procdff$10191 ($dff) from module colorlight_i5 (D = $procmux$6430_Y, Q = \basesoc_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$10190 ($dff) from module colorlight_i5 (D = $procmux$6845_Y, Q = \basesoc_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10687 ($sdff) from module colorlight_i5 (D = $procmux$6843_Y, Q = \basesoc_sdram_sequencer_count).
Adding SRST signal on $procdff$10188 ($dff) from module colorlight_i5 (D = $procmux$6852_Y, Q = \basesoc_sdram_rddata_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10691 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_csr_dfi_p0_rddata, Q = \basesoc_sdram_rddata_status).
Adding SRST signal on $procdff$10186 ($dff) from module colorlight_i5 (D = $procmux$6469_Y, Q = \basesoc_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$10185 ($dff) from module colorlight_i5 (D = $procmux$6858_Y, Q = \basesoc_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10698 ($sdff) from module colorlight_i5 (D = $procmux$6856_Y, Q = \basesoc_sdram_postponer_count).
Adding SRST signal on $procdff$10184 ($dff) from module colorlight_i5 (D = \basesoc_sdram_twtrcon_valid, Q = \basesoc_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$10183 ($dff) from module colorlight_i5 (D = $not$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6322$1367_Y, Q = \basesoc_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$10182 ($dff) from module colorlight_i5 (D = $and$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1181_Y, Q = \basesoc_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$10181 ($dff) from module colorlight_i5 (D = $not$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6321$1366_Y, Q = \basesoc_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$10179 ($dff) from module colorlight_i5 (D = $not$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6320$1365_Y, Q = \basesoc_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$10178 ($dff) from module colorlight_i5 (D = \rhs_self16, Q = \basesoc_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$10177 ($dff) from module colorlight_i5 (D = \self1, Q = \basesoc_sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$10176 ($dff) from module colorlight_i5 (D = $procmux$6862_Y, Q = \basesoc_sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10719 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_sdram_command_storage).
Adding SRST signal on $procdff$10174 ($dff) from module colorlight_i5 (D = $procmux$6434_Y, Q = \basesoc_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$10173 ($dff) from module colorlight_i5 (D = $procmux$6444_Y, Q = \basesoc_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$10172 ($dff) from module colorlight_i5 (D = $procmux$6451_Y, Q = \basesoc_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$10170 ($dff) from module colorlight_i5 (D = $procmux$6461_Y [9:0], Q = \basesoc_sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$10170 ($dff) from module colorlight_i5 (D = $procmux$6463_Y [10], Q = \basesoc_sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$10169 ($dff) from module colorlight_i5 (D = $procmux$6903_Y, Q = \basesoc_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10736 ($sdff) from module colorlight_i5 (D = $procmux$6874_Y, Q = \basesoc_sdram_choose_req_grant).
Adding SRST signal on $procdff$10167 ($dff) from module colorlight_i5 (D = $procmux$6950_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10166 ($dff) from module colorlight_i5 (D = $procmux$6960_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10753 ($sdff) from module colorlight_i5 (D = $procmux$6960_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$10165 ($dff) from module colorlight_i5 (D = $procmux$6966_Y, Q = \basesoc_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10164 ($dff) from module colorlight_i5 (D = $procmux$6976_Y, Q = \basesoc_sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10760 ($sdff) from module colorlight_i5 (D = $procmux$6976_Y, Q = \basesoc_sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$10163 ($dff) from module colorlight_i5 (D = $procmux$6982_Y, Q = \basesoc_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10162 ($dff) from module colorlight_i5 (D = $procmux$6989_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10162 ($dff) from module colorlight_i5 (D = $procmux$6992_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10770 ($sdff) from module colorlight_i5 (D = $procmux$6992_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10767 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6184$1357_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$10161 ($dff) from module colorlight_i5 (D = $procmux$6996_Y, Q = \basesoc_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10775 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$10160 ($dff) from module colorlight_i5 (D = $procmux$7006_Y, Q = \basesoc_sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10779 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine3_row).
Adding SRST signal on $procdff$10159 ($dff) from module colorlight_i5 (D = $procmux$7010_Y, Q = \basesoc_sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10785 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6124$1340_Y, Q = \basesoc_sdram_bankmachine3_produce).
Adding SRST signal on $procdff$10158 ($dff) from module colorlight_i5 (D = $procmux$7014_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10787 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_source_valid, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$10157 ($dff) from module colorlight_i5 (D = $procmux$7018_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10789 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10156 ($dff) from module colorlight_i5 (D = $procmux$7022_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10791 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine3_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10153 ($dff) from module colorlight_i5 (D = $procmux$7035_Y, Q = \basesoc_sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10793 ($sdff) from module colorlight_i5 (D = $procmux$7035_Y, Q = \basesoc_sdram_bankmachine3_level).
Adding SRST signal on $procdff$10152 ($dff) from module colorlight_i5 (D = $procmux$7039_Y, Q = \basesoc_sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10801 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6127$1341_Y, Q = \basesoc_sdram_bankmachine3_consume).
Adding SRST signal on $procdff$10151 ($dff) from module colorlight_i5 (D = $procmux$7045_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10150 ($dff) from module colorlight_i5 (D = $procmux$7055_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10806 ($sdff) from module colorlight_i5 (D = $procmux$7055_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$10149 ($dff) from module colorlight_i5 (D = $procmux$7061_Y, Q = \basesoc_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10148 ($dff) from module colorlight_i5 (D = $procmux$7071_Y, Q = \basesoc_sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10813 ($sdff) from module colorlight_i5 (D = $procmux$7071_Y, Q = \basesoc_sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$10147 ($dff) from module colorlight_i5 (D = $procmux$7077_Y, Q = \basesoc_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10146 ($dff) from module colorlight_i5 (D = $procmux$7084_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10146 ($dff) from module colorlight_i5 (D = $procmux$7087_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10823 ($sdff) from module colorlight_i5 (D = $procmux$7087_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10820 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6108$1335_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$10145 ($dff) from module colorlight_i5 (D = $procmux$7091_Y, Q = \basesoc_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10828 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$10144 ($dff) from module colorlight_i5 (D = $procmux$7101_Y, Q = \basesoc_sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10832 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine2_row).
Adding SRST signal on $procdff$10143 ($dff) from module colorlight_i5 (D = $procmux$7105_Y, Q = \basesoc_sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10838 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6048$1318_Y, Q = \basesoc_sdram_bankmachine2_produce).
Adding SRST signal on $procdff$10142 ($dff) from module colorlight_i5 (D = $procmux$7109_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10840 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_source_valid, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$10141 ($dff) from module colorlight_i5 (D = $procmux$7113_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10842 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10140 ($dff) from module colorlight_i5 (D = $procmux$7117_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10844 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine2_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10137 ($dff) from module colorlight_i5 (D = $procmux$7130_Y, Q = \basesoc_sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10846 ($sdff) from module colorlight_i5 (D = $procmux$7130_Y, Q = \basesoc_sdram_bankmachine2_level).
Adding SRST signal on $procdff$10136 ($dff) from module colorlight_i5 (D = $procmux$7134_Y, Q = \basesoc_sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10854 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6051$1319_Y, Q = \basesoc_sdram_bankmachine2_consume).
Adding SRST signal on $procdff$10135 ($dff) from module colorlight_i5 (D = $procmux$7140_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10134 ($dff) from module colorlight_i5 (D = $procmux$7150_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10859 ($sdff) from module colorlight_i5 (D = $procmux$7150_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$10133 ($dff) from module colorlight_i5 (D = $procmux$7156_Y, Q = \basesoc_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10132 ($dff) from module colorlight_i5 (D = $procmux$7166_Y, Q = \basesoc_sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10866 ($sdff) from module colorlight_i5 (D = $procmux$7166_Y, Q = \basesoc_sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$10131 ($dff) from module colorlight_i5 (D = $procmux$7172_Y, Q = \basesoc_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10130 ($dff) from module colorlight_i5 (D = $procmux$7179_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10130 ($dff) from module colorlight_i5 (D = $procmux$7182_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10876 ($sdff) from module colorlight_i5 (D = $procmux$7182_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10873 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6032$1313_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$10129 ($dff) from module colorlight_i5 (D = $procmux$7186_Y, Q = \basesoc_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10881 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$10128 ($dff) from module colorlight_i5 (D = $procmux$7196_Y, Q = \basesoc_sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10885 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine1_row).
Adding SRST signal on $procdff$10127 ($dff) from module colorlight_i5 (D = $procmux$7200_Y, Q = \basesoc_sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10891 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5972$1296_Y, Q = \basesoc_sdram_bankmachine1_produce).
Adding SRST signal on $procdff$10126 ($dff) from module colorlight_i5 (D = $procmux$7204_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10893 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_source_valid, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$10125 ($dff) from module colorlight_i5 (D = $procmux$7208_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10895 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10124 ($dff) from module colorlight_i5 (D = $procmux$7212_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10897 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine1_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10121 ($dff) from module colorlight_i5 (D = $procmux$7225_Y, Q = \basesoc_sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10899 ($sdff) from module colorlight_i5 (D = $procmux$7225_Y, Q = \basesoc_sdram_bankmachine1_level).
Adding SRST signal on $procdff$10120 ($dff) from module colorlight_i5 (D = $procmux$7229_Y, Q = \basesoc_sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10907 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5975$1297_Y, Q = \basesoc_sdram_bankmachine1_consume).
Adding SRST signal on $procdff$10119 ($dff) from module colorlight_i5 (D = $procmux$7235_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$10118 ($dff) from module colorlight_i5 (D = $procmux$7245_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10912 ($sdff) from module colorlight_i5 (D = $procmux$7245_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$10117 ($dff) from module colorlight_i5 (D = $procmux$7251_Y, Q = \basesoc_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$10116 ($dff) from module colorlight_i5 (D = $procmux$7261_Y, Q = \basesoc_sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10919 ($sdff) from module colorlight_i5 (D = $procmux$7261_Y, Q = \basesoc_sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$10115 ($dff) from module colorlight_i5 (D = $procmux$7267_Y, Q = \basesoc_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$10114 ($dff) from module colorlight_i5 (D = $procmux$7274_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$10114 ($dff) from module colorlight_i5 (D = $procmux$7277_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10929 ($sdff) from module colorlight_i5 (D = $procmux$7277_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$10926 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5956$1291_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$10113 ($dff) from module colorlight_i5 (D = $procmux$7281_Y, Q = \basesoc_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10934 ($sdff) from module colorlight_i5 (D = 1'1, Q = \basesoc_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$10112 ($dff) from module colorlight_i5 (D = $procmux$7291_Y, Q = \basesoc_sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10938 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine0_row).
Adding SRST signal on $procdff$10111 ($dff) from module colorlight_i5 (D = $procmux$7295_Y, Q = \basesoc_sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10944 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5896$1274_Y, Q = \basesoc_sdram_bankmachine0_produce).
Adding SRST signal on $procdff$10110 ($dff) from module colorlight_i5 (D = $procmux$7299_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10946 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_source_valid, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$10109 ($dff) from module colorlight_i5 (D = $procmux$7303_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10948 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$10108 ($dff) from module colorlight_i5 (D = $procmux$7307_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10950 ($sdff) from module colorlight_i5 (D = \basesoc_sdram_bankmachine0_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$10105 ($dff) from module colorlight_i5 (D = $procmux$7320_Y, Q = \basesoc_sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10952 ($sdff) from module colorlight_i5 (D = $procmux$7320_Y, Q = \basesoc_sdram_bankmachine0_level).
Adding SRST signal on $procdff$10104 ($dff) from module colorlight_i5 (D = $procmux$7324_Y, Q = \basesoc_sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10960 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5899$1275_Y, Q = \basesoc_sdram_bankmachine0_consume).
Adding EN signal on $procdff$10103 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_sdram_baddress_storage).
Adding EN signal on $procdff$10101 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [10:0], Q = \basesoc_sdram_address_storage).
Adding SRST signal on $procdff$10099 ($dff) from module colorlight_i5 (D = $procmux$7332_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$10964 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$10097 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5631$1209_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$10096 ($dff) from module colorlight_i5 (D = \regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$10095 ($dff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5631$1209_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$10094 ($dff) from module colorlight_i5 (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$10973 ($dffe) from module colorlight_i5 (D = { \regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$10093 ($dff) from module colorlight_i5 (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$10977 ($dffe) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2394$321_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$10092 ($dff) from module colorlight_i5 (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$10091 ($dff) from module colorlight_i5 (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$10090 ($dff) from module colorlight_i5 (D = $procmux$7340_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10983 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$10089 ($dff) from module colorlight_i5 (D = \csr_bankarray_csrbank0_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$10088 ($dff) from module colorlight_i5 (D = $procmux$6506_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10087 ($dff) from module colorlight_i5 (D = $procmux$7344_Y, Q = \basesoc_mmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10987 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [7:0], Q = \basesoc_mmap_storage).
Adding SRST signal on $procdff$10085 ($dff) from module colorlight_i5 (D = $procmux$7349_Y, Q = \basesoc_mmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$10989 ($sdff) from module colorlight_i5 (D = $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5734$1242_Y, Q = \basesoc_mmap_count).
Adding EN signal on $procdff$10084 ($dff) from module colorlight_i5 (D = 2'00, Q = \basesoc_mmap_byte_count).
Adding SRST signal on $procdff$10083 ($dff) from module colorlight_i5 (D = $procmux$7357_Y, Q = \basesoc_mmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10994 ($sdff) from module colorlight_i5 (D = \basesoc_mmap_burst_cs_litespimmap_next_value0, Q = \basesoc_mmap_burst_cs).
Adding EN signal on $procdff$10082 ($dff) from module colorlight_i5 (D = \basesoc_mmap_burst_adr_litespimmap_next_value2, Q = \basesoc_mmap_burst_adr).
Adding SRST signal on $procdff$10081 ($dff) from module colorlight_i5 (D = $procmux$7363_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10997 ($sdff) from module colorlight_i5 (D = \basesoc_master_rxtx_re, Q = \basesoc_master_tx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10080 ($dff) from module colorlight_i5 (D = $procmux$7367_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_width, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10999 ($sdff) from module colorlight_i5 (D = \basesoc_master_phyconfig_storage [11:8], Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_width).
Adding SRST signal on $procdff$10078 ($dff) from module colorlight_i5 (D = $procmux$7375_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_len, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$11001 ($sdff) from module colorlight_i5 (D = \basesoc_master_phyconfig_storage [5:0], Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_len).
Adding SRST signal on $procdff$10077 ($dff) from module colorlight_i5 (D = $procmux$7379_Y, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11003 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w, Q = \basesoc_master_tx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10073 ($dff) from module colorlight_i5 (D = $procmux$7387_Y, Q = \basesoc_master_rx_fifo_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11005 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_valid, Q = \basesoc_master_rx_fifo_pipe_valid_source_valid).
Adding SRST signal on $procdff$10072 ($dff) from module colorlight_i5 (D = $procmux$7391_Y, Q = \basesoc_master_rx_fifo_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11007 ($sdff) from module colorlight_i5 (D = \basesoc_rx_demux_endpoint1_source_payload_data, Q = \basesoc_master_rx_fifo_pipe_valid_source_payload_data).
Adding SRST signal on $procdff$10069 ($dff) from module colorlight_i5 (D = $procmux$7399_Y, Q = \basesoc_master_phyconfig_storage, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11009 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [23:0], Q = \basesoc_master_phyconfig_storage).
Adding SRST signal on $procdff$10067 ($dff) from module colorlight_i5 (D = $procmux$7403_Y, Q = \basesoc_master_cs_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11011 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_dat_w [0], Q = \basesoc_master_cs_storage).
Adding SRST signal on $procdff$10065 ($dff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11013 ($sdff) from module colorlight_i5 (D = \basesoc_litespiphy_next_state, Q = \basesoc_litespiphy_state).
Adding SRST signal on $procdff$10064 ($dff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11029 ($sdff) from module colorlight_i5 (D = \basesoc_litespimmap_next_state, Q = \basesoc_litespimmap_state).
Adding SRST signal on $procdff$10063 ($dff) from module colorlight_i5 (D = \basesoc_litedramnativeportconverter_next_state, Q = \basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$10062 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11054 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$10061 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6371$1388_Y, Q = \basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$10060 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid2, Q = \basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$10059 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid1, Q = \basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$10058 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_new_master_rdata_valid0, Q = \basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$10057 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6372$1400_Y, Q = \basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$10056 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11069 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$10055 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11085 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$10054 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11105 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$10053 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11125 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$10052 ($dff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11145 ($sdff) from module colorlight_i5 (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$10051 ($dff) from module colorlight_i5 (D = $procmux$7407_Y, Q = \basesoc_interface1_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11165 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_we_next_value3, Q = \basesoc_interface1_we).
Adding SRST signal on $procdff$10050 ($dff) from module colorlight_i5 (D = $procmux$7411_Y, Q = \basesoc_interface1_re, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11167 ($sdff) from module colorlight_i5 (D = \basesoc_interface1_re_next_value2, Q = \basesoc_interface1_re).
Adding EN signal on $procdff$10049 ($dff) from module colorlight_i5 (D = \basesoc_interface1_dat_w_next_value0, Q = \basesoc_interface1_dat_w).
Adding EN signal on $procdff$10048 ($dff) from module colorlight_i5 (D = \basesoc_interface1_adr_next_value1, Q = \basesoc_interface1_adr).
Adding SRST signal on $auto$ff.cc:266:slice$11170 ($dffe) from module colorlight_i5 (D = \basesoc_adapted_interface_adr [13:0], Q = \basesoc_interface1_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$10047 ($dff) from module colorlight_i5 (D = $procmux$7423_Y, Q = \basesoc_grant, rval = 1'0).
Adding SRST signal on $procdff$10046 ($dff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11177 ($sdff) from module colorlight_i5 (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$10045 ($dff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11187 ($sdff) from module colorlight_i5 (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state).
Adding SRST signal on $procdff$10043 ($dff) from module colorlight_i5 (D = $procmux$7434_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11197 ($sdff) from module colorlight_i5 (D = $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5603$1199_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$10042 ($dff) from module colorlight_i5 (D = $procmux$6510_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$10040 ($dff) from module colorlight_i5 (D = $procmux$7438_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11202 ($sdff) from module colorlight_i5 (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$10019 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6988$1451_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$10014 ($dff) from module colorlight_i5 (D = $memrd$\storage_2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7009$1461_DATA, Q = \storage_2_dat1).
Adding EN signal on $flatten\dotprod.$procdff$9768 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.b_array[7]).
Adding EN signal on $flatten\dotprod.$procdff$9765 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.b_array[6]).
Adding EN signal on $flatten\dotprod.$procdff$9762 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.b_array[5]).
Adding EN signal on $flatten\dotprod.$procdff$9759 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.b_array[4]).
Adding EN signal on $flatten\dotprod.$procdff$9756 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.b_array[3]).
Adding EN signal on $flatten\dotprod.$procdff$9753 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.b_array[2]).
Adding EN signal on $flatten\dotprod.$procdff$9750 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.b_array[1]).
Adding EN signal on $flatten\dotprod.$procdff$9747 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.b_array[0]).
Adding EN signal on $flatten\dotprod.$procdff$9744 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.a_array[7]).
Adding EN signal on $flatten\dotprod.$procdff$9741 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.a_array[6]).
Adding EN signal on $flatten\dotprod.$procdff$9738 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.a_array[5]).
Adding EN signal on $flatten\dotprod.$procdff$9735 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.a_array[4]).
Adding EN signal on $flatten\dotprod.$procdff$9732 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.a_array[3]).
Adding EN signal on $flatten\dotprod.$procdff$9729 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.a_array[2]).
Adding EN signal on $flatten\dotprod.$procdff$9726 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.a_array[1]).
Adding EN signal on $flatten\dotprod.$procdff$9723 ($adff) from module colorlight_i5 (D = 0, Q = \dotprod.a_array[0]).
Adding EN signal on $flatten\dotprod.$procdff$9720 ($adff) from module colorlight_i5 (D = \dotprod.acc_n, Q = \dotprod.acc).
Adding EN signal on $flatten\dotprod.$procdff$9717 ($adff) from module colorlight_i5 (D = \dotprod.idx_n, Q = \dotprod.idx).
Adding EN signal on $flatten\dotprod.$procdff$9714 ($adff) from module colorlight_i5 (D = \dotprod.state_n, Q = \dotprod.state).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9711 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5398$3288_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_tags_port0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9707 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol3$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$3301_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9706 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol2$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5415$3300_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9705 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol1$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5414$3299_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9704 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5413$3298_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9690 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_mask, Q = \VexRiscv.dataCache_1.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9689 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayHits, Q = \VexRiscv.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9688 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$ne$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$3494_Y, Q = \VexRiscv.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9687 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_dataColisions, Q = \VexRiscv.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9686 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayInvalidate, Q = \VexRiscv.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9685 ($dff) from module colorlight_i5 (D = { \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read }, Q = \VexRiscv.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9683 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1._zz_ways_0_tags_port0 [1], Q = \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9680 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9679 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9677 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowWrite).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9676 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowRead).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9675 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9674 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9673 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9671 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_size, Q = \VexRiscv.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9670 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_wr, Q = \VexRiscv.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9669 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_dataColisions, Q = \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9668 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageA_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9667 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_mask, Q = \VexRiscv.dataCache_1.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9665 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9664 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9657 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3719_Y, Q = \VexRiscv.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11273 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_killReg).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9656 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3726_Y, Q = \VexRiscv.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11275 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$9655 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_waysAllocator).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9654 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.loader_counter_valueNext, Q = \VexRiscv.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9653 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3735_Y, Q = \VexRiscv.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11279 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9652 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5980$3508_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9651 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3695_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [7], rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9651 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3709_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$11287 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3709_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9650 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3747_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11291 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3747_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$9649 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$3752_Y, Q = \VexRiscv.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11295 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.memCmdSent).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9645 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6139$3520_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9641 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6151$3529_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9640 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3607_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11303 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3574_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9639 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3612_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11305 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9638 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3621_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11309 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3621_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9637 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3626_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11313 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9636 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3637_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11315 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3637_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9635 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1 [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9634 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9632 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9631 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9630 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9627 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9625 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9624 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9622 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3601_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11327 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3576_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$9621 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$9924 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4824$3231_Y, Q = \VexRiscv._zz_dBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9923 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4845_Y, Q = \VexRiscv._zz_dBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11332 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4843_Y, Q = \VexRiscv._zz_dBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$9922 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4817$3226_Y, Q = \VexRiscv._zz_iBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9921 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4852_Y, Q = \VexRiscv._zz_iBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11335 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3225_Y, Q = \VexRiscv._zz_iBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$9920 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4859_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11339 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$9919 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$2983_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$9917 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9916 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4866_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11349 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$9915 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4875_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11357 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9914 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4884_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11365 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9913 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4798_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9912 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4707$3222_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9911 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4814_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9910 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4820_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9909 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9906 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4898_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11388 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9905 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4905_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11392 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9904 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4912_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11396 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$9903 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4931_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$9902 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4948_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9901 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4965_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9900 ($dff) from module colorlight_i5 (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9897 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4975_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11404 ($sdff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9896 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4980_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11406 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN).
Adding SRST signal on $flatten\VexRiscv.$procdff$9891 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5021_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11410 ($sdff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9890 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5030_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11414 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5030_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$9889 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5037_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11418 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5037_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9888 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5044_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11422 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5044_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$9887 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5051_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11426 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5051_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$9884 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5065_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11432 ($sdff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Adding SRST signal on $flatten\VexRiscv.$procdff$9883 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5072_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11434 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5072_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9882 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5079_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11438 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5079_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9881 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5086_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11442 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5086_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$9879 ($dff) from module colorlight_i5 (D = $or$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2317$302_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$9878 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5143$3260_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$9877 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140$3259_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$9876 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$3258_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$9875 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$3257_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$9874 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$3256_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$9873 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3255_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$9872 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$3254_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$9871 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$3253_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$9870 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$3252_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$9869 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5116$3251_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3264).
Adding EN signal on $flatten\VexRiscv.$procdff$9868 ($dff) from module colorlight_i5 (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$9867 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$9866 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$9865 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$9864 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$9863 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$9862 ($dff) from module colorlight_i5 (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Adding EN signal on $flatten\VexRiscv.$procdff$9861 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$9860 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$9859 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2_1, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$9858 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$9857 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$9856 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF, Q = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$9854 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$9853 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$9852 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$9851 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$9850 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$9849 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9848 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9847 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$9846 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$9845 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9844 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9843 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$9842 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9841 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9840 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9839 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$9838 ($dff) from module colorlight_i5 (D = { \VexRiscv.decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9837 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9836 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9835 ($dff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [12] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9834 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$9833 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$9832 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9831 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9830 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [5], Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$9829 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9828 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9827 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$9826 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$9825 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$9824 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$ff.cc:266:slice$11500 ($dffe) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_68, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$9823 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [9] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9822 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9821 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9820 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9819 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$9818 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$9817 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$9812 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9811 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9810 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$9809 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9808 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9807 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$9805 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_memory_DivPlugin_div_result_1 [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$9804 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4661_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11520 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$9803 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4926$3250_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$9802 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4505_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$9802 ($dff) from module colorlight_i5 (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Adding EN signal on $auto$ff.cc:266:slice$11523 ($sdff) from module colorlight_i5 (D = \VexRiscv.memory_DivPlugin_div_stage_0_outRemainder, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$9801 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3241_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$9800 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3238_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$9800 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$9799 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4683_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$ff.cc:266:slice$11540 ($dffe) from module colorlight_i5 (D = 2'x, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Adding EN signal on $flatten\VexRiscv.$procdff$9798 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4691_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$ff.cc:266:slice$11548 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4689_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$11548 ($dffe) from module colorlight_i5 (D = 3'x, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Adding EN signal on $flatten\VexRiscv.$procdff$9797 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$9796 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$9795 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$9794 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$9793 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4895$3235_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$9792 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$9788 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$9784 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$9783 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask).
Adding EN signal on $flatten\VexRiscv.$procdff$9782 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$9781 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$9779 ($dff) from module colorlight_i5 (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$9771 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$9770 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$9769 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11584 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11554 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11554 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11554 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11545 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$11545 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$11525 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11463 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11433 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11433 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11324 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11323 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11322 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11321 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11314 ($sdffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11277 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11276 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11274 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11269 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11263 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11262 ($dffe) from module colorlight_i5.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$11261 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11260 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11259 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11221 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11220 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11219 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11218 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11217 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11216 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11215 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11214 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11213 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11212 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11211 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11210 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11209 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11208 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11207 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$11206 ($adffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10993 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10993 ($dffe) from module colorlight_i5.

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 609 unused cells and 606 unused wires.
<suppressed ~626 debug messages>

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~87 debug messages>

5.14.9. Rerunning OPT passes. (Maybe there is more to do..)

5.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$2789.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$2789.
Removed 2 multiplexer ports.
<suppressed ~2097 debug messages>

5.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$11175: { $auto$rtlil.cc:3128:Not$11173 $procmux$7748_CMP $procmux$7747_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10991: { $procmux$9288_CMP $procmux$9287_CMP $procmux$9286_CMP $procmux$9285_CMP $procmux$9284_CMP $procmux$9283_CMP $procmux$9282_CMP $procmux$9281_CMP \sys_rst }
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$11565: { \VexRiscv.CsrPlugin_hadException \VexRiscv.when_CsrPlugin_l1390 }
    New ctrl vector for $pmux cell $flatten\dotprod.$procmux$4387: $auto$opt_reduce.cc:137:opt_pmux$11589
    New ctrl vector for $pmux cell $flatten\dotprod.$procmux$4400: $auto$opt_reduce.cc:137:opt_pmux$11591
  Optimizing cells in module \colorlight_i5.
Performed a total of 5 changes.

5.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

5.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11566 ($dffe) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11256 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11325 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11325 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11583 ($dffe) from module colorlight_i5.

5.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 79 unused wires.
<suppressed ~1 debug messages>

5.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~4 debug messages>

5.14.16. Rerunning OPT passes. (Maybe there is more to do..)

5.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2096 debug messages>

5.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11330 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11330 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11514 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11514 ($dffe) from module colorlight_i5.

5.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.23. Rerunning OPT passes. (Maybe there is more to do..)

5.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2096 debug messages>

5.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11513 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11513 ($dffe) from module colorlight_i5.

5.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.30. Rerunning OPT passes. (Maybe there is more to do..)

5.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2096 debug messages>

5.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11512 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11512 ($dffe) from module colorlight_i5.

5.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.37. Rerunning OPT passes. (Maybe there is more to do..)

5.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2096 debug messages>

5.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.14.41. Executing OPT_DFF pass (perform DFF optimizations).

5.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.14.44. Finished fast OPT passes. (There is nothing left to do.)

5.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6964$1676 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6930$1675 (rom).
Removed top 1 address bits (of 15) from memory read port colorlight_i5.$memrd$\rom$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6934$1413 (rom).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10655 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10672 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3261$430 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10773 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3424$460 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3587$490 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3750$520 ($or).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10809 ($ne).
Removed top 9 bits (of 28) from port Y of cell colorlight_i5.$sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4249$891 ($sub).
Removed top 9 bits (of 28) from port A of cell colorlight_i5.$sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4249$891 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4249$891 ($sub).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10915 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10826 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10932 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10862 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10879 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11290 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6224_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6273_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$6272 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6274_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6275_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$6276_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6277_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$6278_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$6279_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11535 ($ne).
Removed cell colorlight_i5.$procmux$6353 ($mux).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$6735_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$6736_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$6737_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$6893_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7445_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$7711 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7748_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7805_CMP0 ($eq).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$7840 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7842_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$7909 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7914_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7987_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8015_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8018_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8025_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8123_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8126_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8131_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8344_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8347_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8352_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8565_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8568_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8573_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8786_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$8789_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$8794_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8994_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9163_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9282_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9283_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9284_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9285_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9286_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9287_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$9288_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$9290 ($mux).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$procmux$9311 ($mux).
Removed top 3 bits (of 4) from mux cell colorlight_i5.$procmux$9344 ($mux).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11205 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11204 ($dffe).
Removed cell colorlight_i5.$auto$ff.cc:266:slice$10495 ($sdff).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$10491 ($sdff).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11244 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\dotprod.$procmux$4394_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\dotprod.$procmux$4393_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\dotprod.$procmux$4392_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\dotprod.$procmux$4377_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\dotprod.$add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:75$3280 ($add).
Removed top 29 bits (of 32) from port Y of cell colorlight_i5.$flatten\dotprod.$add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:75$3280 ($add).
Removed top 32 bits (of 64) from port A of cell colorlight_i5.$flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277 ($mul).
Removed top 32 bits (of 64) from port B of cell colorlight_i5.$flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277 ($mul).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11134 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11154 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11114 ($ne).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11094 ($ne).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$11032 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3480 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$3488 ($eq).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3496 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:248:make_patterns_logic$10756 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3574 ($add).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3576 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5949_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5803_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5493_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5480_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5476_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5471_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5467_CMP0 ($eq).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11509 ($dffe).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5345_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5172_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$5944_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$3258 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$3257 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$3256 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3255 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$3254 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$3253 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$3252 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3241 ($add).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3238 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3238 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3238 ($add).
Removed top 1 bits (of 33) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3237 ($mux).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3236 ($not).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3236 ($not).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3228 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3225 ($add).
Removed top 27 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3203 ($mux).
Removed top 20 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3158 ($or).
Removed top 20 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3158 ($or).
Removed top 20 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3158 ($or).
Removed top 6 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3157 ($or).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3157 ($or).
Removed top 6 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3157 ($or).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4296$3004 ($and).
Removed top 1 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$2992 ($sub).
Removed top 5 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$2983 ($add).
Removed top 14 bits (of 66) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2976 ($add).
Removed top 2 bits (of 66) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2976 ($add).
Removed top 2 bits (of 66) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2976 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$2937 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$2935 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4080$2933 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3626$2838 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2722 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3034$2712 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2667 ($add).
Removed top 1 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$2624 ($eq).
Removed top 7 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2563$2614 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2382$2598 ($eq).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2593 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2593 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$2593 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2592 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2592 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$2592 ($mul).
Converting cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2591 ($mul) from unsigned to signed.
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2591 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2591 ($mul).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2590 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1544$2574 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$2566 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1529$2564 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1524$2558 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1523$2556 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1514$2548 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1507$2542 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1506$2540 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$2531 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1485$2526 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1484$2525 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$2524 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1480$2521 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1479$2519 ($eq).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11458 ($dffe).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1449$2494 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1447$2491 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$2479 ($eq).
Removed top 3 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$2477 ($eq).
Removed top 1 bits (of 7) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1430$2469 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$2466 ($eq).
Removed top 3 bits (of 5) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$2454 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$2449 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1412$2447 ($eq).
Removed top 2 bits (of 31) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1411$2445 ($eq).
Removed top 5 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2442 ($eq).
Removed top 6 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2440 ($eq).
Removed top 8 bits (of 15) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2438 ($eq).
Removed top 10 bits (of 16) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$2436 ($eq).
Removed top 7 bits (of 13) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1406$2435 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$2433 ($eq).
Removed top 2 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2430 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2428 ($eq).
Removed top 6 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2426 ($eq).
Removed top 3 bits (of 9) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$2424 ($eq).
Removed top 3 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1400$2423 ($eq).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2417 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2417 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2417 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2412 ($sub).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2411 ($and).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2411 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2411 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2410 ($not).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2410 ($not).
Removed top 31 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1360$2409 ($mux).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2405 ($add).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$2404 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$2403 ($mux).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2401 ($sub).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sshr$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1334$2398 ($sshr).
Converting cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2394 ($add) from unsigned to signed.
Removed top 19 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2394 ($add).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2394 ($add).
Removed top 1 bits (of 52) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2394 ($add).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4959$1064 ($or).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11510 ($dffe).
Removed top 1 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2590 ($add).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$ff.cc:266:slice$11459 ($dffe).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2412 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2412 ($sub).
Removed top 2 bits (of 34) from port Y of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$2591 ($mul).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$227_EN[31:0]$1417.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$228_EN[31:0]$1420.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6952$229_EN[31:0]$1423.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3238_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$2410_Y.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3236_Y.
Removed top 6 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3157_Y.
Removed top 20 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$3158_Y.
Removed top 4 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4863$3234_Y.
Removed top 29 bits (of 32) from wire colorlight_i5.$flatten\dotprod.$add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:75$3280_Y.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$6272_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$7909_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.$procmux$9290_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$procmux$9311_Y.
Removed top 30 bits (of 32) from wire colorlight_i5.basesoc_interrupt.
Removed top 3 bits (of 4) from wire colorlight_i5.basesoc_mmap_source_payload_width.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.basesoc_sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 21) from wire colorlight_i5.basesoc_tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data.
Removed top 24 bits (of 32) from wire colorlight_i5.csr_bankarray_sram_bus_dat_r.

5.16. Executing PEEPOPT pass (run peephole optimizers).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 42 unused wires.
<suppressed ~14 debug messages>

5.18. Executing SHARE pass (SAT-based resource sharing).
Found 21 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5772$1250 ($sshl):
    Found 1 activation_patterns using ctrl signal \basesoc_spiflash_phy_sr_out_shift.
    Found 1 candidates: $sshl$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5768$1249
    Analyzing resource sharing with $sshl$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5768$1249 ($sshl):
      Found 1 activation_patterns using ctrl signal { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load }.
      Activation pattern for cell $sshl$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5772$1250: \basesoc_spiflash_phy_sr_out_shift = 1'1
      Activation pattern for cell $sshl$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5768$1249: { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load } = 2'01
      According to the SAT solver this pair of cells can be shared. (Pattern only case)
      Simplified activation pattern for cell $sshl$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5772$1250: \basesoc_spiflash_phy_sr_out_shift = 1'1
      Simplified activation pattern for cell $sshl$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5768$1249: \basesoc_spiflash_phy_sr_out_shift = 1'0
      Activation signal for $sshl$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5772$1250: $auto$share.cc:1068:make_cell_activation_logic$11627
      New cell: $auto$share.cc:669:make_supercell$11634 ($sshl)
  Analyzing resource sharing options for $auto$share.cc:669:make_supercell$11634 ($sshl):
    Found 2 activation_patterns using ctrl signal { \basesoc_spiflash_phy_sr_out_shift \basesoc_spiflash_phy_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7137$1509 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$7914_CMP $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4198$889_Y \socbushandler_done \basesoc_write_from_slave \basesoc_wishbone_bridge_cmd_valid \basesoc_tag_port_we \basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6970$1441 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$7747_CMP \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7348$1590 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7986_CMP $procmux$7841_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7334$1582 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7986_CMP $procmux$7841_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7320$1574 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7987_CMP $procmux$7842_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7306$1566 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7987_CMP $procmux$7842_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7292$1558 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7987_CMP $procmux$7842_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7278$1550 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7987_CMP $procmux$7842_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7264$1542 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7988_CMP $procmux$7843_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7250$1534 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7988_CMP $procmux$7843_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7432$1638 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7843_CMP $procmux$7842_CMP $procmux$7841_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7418$1630 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7843_CMP $procmux$7842_CMP $procmux$7841_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7404$1622 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7843_CMP $procmux$7842_CMP $procmux$7841_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7390$1614 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7843_CMP $procmux$7842_CMP $procmux$7841_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7376$1606 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7986_CMP $procmux$7841_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7362$1598 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7986_CMP $procmux$7841_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7236$1526 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7988_CMP $procmux$7843_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:7222$1518 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7988_CMP $procmux$7843_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277 ($mul):
    Found 1 activation_patterns using ctrl signal $flatten\dotprod.$procmux$4377_CMP.
    No candidates found.
Removing 2 cells in module colorlight_i5:
  Removing cell $sshl$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5768$1249 ($sshl).
  Removing cell $sshl$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5772$1250 ($sshl).

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~62 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

5.22. Executing TECHMAP pass (map to technology primitives).

5.22.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.22.2. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

5.22.3. Continuing TECHMAP pass.
Using template $paramod$550e203a952dbffa6a242dc3ff52d918f7107edc\_80_mul for cells of type $mul.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$53619bec844f404c540ad98bff25578b57460b55\_80_mul for cells of type $__mul.
Using template $paramod$20c936a0792f4d1374c5655c28d1183b326ddc16\_80_mul for cells of type $__mul.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$ba1b36458f074a6329f9cad9c8b71be8774bccea\_80_mul for cells of type $__mul.
Using template $paramod$6b575be7a871ec606b9b0767ebd93c7f3c2d2c79\_80_mul for cells of type $__mul.
Using template $paramod$2b87aee4ebaafa612245fc7fd7616dd6042fdae6\_80_mul for cells of type $__mul.
Using template $paramod$dea5bd344db76a97cfc2d2ce1e3c016835e6674d\_80_mul for cells of type $__mul.
Using template $paramod$8966f1902fe419d84ad9f3abc17827c8390a13bf\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$e5ade21dea2c4d51df0cdca72b2a93a08fd8e7d1\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~943 debug messages>

5.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $techmap$flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11658 ($add).
  creating $macc model for $techmap$flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11653 ($add).
  creating $macc model for $techmap$flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277.$add$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$11643 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2355$318 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2394$321 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2854$377 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4282$898 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4284$899 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5603$1199 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5616$1208 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5631$1209 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5648$1213 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5651$1214 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5655$1219 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5670$1224 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5673$1225 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5677$1230 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5793$1253 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5879$1270 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5896$1274 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5899$1275 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5903$1280 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5972$1296 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5975$1297 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5979$1302 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6048$1318 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6051$1319 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6055$1324 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6124$1340 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6127$1341 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6131$1346 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6392$1402 ($add).
  creating $macc model for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6403$1405 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2394 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2405 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$2406 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2417 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2590 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2667 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2723 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2887 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2976 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$2983 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3225 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3228 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3238 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3241 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2401 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2412 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$2992 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3574 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3576 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3480 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3496 ($add).
  creating $macc model for $flatten\dotprod.$add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3278 ($add).
  creating $macc model for $flatten\dotprod.$add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:75$3280 ($add).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$262 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2981$402 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2985$403 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3018$409 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5596$1197 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5659$1220 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5681$1231 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5688$1233 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5711$1238 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5734$1242 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5768$1248 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5805$1256 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5826$1259 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5832$1260 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5843$1263 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5907$1281 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5926$1285 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5941$1288 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5956$1291 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5983$1303 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6002$1307 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6017$1310 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6032$1313 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6059$1325 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6078$1329 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6093$1332 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6108$1335 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6135$1347 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6154$1351 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6169$1354 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6184$1357 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6195$1361 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1364 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6334$1369 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6349$1372 ($sub).
  creating $macc model for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6364$1375 ($sub).
  merging $macc model for $techmap$flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277.$add$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$11643 into $flatten\dotprod.$add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3278.
  merging $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$2394 into $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2590.
  merging $macc model for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$2406 into $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2405.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1364.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6195$1361.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6184$1357.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6169$1354.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6154$1351.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6135$1347.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6108$1335.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6093$1332.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6078$1329.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6059$1325.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6032$1313.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6017$1310.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6002$1307.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5983$1303.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5956$1291.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5941$1288.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5926$1285.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5907$1281.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5843$1263.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5832$1260.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5826$1259.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5805$1256.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5768$1248.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5734$1242.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5711$1238.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5688$1233.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5681$1231.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5659$1220.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5596$1197.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3018$409.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2985$403.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2981$402.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$262.
  creating $alu model for $macc $flatten\dotprod.$add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:75$3280.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3496.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3480.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3576.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3574.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$2992.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2412.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2401.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3241.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3238.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3228.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3225.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$2983.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2976.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2887.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2723.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2667.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2417.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6364$1375.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6349$1372.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6403$1405.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6392$1402.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6131$1346.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6127$1341.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6124$1340.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6055$1324.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6051$1319.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6048$1318.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5979$1302.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5975$1297.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5972$1296.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5903$1280.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5899$1275.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5896$1274.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5879$1270.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5793$1253.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5677$1230.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5673$1225.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5670$1224.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5655$1219.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5651$1214.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5648$1213.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5631$1209.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5616$1208.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5603$1199.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4284$899.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4282$898.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2854$377.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2394$321.
  creating $alu model for $macc $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2355$318.
  creating $alu model for $macc $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6334$1369.
  creating $alu model for $macc $techmap$flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11653.
  creating $alu model for $macc $techmap$flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11658.
  creating $macc cell for $flatten\dotprod.$add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3278: $auto$alumacc.cc:365:replace_macc$11668
  creating $macc cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$2405: $auto$alumacc.cc:365:replace_macc$11669
  creating $macc cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$2590: $auto$alumacc.cc:365:replace_macc$11670
  creating $alu model for $lt$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5792$1252 ($lt): new $alu
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2949$392 ($eq): merged with $lt$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5792$1252.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$407 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2981$402.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5927$1286 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5926$1285.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5942$1289 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5941$1288.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5957$1292 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5956$1291.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6003$1308 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6002$1307.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6018$1311 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6017$1310.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6033$1314 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6032$1313.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6079$1330 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6078$1329.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6094$1333 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6093$1332.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6109$1336 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6108$1335.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6155$1352 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6154$1351.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6170$1355 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6169$1354.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6185$1358 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6184$1357.
  creating $alu model for $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6365$1376 ($eq): merged with $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6364$1375.
  creating $alu cell for $lt$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5792$1252, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2949$392: $auto$alumacc.cc:495:replace_alu$11672
  creating $alu cell for $techmap$flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11658: $auto$alumacc.cc:495:replace_alu$11679
  creating $alu cell for $techmap$flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11653: $auto$alumacc.cc:495:replace_alu$11682
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6334$1369: $auto$alumacc.cc:495:replace_alu$11685
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2355$318: $auto$alumacc.cc:495:replace_alu$11688
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2394$321: $auto$alumacc.cc:495:replace_alu$11691
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2854$377: $auto$alumacc.cc:495:replace_alu$11694
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4282$898: $auto$alumacc.cc:495:replace_alu$11697
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:4284$899: $auto$alumacc.cc:495:replace_alu$11700
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5603$1199: $auto$alumacc.cc:495:replace_alu$11703
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5616$1208: $auto$alumacc.cc:495:replace_alu$11706
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5631$1209: $auto$alumacc.cc:495:replace_alu$11709
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5648$1213: $auto$alumacc.cc:495:replace_alu$11712
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5651$1214: $auto$alumacc.cc:495:replace_alu$11715
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5655$1219: $auto$alumacc.cc:495:replace_alu$11718
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5670$1224: $auto$alumacc.cc:495:replace_alu$11721
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5673$1225: $auto$alumacc.cc:495:replace_alu$11724
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5677$1230: $auto$alumacc.cc:495:replace_alu$11727
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5793$1253: $auto$alumacc.cc:495:replace_alu$11730
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5879$1270: $auto$alumacc.cc:495:replace_alu$11733
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5896$1274: $auto$alumacc.cc:495:replace_alu$11736
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5899$1275: $auto$alumacc.cc:495:replace_alu$11739
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5903$1280: $auto$alumacc.cc:495:replace_alu$11742
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5972$1296: $auto$alumacc.cc:495:replace_alu$11745
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5975$1297: $auto$alumacc.cc:495:replace_alu$11748
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5979$1302: $auto$alumacc.cc:495:replace_alu$11751
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6048$1318: $auto$alumacc.cc:495:replace_alu$11754
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6051$1319: $auto$alumacc.cc:495:replace_alu$11757
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6055$1324: $auto$alumacc.cc:495:replace_alu$11760
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6124$1340: $auto$alumacc.cc:495:replace_alu$11763
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6127$1341: $auto$alumacc.cc:495:replace_alu$11766
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6131$1346: $auto$alumacc.cc:495:replace_alu$11769
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6392$1402: $auto$alumacc.cc:495:replace_alu$11772
  creating $alu cell for $add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6403$1405: $auto$alumacc.cc:495:replace_alu$11775
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6349$1372: $auto$alumacc.cc:495:replace_alu$11778
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6364$1375, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6365$1376: $auto$alumacc.cc:495:replace_alu$11781
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$2417: $auto$alumacc.cc:495:replace_alu$11786
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2667: $auto$alumacc.cc:495:replace_alu$11789
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2723: $auto$alumacc.cc:495:replace_alu$11792
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$2887: $auto$alumacc.cc:495:replace_alu$11795
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$2976: $auto$alumacc.cc:495:replace_alu$11798
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$2983: $auto$alumacc.cc:495:replace_alu$11801
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$3225: $auto$alumacc.cc:495:replace_alu$11804
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$3228: $auto$alumacc.cc:495:replace_alu$11807
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$3238: $auto$alumacc.cc:495:replace_alu$11810
  creating $alu cell for $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$3241: $auto$alumacc.cc:495:replace_alu$11813
  creating $alu cell for $flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$2401: $auto$alumacc.cc:495:replace_alu$11816
  creating $alu cell for $flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$2412: $auto$alumacc.cc:495:replace_alu$11819
  creating $alu cell for $flatten\VexRiscv.$sub$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$2992: $auto$alumacc.cc:495:replace_alu$11822
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$3574: $auto$alumacc.cc:495:replace_alu$11825
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$3576: $auto$alumacc.cc:495:replace_alu$11828
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$3480: $auto$alumacc.cc:495:replace_alu$11831
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$3496: $auto$alumacc.cc:495:replace_alu$11834
  creating $alu cell for $flatten\dotprod.$add$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:75$3280: $auto$alumacc.cc:495:replace_alu$11837
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2245$262: $auto$alumacc.cc:495:replace_alu$11840
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2981$402, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3001$407: $auto$alumacc.cc:495:replace_alu$11843
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:2985$403: $auto$alumacc.cc:495:replace_alu$11848
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:3018$409: $auto$alumacc.cc:495:replace_alu$11851
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5596$1197: $auto$alumacc.cc:495:replace_alu$11854
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5659$1220: $auto$alumacc.cc:495:replace_alu$11857
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5681$1231: $auto$alumacc.cc:495:replace_alu$11860
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5688$1233: $auto$alumacc.cc:495:replace_alu$11863
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5711$1238: $auto$alumacc.cc:495:replace_alu$11866
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5734$1242: $auto$alumacc.cc:495:replace_alu$11869
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5768$1248: $auto$alumacc.cc:495:replace_alu$11872
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5805$1256: $auto$alumacc.cc:495:replace_alu$11875
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5826$1259: $auto$alumacc.cc:495:replace_alu$11878
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5832$1260: $auto$alumacc.cc:495:replace_alu$11881
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5843$1263: $auto$alumacc.cc:495:replace_alu$11884
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5907$1281: $auto$alumacc.cc:495:replace_alu$11887
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5926$1285, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5927$1286: $auto$alumacc.cc:495:replace_alu$11890
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5941$1288, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5942$1289: $auto$alumacc.cc:495:replace_alu$11895
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5956$1291, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5957$1292: $auto$alumacc.cc:495:replace_alu$11900
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5983$1303: $auto$alumacc.cc:495:replace_alu$11905
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6002$1307, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6003$1308: $auto$alumacc.cc:495:replace_alu$11908
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6017$1310, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6018$1311: $auto$alumacc.cc:495:replace_alu$11913
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6032$1313, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6033$1314: $auto$alumacc.cc:495:replace_alu$11918
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6059$1325: $auto$alumacc.cc:495:replace_alu$11923
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6078$1329, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6079$1330: $auto$alumacc.cc:495:replace_alu$11926
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6093$1332, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6094$1333: $auto$alumacc.cc:495:replace_alu$11931
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6108$1335, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6109$1336: $auto$alumacc.cc:495:replace_alu$11936
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6135$1347: $auto$alumacc.cc:495:replace_alu$11941
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6154$1351, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6155$1352: $auto$alumacc.cc:495:replace_alu$11944
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6169$1354, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6170$1355: $auto$alumacc.cc:495:replace_alu$11949
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6184$1357, $eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6185$1358: $auto$alumacc.cc:495:replace_alu$11954
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6195$1361: $auto$alumacc.cc:495:replace_alu$11959
  creating $alu cell for $sub$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6202$1364: $auto$alumacc.cc:495:replace_alu$11962
  created 87 $alu and 3 $macc cells.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~2 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

5.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2097 debug messages>

5.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.24.6. Executing OPT_DFF pass (perform DFF optimizations).

5.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 112 unused wires.
<suppressed ~6 debug messages>

5.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.24.9. Rerunning OPT passes. (Maybe there is more to do..)

5.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2101 debug messages>

5.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.24.13. Executing OPT_DFF pass (perform DFF optimizations).

5.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.24.16. Finished fast OPT passes. (There is nothing left to do.)

5.25. Executing MEMORY pass.

5.25.1. Executing OPT_MEM pass (optimize memories).
colorlight_i5.mem: removing const-0 lane 7
Performed a total of 97 transformations.

5.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

5.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 write port 0.
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing colorlight_i5.VexRiscv.RegFilePlugin_regFile write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_tags write port 0.
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.storage_6 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

5.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.IBusCachedPlugin_cache.banks_0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol3'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_6'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

5.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 15 unused cells and 249 unused wires.
<suppressed ~35 debug messages>

5.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.VexRiscv.RegFilePlugin_regFile by address:
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address \basesoc_adapted_interface_adr [10:0]).
  Merging ports 0, 2 (address \basesoc_adapted_interface_adr [10:0]).
  Merging ports 0, 3 (address \basesoc_adapted_interface_adr [10:0]).

5.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

5.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.RegFilePlugin_regFile, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.RegFilePlugin_regFile via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags, forced mapping to block RAM
mapping memory colorlight_i5.VexRiscv.dataCache_1.ways_0_tags via $__ECP5_PDPW16KD_
mapping memory colorlight_i5.data_mem_grain0 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain1 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain10 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain11 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain12 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain13 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain14 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain15 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain2 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain3 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain4 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain5 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain6 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain7 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain8 via $__ECP5_DP16KD_
mapping memory colorlight_i5.data_mem_grain9 via $__ECP5_DP16KD_
using FF mapping for memory colorlight_i5.mem
mapping memory colorlight_i5.rom via $__ECP5_DP16KD_
mapping memory colorlight_i5.sram via $__ECP5_DP16KD_
mapping memory colorlight_i5.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
mapping memory colorlight_i5.storage_2 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of colorlight_i5.storage_2: $\storage_2$rdreg[0]
mapping memory colorlight_i5.storage_3 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_4 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_5 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.storage_6 via $__TRELLIS_DPR16X4_
mapping memory colorlight_i5.tag_mem via $__ECP5_PDPW16KD_
<suppressed ~15435 debug messages>

5.28. Executing TECHMAP pass (map to technology primitives).

5.28.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

5.28.2. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

5.28.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$6062cda995eb1de0f0d5f3a1ca2a89538fa06db0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$8e9bf775be32d68c1fbc8d65ab45405e0da50db4\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$6648acfc41d12ded9528a080cb17fa6616a9669a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$52979ae18734aaba909e47a9112b85b0d6127c99\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$75eb6a0426785547d1a1c39fb77f6981a572e2b3\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$0816825b42c4c1b93f0819bf87a8406cfb69c57a\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$2ac826273949c6b2c356812bf9c32429e12bd0cf\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3910cae8c898037e418eeb956f2ec09327ae26c8\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$f6c77d19c655b112089ae8596fc26c63ba2acc83\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$caeb2ae515854a809b8e548c0f497ff0e30dcf84\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$997a61f2c80b5fe640fc4f32eb27cb64ea1b1610\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$52025e17fb698da843bda11e13adf623912f7a92\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$5fe0a7bed1cf42dc211f653d2dc1bf345914b2a6\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$443df11a0ff345baa4668acd3deb45eada1ec17e\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b23c7b1cab12bf3d4b71c1c7f50dd1ca5311e7fc\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$87b43047c477ebb82bcad37daf003b146cfd0d2b\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$78359955233c0f5001c4481447afb7d25457bdb9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$56f3ea92825c4d46f432286e9f1b1291c772a445\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4b8ff7c30de88639ff6a8b7b50bc5eebe3937172\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3df178cd78fdc59550f474a2e6d4b63593e67fae\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
No more expansions possible.
<suppressed ~729 debug messages>

5.29. Executing OPT pass (performing simple optimizations).

5.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~601 debug messages>

5.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1169:emulate_transparency$12426 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_libmap.cc:1668:generate_mux$12336 ($dffe) from module colorlight_i5.

5.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 31 unused cells and 1714 unused wires.
<suppressed ~65 debug messages>

5.29.5. Rerunning OPT passes. (Removed registers in this run.)

5.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~24 debug messages>

5.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 19 on $auto$mem.cc:1169:emulate_transparency$12426 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1169:emulate_transparency$12426 ($dff) from module colorlight_i5.

5.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

5.29.10. Rerunning OPT passes. (Removed registers in this run.)

5.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.29.13. Executing OPT_DFF pass (perform DFF optimizations).

5.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.29.15. Finished fast OPT passes.

5.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 47 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

5.31. Executing OPT pass (performing simple optimizations).

5.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~32 debug messages>

5.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\VexRiscv.$procmux$5578: \VexRiscv.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1428 debug messages>

5.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10936: { $procmux$8794_CMP $procmux$8789_CMP $procmux$8781_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10883: { $procmux$8573_CMP $procmux$8568_CMP $procmux$8560_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10830: { $procmux$8352_CMP $procmux$8347_CMP $procmux$8339_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:307:combine_resets$10777: { $procmux$8131_CMP $procmux$8126_CMP $procmux$8118_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$14300:
      Old ports: A=7'0110101, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$b$14230
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$b$14230 [4:3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$14230 [6:5] $memory\mem$rdmux[0][4][7]$b$14230 [2:0] } = 5'01101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$14297:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][7]$a$14229
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$14229 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$14229 [6:2] $memory\mem$rdmux[0][4][7]$a$14229 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$14294:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$14227
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$14227 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$14227 [6:2] $memory\mem$rdmux[0][4][6]$b$14227 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$14227 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$14291:
      Old ports: A=7'1001001, B=7'0110101, Y=$memory\mem$rdmux[0][4][6]$a$14226
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][6]$a$14226 [3:2]
      New connections: { $memory\mem$rdmux[0][4][6]$a$14226 [6:4] $memory\mem$rdmux[0][4][6]$a$14226 [1:0] } = { $memory\mem$rdmux[0][4][6]$a$14226 [3:2] $memory\mem$rdmux[0][4][6]$a$14226 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$14288:
      Old ports: A=7'1110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$b$14224
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$b$14224 [2]
      New connections: { $memory\mem$rdmux[0][4][5]$b$14224 [6:3] $memory\mem$rdmux[0][4][5]$b$14224 [1:0] } = { $memory\mem$rdmux[0][4][5]$b$14224 [2] 1'1 $memory\mem$rdmux[0][4][5]$b$14224 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$14285:
      Old ports: A=7'1100111, B=7'1101000, Y=$memory\mem$rdmux[0][4][5]$a$14223
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][5]$a$14223 [3] $memory\mem$rdmux[0][4][5]$a$14223 [0] }
      New connections: { $memory\mem$rdmux[0][4][5]$a$14223 [6:4] $memory\mem$rdmux[0][4][5]$a$14223 [2:1] } = { 3'110 $memory\mem$rdmux[0][4][5]$a$14223 [0] $memory\mem$rdmux[0][4][5]$a$14223 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$14282:
      Old ports: A=7'1101100, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$b$14221
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$b$14221 [2] $memory\mem$rdmux[0][4][4]$b$14221 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$14221 [6:3] $memory\mem$rdmux[0][4][4]$b$14221 [1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$14279:
      Old ports: A=7'1101111, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$a$14220
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$a$14220 [4] $memory\mem$rdmux[0][4][4]$a$14220 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$14220 [6:5] $memory\mem$rdmux[0][4][4]$a$14220 [3:1] } = { 2'11 $memory\mem$rdmux[0][4][4]$a$14220 [0] $memory\mem$rdmux[0][4][4]$a$14220 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$14276:
      Old ports: A=7'1101111, B=7'1101100, Y=$memory\mem$rdmux[0][4][3]$b$14218
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][3]$b$14218 [0]
      New connections: $memory\mem$rdmux[0][4][3]$b$14218 [6:1] = { 5'11011 $memory\mem$rdmux[0][4][3]$b$14218 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$14273:
      Old ports: A=7'0100000, B=7'1000011, Y=$memory\mem$rdmux[0][4][3]$a$14217
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$14217 [5] $memory\mem$rdmux[0][4][3]$a$14217 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$14217 [6] $memory\mem$rdmux[0][4][3]$a$14217 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$14217 [0] 3'000 $memory\mem$rdmux[0][4][3]$a$14217 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$14270:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$14215
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$14215 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$14215 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$14267:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$14214
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$14214 [5] $memory\mem$rdmux[0][4][2]$a$14214 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$14214 [6] $memory\mem$rdmux[0][4][2]$a$14214 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$14214 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$14214 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$14264:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$14212
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$14212 [4] $memory\mem$rdmux[0][4][1]$b$14212 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$14212 [6:5] $memory\mem$rdmux[0][4][1]$b$14212 [3] $memory\mem$rdmux[0][4][1]$b$14212 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$14212 [2] $memory\mem$rdmux[0][4][1]$b$14212 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$14261:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$14211
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$14211 [5] $memory\mem$rdmux[0][4][1]$a$14211 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$14211 [6] $memory\mem$rdmux[0][4][1]$a$14211 [4] $memory\mem$rdmux[0][4][1]$a$14211 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$14211 [3] $memory\mem$rdmux[0][4][1]$a$14211 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$14258:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$14209
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$14209 [4] $memory\mem$rdmux[0][4][0]$b$14209 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$14209 [6:5] $memory\mem$rdmux[0][4][0]$b$14209 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$14255:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$14208
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$14208 [2] $memory\mem$rdmux[0][4][0]$a$14208 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$14208 [6:3] $memory\mem$rdmux[0][4][0]$a$14208 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$14208 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$14318:
      Old ports: A=7'0111000, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$b$14239
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][10]$b$14239 [1]
      New connections: { $memory\mem$rdmux[0][4][10]$b$14239 [6:2] $memory\mem$rdmux[0][4][10]$b$14239 [0] } = 6'011100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$14309:
      Old ports: A=7'0110010, B=7'0100000, Y=$memory\mem$rdmux[0][4][9]$a$14235
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$14235 [1]
      New connections: { $memory\mem$rdmux[0][4][9]$a$14235 [6:2] $memory\mem$rdmux[0][4][9]$a$14235 [0] } = { 2'01 $memory\mem$rdmux[0][4][9]$a$14235 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$14312:
      Old ports: A=7'0110001, B=7'0110000, Y=$memory\mem$rdmux[0][4][9]$b$14236
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$b$14236 [0]
      New connections: $memory\mem$rdmux[0][4][9]$b$14236 [6:1] = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$14321:
      Old ports: A=7'0110011, B=7'0110100, Y=$memory\mem$rdmux[0][4][11]$a$14241
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][11]$a$14241 [2] $memory\mem$rdmux[0][4][11]$a$14241 [0] }
      New connections: { $memory\mem$rdmux[0][4][11]$a$14241 [6:3] $memory\mem$rdmux[0][4][11]$a$14241 [1] } = { 4'0110 $memory\mem$rdmux[0][4][11]$a$14241 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$14306:
      Old ports: A=7'0101101, B=7'0110000, Y=$memory\mem$rdmux[0][4][8]$b$14233
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][8]$b$14233 [4] $memory\mem$rdmux[0][4][8]$b$14233 [0] }
      New connections: { $memory\mem$rdmux[0][4][8]$b$14233 [6:5] $memory\mem$rdmux[0][4][8]$b$14233 [3:1] } = { 2'01 $memory\mem$rdmux[0][4][8]$b$14233 [0] $memory\mem$rdmux[0][4][8]$b$14233 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$14315:
      Old ports: A=7'0111010, B=7'0110001, Y=$memory\mem$rdmux[0][4][10]$a$14238
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][10]$a$14238 [1:0]
      New connections: $memory\mem$rdmux[0][4][10]$a$14238 [6:2] = { 3'011 $memory\mem$rdmux[0][4][10]$a$14238 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$14303:
      Old ports: A=7'0110001, B=7'0110000, Y=$memory\mem$rdmux[0][4][8]$a$14232
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][8]$a$14232 [0]
      New connections: $memory\mem$rdmux[0][4][8]$a$14232 [6:1] = 6'011000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5101:
      Old ports: A=0, B={ 30'000000000000000000000000000000 \VexRiscv._zz_externalInterrupt [1:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9
      New ports: A=2'00, B=\VexRiscv._zz_externalInterrupt [1:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [1:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [31:2] = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5146:
      Old ports: A=6'000000, B=6'100000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25:20]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [24:20] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5149:
      Old ports: A=13'0000000000000, B=13'1000000000000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5321:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$5492:
      Old ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5497:
      Old ports: A={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$5559:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5620:
      Old ports: A={ $flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2667_Y [31:2] 2'00 }, B={ \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2] 2'00 }, Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0]
      New ports: A=$flatten\VexRiscv.$add$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$2667_Y [31:2], B=\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2], Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [31:2]
      New connections: $flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$2403:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$2404:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2722:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2722_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2722_Y [19:11] $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2722_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$2722_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884_Y [19:11] $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884_Y [10:5] $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3203:
      Old ports: A={ \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2] 2'00 }, B={ \VexRiscv._zz_dBusWishbone_ADR 2'00 }, Y={ \basesoc_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3203_Y [1:0] }
      New ports: A=\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2], B=\VexRiscv._zz_dBusWishbone_ADR, Y=\basesoc_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$3203_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4862$3233:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\VexRiscv.$procmux$4703_Y
      New ports: A=2'10, B=2'01, Y=$flatten\VexRiscv.$procmux$4703_Y [1:0]
      New connections: $flatten\VexRiscv.$procmux$4703_Y [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1.$procmux$4195:
      Old ports: A=4'0001, B=8'00111111, Y=\VexRiscv.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\VexRiscv.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \VexRiscv.dataCache_1._zz_stage0_mask [3] \VexRiscv.dataCache_1._zz_stage0_mask [0] } = { \VexRiscv.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4221:
      Old ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:2], B={ \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5] \VexRiscv.dataCache_1.loader_counter_value }, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address
      New ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4:2], B=\VexRiscv.dataCache_1.loader_counter_value, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2:0]
      New connections: \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3] = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5]
    New ctrl vector for $pmux cell $flatten\dotprod.$procmux$4446: { $flatten\dotprod.$eq$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:44$3264_Y $flatten\dotprod.$procmux$4377_CMP }
    Consolidated identical input bits for $mux cell $procmux$6461:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$6461_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6461_Y [10]
      New connections: $procmux$6461_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$6879:
      Old ports: A=2'01, B=2'00, Y=$procmux$6879_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6879_Y [0]
      New connections: $procmux$6879_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$6888:
      Old ports: A=2'00, B=2'11, Y=$procmux$6888_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6888_Y [0]
      New connections: $procmux$6888_Y [1] = $procmux$6888_Y [0]
    Consolidated identical input bits for $mux cell $procmux$6897:
      Old ports: A=2'11, B=2'10, Y=$procmux$6897_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6897_Y [0]
      New connections: $procmux$6897_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$7711:
      Old ports: A=8'00000000, B={ 1'0 \csr_bankarray_dat_r [6:0] }, Y=\csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csr_bankarray_dat_r [6:0], Y=\csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$7813: $auto$opt_reduce.cc:137:opt_pmux$14352
    New ctrl vector for $pmux cell $procmux$7903: { $procmux$7914_CMP \basesoc_interface_we }
    Consolidated identical input bits for $mux cell $procmux$8007:
      Old ports: A=3'100, B=3'010, Y=$procmux$8007_Y
      New ports: A=2'10, B=2'01, Y=$procmux$8007_Y [2:1]
      New connections: $procmux$8007_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$8010: { \basesoc_sdram_choose_req_want_writes $auto$opt_reduce.cc:137:opt_pmux$14354 $procmux$8012_CMP $procmux$8011_CMP }
    Consolidated identical input bits for $mux cell $procmux$8023:
      Old ports: A=3'011, B=3'010, Y=$procmux$8023_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8023_Y [0]
      New connections: $procmux$8023_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$8105:
      Old ports: A=3'001, B=3'010, Y=$procmux$8105_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8105_Y [1:0]
      New connections: $procmux$8105_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8117: { $auto$opt_reduce.cc:137:opt_pmux$14358 $auto$opt_reduce.cc:137:opt_pmux$14356 }
    Consolidated identical input bits for $mux cell $procmux$8326:
      Old ports: A=3'001, B=3'010, Y=$procmux$8326_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8326_Y [1:0]
      New connections: $procmux$8326_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8338: { $auto$opt_reduce.cc:137:opt_pmux$14362 $auto$opt_reduce.cc:137:opt_pmux$14360 }
    Consolidated identical input bits for $mux cell $procmux$8547:
      Old ports: A=3'001, B=3'010, Y=$procmux$8547_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8547_Y [1:0]
      New connections: $procmux$8547_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8559: { $auto$opt_reduce.cc:137:opt_pmux$14366 $auto$opt_reduce.cc:137:opt_pmux$14364 }
    Consolidated identical input bits for $mux cell $procmux$8768:
      Old ports: A=3'001, B=3'010, Y=$procmux$8768_Y
      New ports: A=2'01, B=2'10, Y=$procmux$8768_Y [1:0]
      New connections: $procmux$8768_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$8780: { $auto$opt_reduce.cc:137:opt_pmux$14370 $auto$opt_reduce.cc:137:opt_pmux$14368 }
    Consolidated identical input bits for $mux cell $procmux$9290:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:514:run$11612 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$11612 [1]
      New connections: { $auto$wreduce.cc:514:run$11612 [2] $auto$wreduce.cc:514:run$11612 [0] } = { $auto$wreduce.cc:514:run$11612 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$9311:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:514:run$11613 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$11613 [1]
      New connections: $auto$wreduce.cc:514:run$11613 [0] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][23]$14324:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$b$14242
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$b$14242 [0]
      New connections: $memory\mem$rdmux[0][4][11]$b$14242 [6:1] = { $memory\mem$rdmux[0][4][11]$b$14242 [0] $memory\mem$rdmux[0][4][11]$b$14242 [0] $memory\mem$rdmux[0][4][11]$b$14242 [0] $memory\mem$rdmux[0][4][11]$b$14242 [0] $memory\mem$rdmux[0][4][11]$b$14242 [0] $memory\mem$rdmux[0][4][11]$b$14242 [0] }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$14240:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$14241, B=$memory\mem$rdmux[0][4][11]$b$14242, Y=$memory\mem$rdmux[0][3][5]$b$14200
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][11]$a$14241 [2] $memory\mem$rdmux[0][4][11]$a$14241 [0] }, B={ $memory\mem$rdmux[0][4][11]$b$14242 [0] $memory\mem$rdmux[0][4][11]$b$14242 [0] $memory\mem$rdmux[0][4][11]$b$14242 [0] $memory\mem$rdmux[0][4][11]$b$14242 [0] }, Y={ $memory\mem$rdmux[0][3][5]$b$14200 [4:2] $memory\mem$rdmux[0][3][5]$b$14200 [0] }
      New connections: { $memory\mem$rdmux[0][3][5]$b$14200 [6:5] $memory\mem$rdmux[0][3][5]$b$14200 [1] } = { $memory\mem$rdmux[0][3][5]$b$14200 [3] $memory\mem$rdmux[0][3][5]$b$14200 [4] $memory\mem$rdmux[0][3][5]$b$14200 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$14237:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$14238, B=$memory\mem$rdmux[0][4][10]$b$14239, Y=$memory\mem$rdmux[0][3][5]$a$14199
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$14238 [1] $memory\mem$rdmux[0][4][10]$a$14238 [1:0] }, B={ 1'1 $memory\mem$rdmux[0][4][10]$b$14239 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][5]$a$14199 [3] $memory\mem$rdmux[0][3][5]$a$14199 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][5]$a$14199 [6:4] $memory\mem$rdmux[0][3][5]$a$14199 [2] } = 4'0110
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$14234:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$14235, B=$memory\mem$rdmux[0][4][9]$b$14236, Y=$memory\mem$rdmux[0][3][4]$b$14197
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$14235 [1] $memory\mem$rdmux[0][4][9]$a$14235 [1] 1'0 }, B={ 2'10 $memory\mem$rdmux[0][4][9]$b$14236 [0] }, Y={ $memory\mem$rdmux[0][3][4]$b$14197 [4] $memory\mem$rdmux[0][3][4]$b$14197 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$14197 [6:5] $memory\mem$rdmux[0][3][4]$b$14197 [3:2] } = 4'0100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$14231:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$14232, B=$memory\mem$rdmux[0][4][8]$b$14233, Y=$memory\mem$rdmux[0][3][4]$a$14196
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][8]$a$14232 [0] }, B={ $memory\mem$rdmux[0][4][8]$b$14233 [4] $memory\mem$rdmux[0][4][8]$b$14233 [0] $memory\mem$rdmux[0][4][8]$b$14233 [0] }, Y={ $memory\mem$rdmux[0][3][4]$a$14196 [4] $memory\mem$rdmux[0][3][4]$a$14196 [2] $memory\mem$rdmux[0][3][4]$a$14196 [0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$14196 [6:5] $memory\mem$rdmux[0][3][4]$a$14196 [3] $memory\mem$rdmux[0][3][4]$a$14196 [1] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$14196 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$14228:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$14229, B=$memory\mem$rdmux[0][4][7]$b$14230, Y=$memory\mem$rdmux[0][3][3]$b$14194
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][7]$a$14229 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][7]$b$14230 [4:3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$14194 [4:3] $memory\mem$rdmux[0][3][3]$b$14194 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$14194 [6:5] $memory\mem$rdmux[0][3][3]$b$14194 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$14194 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$14225:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$14226, B=$memory\mem$rdmux[0][4][6]$b$14227, Y=$memory\mem$rdmux[0][3][3]$a$14193
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$14226 [2] $memory\mem$rdmux[0][4][6]$a$14226 [2] $memory\mem$rdmux[0][4][6]$a$14226 [3:2] 2'01 }, B={ 1'1 $memory\mem$rdmux[0][4][6]$b$14227 [1] 2'00 $memory\mem$rdmux[0][4][6]$b$14227 [1] 1'0 }, Y=$memory\mem$rdmux[0][3][3]$a$14193 [5:0]
      New connections: $memory\mem$rdmux[0][3][3]$a$14193 [6] = $memory\mem$rdmux[0][3][3]$a$14193 [3]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$14222:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$14223, B=$memory\mem$rdmux[0][4][5]$b$14224, Y=$memory\mem$rdmux[0][3][2]$b$14191
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$14223 [3] $memory\mem$rdmux[0][4][5]$a$14223 [0] $memory\mem$rdmux[0][4][5]$a$14223 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$14224 [2] $memory\mem$rdmux[0][4][5]$b$14224 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$14224 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$b$14191 [6] $memory\mem$rdmux[0][3][2]$b$14191 [4:2] $memory\mem$rdmux[0][3][2]$b$14191 [0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$14191 [5] $memory\mem$rdmux[0][3][2]$b$14191 [1] } = { 1'1 $memory\mem$rdmux[0][3][2]$b$14191 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$14219:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$14220, B=$memory\mem$rdmux[0][4][4]$b$14221, Y=$memory\mem$rdmux[0][3][2]$a$14190
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$14220 [4] $memory\mem$rdmux[0][4][4]$a$14220 [0] $memory\mem$rdmux[0][4][4]$a$14220 [0] 1'1 $memory\mem$rdmux[0][4][4]$a$14220 [0] }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$14221 [2] 1'0 $memory\mem$rdmux[0][4][4]$b$14221 [0] }, Y=$memory\mem$rdmux[0][3][2]$a$14190 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$14190 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$14216:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$14217, B=$memory\mem$rdmux[0][4][3]$b$14218, Y=$memory\mem$rdmux[0][3][1]$b$14188
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$14217 [0] $memory\mem$rdmux[0][4][3]$a$14217 [5] 1'0 $memory\mem$rdmux[0][4][3]$a$14217 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][3]$b$14218 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$14188 [6:5] $memory\mem$rdmux[0][3][1]$b$14188 [2] $memory\mem$rdmux[0][3][1]$b$14188 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$14188 [4:3] $memory\mem$rdmux[0][3][1]$b$14188 [1] } = { 1'0 $memory\mem$rdmux[0][3][1]$b$14188 [2] $memory\mem$rdmux[0][3][1]$b$14188 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$14213:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$14214, B=$memory\mem$rdmux[0][4][2]$b$14215, Y=$memory\mem$rdmux[0][3][1]$a$14187
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$14214 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$14214 [0] $memory\mem$rdmux[0][4][2]$a$14214 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$14215 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$14187 [5] $memory\mem$rdmux[0][3][1]$a$14187 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$14187 [6] $memory\mem$rdmux[0][3][1]$a$14187 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$14187 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$14187 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$14210:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$14211, B=$memory\mem$rdmux[0][4][1]$b$14212, Y=$memory\mem$rdmux[0][3][0]$b$14185
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$14211 [3] $memory\mem$rdmux[0][4][1]$a$14211 [5] $memory\mem$rdmux[0][4][1]$a$14211 [3] $memory\mem$rdmux[0][4][1]$a$14211 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$14212 [2] $memory\mem$rdmux[0][4][1]$b$14212 [4] $memory\mem$rdmux[0][4][1]$b$14212 [2] $memory\mem$rdmux[0][4][1]$b$14212 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$14185 [6:2] $memory\mem$rdmux[0][3][0]$b$14185 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$14185 [1] = $memory\mem$rdmux[0][3][0]$b$14185 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$14207:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$14208, B=$memory\mem$rdmux[0][4][0]$b$14209, Y=$memory\mem$rdmux[0][3][0]$a$14184
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$14208 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$14208 [2] $memory\mem$rdmux[0][4][0]$a$14208 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$14209 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$14209 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$14184 [5:2] $memory\mem$rdmux[0][3][0]$a$14184 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$14184 [6] $memory\mem$rdmux[0][3][0]$a$14184 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4705:
      Old ports: A=$flatten\VexRiscv.$procmux$4703_Y, B=4'1011, Y=$flatten\VexRiscv.$procmux$4705_Y
      New ports: A={ 1'0 $flatten\VexRiscv.$procmux$4703_Y [1:0] }, B=3'111, Y={ $flatten\VexRiscv.$procmux$4705_Y [3] $flatten\VexRiscv.$procmux$4705_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$4705_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5321:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$2884_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5327:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $procmux$6463:
      Old ports: A=$procmux$6461_Y, B=11'10000000000, Y=$procmux$6463_Y
      New ports: A=$procmux$6461_Y [10], B=1'1, Y=$procmux$6463_Y [10]
      New connections: $procmux$6463_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8107:
      Old ports: A=3'011, B=$procmux$8105_Y, Y=$procmux$8107_Y
      New ports: A=2'11, B=$procmux$8105_Y [1:0], Y=$procmux$8107_Y [1:0]
      New connections: $procmux$8107_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8328:
      Old ports: A=3'011, B=$procmux$8326_Y, Y=$procmux$8328_Y
      New ports: A=2'11, B=$procmux$8326_Y [1:0], Y=$procmux$8328_Y [1:0]
      New connections: $procmux$8328_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8549:
      Old ports: A=3'011, B=$procmux$8547_Y, Y=$procmux$8549_Y
      New ports: A=2'11, B=$procmux$8547_Y [1:0], Y=$procmux$8549_Y [1:0]
      New connections: $procmux$8549_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8770:
      Old ports: A=3'011, B=$procmux$8768_Y, Y=$procmux$8770_Y
      New ports: A=2'11, B=$procmux$8768_Y [1:0], Y=$procmux$8770_Y [1:0]
      New connections: $procmux$8770_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$14198:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$14199, B=$memory\mem$rdmux[0][3][5]$b$14200, Y=$memory\mem$rdmux[0][2][2]$b$14179
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$14199 [3] 1'0 $memory\mem$rdmux[0][3][5]$a$14199 [1:0] }, B={ $memory\mem$rdmux[0][3][5]$b$14200 [3] $memory\mem$rdmux[0][3][5]$b$14200 [4:2] $memory\mem$rdmux[0][3][5]$b$14200 [0] $memory\mem$rdmux[0][3][5]$b$14200 [0] }, Y={ $memory\mem$rdmux[0][2][2]$b$14179 [6] $memory\mem$rdmux[0][2][2]$b$14179 [4:0] }
      New connections: $memory\mem$rdmux[0][2][2]$b$14179 [5] = $memory\mem$rdmux[0][2][2]$b$14179 [4]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$14195:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$14196, B=$memory\mem$rdmux[0][3][4]$b$14197, Y=$memory\mem$rdmux[0][2][2]$a$14178
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$14196 [4] $memory\mem$rdmux[0][3][4]$a$14196 [2] 1'0 $memory\mem$rdmux[0][3][4]$a$14196 [0] }, B={ $memory\mem$rdmux[0][3][4]$b$14197 [4] 1'0 $memory\mem$rdmux[0][3][4]$b$14197 [1:0] }, Y={ $memory\mem$rdmux[0][2][2]$a$14178 [4] $memory\mem$rdmux[0][2][2]$a$14178 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$a$14178 [6:5] $memory\mem$rdmux[0][2][2]$a$14178 [3] } = { 2'01 $memory\mem$rdmux[0][2][2]$a$14178 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$14189:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$14190, B=$memory\mem$rdmux[0][3][2]$b$14191, Y=$memory\mem$rdmux[0][2][1]$a$14175
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][2]$a$14190 [4:0] }, B={ $memory\mem$rdmux[0][3][2]$b$14191 [6] $memory\mem$rdmux[0][3][2]$b$14191 [4:2] $memory\mem$rdmux[0][3][2]$b$14191 [0] $memory\mem$rdmux[0][3][2]$b$14191 [0] }, Y={ $memory\mem$rdmux[0][2][1]$a$14175 [6] $memory\mem$rdmux[0][2][1]$a$14175 [4:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$14175 [5] = 1'1
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$14186:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$14187, B=$memory\mem$rdmux[0][3][1]$b$14188, Y=$memory\mem$rdmux[0][2][0]$b$14173
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$14187 [1] $memory\mem$rdmux[0][3][1]$a$14187 [5] $memory\mem$rdmux[0][3][1]$a$14187 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$14188 [6:5] $memory\mem$rdmux[0][3][1]$b$14188 [2] $memory\mem$rdmux[0][3][1]$b$14188 [0] $memory\mem$rdmux[0][3][1]$b$14188 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$14173 [6:5] $memory\mem$rdmux[0][2][0]$b$14173 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$14173 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$14173 [2] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$4707:
      Old ports: A=$flatten\VexRiscv.$procmux$4705_Y, B=4'0000, Y=$flatten\VexRiscv.$procmux$4707_Y
      New ports: A={ $flatten\VexRiscv.$procmux$4705_Y [3] $flatten\VexRiscv.$procmux$4705_Y [1:0] }, B=3'000, Y={ $flatten\VexRiscv.$procmux$4707_Y [3] $flatten\VexRiscv.$procmux$4707_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$4707_Y [2] = 1'0
  Optimizing cells in module \colorlight_i5.
Performed a total of 90 changes.

5.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

5.31.6. Executing OPT_DFF pass (perform DFF optimizations).

5.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

5.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~20 debug messages>

5.31.9. Rerunning OPT passes. (Maybe there is more to do..)

5.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1433 debug messages>

5.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5497:
      Old ports: A={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$14207:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$14208 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$14208 [2] $memory\mem$rdmux[0][4][0]$a$14208 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$14208 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$14208 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$14184 [5:2] $memory\mem$rdmux[0][3][0]$a$14184 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$14208 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$14208 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$14208 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$14184 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$14184 [0] = $memory\mem$rdmux[0][4][0]$a$14208 [5]
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

5.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11560 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$4705_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$10730 ($sdff) from module colorlight_i5.

5.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

5.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.31.16. Rerunning OPT passes. (Maybe there is more to do..)

5.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1432 debug messages>

5.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.31.20. Executing OPT_DFF pass (perform DFF optimizations).

5.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.31.23. Finished fast OPT passes. (There is nothing left to do.)

5.32. Executing TECHMAP pass (map to technology primitives).

5.32.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.32.2. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

5.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d7c91f8d4ce389beb1bd34b271e05fae2549a2a8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add \dotprod.acc (64 bits, unsigned)
  add { $flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial 18'000000000000000000 } (64 bits, unsigned)
  add $flatten\dotprod.$mul$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/rtl/dotprod.sv:71$3277.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (50 bits, unsigned)
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6b2e55a5f89bfecc6aebd640439f7b15a0e51965\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$d4fbf181fbf74ad2c33c84c81168c20bdbe88f93\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $adffe.
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~8652 debug messages>

5.33. Executing OPT pass (performing simple optimizations).

5.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~7685 debug messages>

5.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~3615 debug messages>
Removed a total of 1205 cells.

5.33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$22127 ($_SDFFE_PP0P_) from module colorlight_i5 (D = $auto$share.cc:665:make_supercell$11633 [31], Q = \basesoc_spiflash_phy_sr_out [31]).

5.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 2031 unused cells and 9397 unused wires.
<suppressed ~2041 debug messages>

5.33.5. Rerunning OPT passes. (Removed registers in this run.)

5.33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~13 debug messages>

5.33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$22617 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.B_AND_S [55], Q = \csr_bankarray_interface6_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22616 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.B_AND_S [54], Q = \csr_bankarray_interface6_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22615 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.B_AND_S [53], Q = \csr_bankarray_interface6_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22614 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.B_AND_S [52], Q = \csr_bankarray_interface6_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22613 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.B_AND_S [51], Q = \csr_bankarray_interface6_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22612 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.B_AND_S [50], Q = \csr_bankarray_interface6_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22611 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [1], Q = \csr_bankarray_interface6_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22610 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6272.Y_B [0], Q = \csr_bankarray_interface6_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22609 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [31], Q = \csr_bankarray_interface5_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22608 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [30], Q = \csr_bankarray_interface5_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22607 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [29], Q = \csr_bankarray_interface5_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22606 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [28], Q = \csr_bankarray_interface5_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22605 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [27], Q = \csr_bankarray_interface5_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22604 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [26], Q = \csr_bankarray_interface5_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22603 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [25], Q = \csr_bankarray_interface5_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22602 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [24], Q = \csr_bankarray_interface5_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22601 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [23], Q = \csr_bankarray_interface5_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22600 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [22], Q = \csr_bankarray_interface5_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22599 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [21], Q = \csr_bankarray_interface5_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22598 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [20], Q = \csr_bankarray_interface5_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22597 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [19], Q = \csr_bankarray_interface5_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22596 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [18], Q = \csr_bankarray_interface5_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22595 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [17], Q = \csr_bankarray_interface5_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22594 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [16], Q = \csr_bankarray_interface5_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22593 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [15], Q = \csr_bankarray_interface5_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22592 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [14], Q = \csr_bankarray_interface5_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22591 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [13], Q = \csr_bankarray_interface5_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22590 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [12], Q = \csr_bankarray_interface5_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22589 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [11], Q = \csr_bankarray_interface5_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22588 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [10], Q = \csr_bankarray_interface5_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22587 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [9], Q = \csr_bankarray_interface5_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22586 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [8], Q = \csr_bankarray_interface5_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22585 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [7], Q = \csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22584 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [6], Q = \csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22583 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [5], Q = \csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22582 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [4], Q = \csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22581 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [3], Q = \csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22580 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [2], Q = \csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22579 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [1], Q = \csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22578 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6299.Y_B [0], Q = \csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22577 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.B_AND_S [63], Q = \csr_bankarray_interface4_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22576 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.B_AND_S [62], Q = \csr_bankarray_interface4_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22575 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.B_AND_S [61], Q = \csr_bankarray_interface4_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22574 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.B_AND_S [60], Q = \csr_bankarray_interface4_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22573 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.B_AND_S [59], Q = \csr_bankarray_interface4_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22572 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.B_AND_S [58], Q = \csr_bankarray_interface4_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22571 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.B_AND_S [57], Q = \csr_bankarray_interface4_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22570 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.B_AND_S [56], Q = \csr_bankarray_interface4_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22569 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [23], Q = \csr_bankarray_interface4_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22568 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [22], Q = \csr_bankarray_interface4_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22567 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [21], Q = \csr_bankarray_interface4_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22566 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [20], Q = \csr_bankarray_interface4_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22565 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [19], Q = \csr_bankarray_interface4_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22564 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [18], Q = \csr_bankarray_interface4_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22563 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [17], Q = \csr_bankarray_interface4_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22562 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [16], Q = \csr_bankarray_interface4_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22561 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [15], Q = \csr_bankarray_interface4_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22560 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [14], Q = \csr_bankarray_interface4_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22559 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [13], Q = \csr_bankarray_interface4_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22558 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [12], Q = \csr_bankarray_interface4_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22557 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [11], Q = \csr_bankarray_interface4_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22556 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [10], Q = \csr_bankarray_interface4_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22555 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [9], Q = \csr_bankarray_interface4_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22554 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [8], Q = \csr_bankarray_interface4_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22553 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [7], Q = \csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22552 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [6], Q = \csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22551 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [5], Q = \csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22550 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [4], Q = \csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22549 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [3], Q = \csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22548 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [2], Q = \csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22547 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [1], Q = \csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22546 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6320.Y_B [0], Q = \csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22545 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [31], Q = \csr_bankarray_interface3_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22544 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [30], Q = \csr_bankarray_interface3_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22543 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [29], Q = \csr_bankarray_interface3_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22542 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [28], Q = \csr_bankarray_interface3_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22541 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [27], Q = \csr_bankarray_interface3_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22540 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [26], Q = \csr_bankarray_interface3_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22539 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [25], Q = \csr_bankarray_interface3_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22538 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [24], Q = \csr_bankarray_interface3_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22537 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [23], Q = \csr_bankarray_interface3_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22536 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [22], Q = \csr_bankarray_interface3_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22535 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [21], Q = \csr_bankarray_interface3_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22534 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [20], Q = \csr_bankarray_interface3_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22533 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [19], Q = \csr_bankarray_interface3_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22532 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [18], Q = \csr_bankarray_interface3_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22531 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [17], Q = \csr_bankarray_interface3_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22530 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [16], Q = \csr_bankarray_interface3_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22529 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [15], Q = \csr_bankarray_interface3_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22528 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [14], Q = \csr_bankarray_interface3_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22527 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [13], Q = \csr_bankarray_interface3_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22526 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [12], Q = \csr_bankarray_interface3_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22525 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [11], Q = \csr_bankarray_interface3_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22524 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [10], Q = \csr_bankarray_interface3_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22523 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [9], Q = \csr_bankarray_interface3_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22522 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [8], Q = \csr_bankarray_interface3_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22521 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [7], Q = \csr_bankarray_interface3_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22520 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [6], Q = \csr_bankarray_interface3_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22519 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [5], Q = \csr_bankarray_interface3_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22518 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [4], Q = \csr_bankarray_interface3_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22517 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [3], Q = \csr_bankarray_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22516 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [2], Q = \csr_bankarray_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22515 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [1], Q = \csr_bankarray_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22514 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6341.Y_B [0], Q = \csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22513 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [31], Q = \csr_bankarray_interface1_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22512 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [30], Q = \csr_bankarray_interface1_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22511 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [29], Q = \csr_bankarray_interface1_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22510 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [28], Q = \csr_bankarray_interface1_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22509 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [27], Q = \csr_bankarray_interface1_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22508 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [26], Q = \csr_bankarray_interface1_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22507 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [25], Q = \csr_bankarray_interface1_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22506 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [24], Q = \csr_bankarray_interface1_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22505 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [23], Q = \csr_bankarray_interface1_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22504 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [22], Q = \csr_bankarray_interface1_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22503 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [21], Q = \csr_bankarray_interface1_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22502 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [20], Q = \csr_bankarray_interface1_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22501 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [19], Q = \csr_bankarray_interface1_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22500 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [18], Q = \csr_bankarray_interface1_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22499 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [17], Q = \csr_bankarray_interface1_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22498 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [16], Q = \csr_bankarray_interface1_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22497 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [15], Q = \csr_bankarray_interface1_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22496 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [14], Q = \csr_bankarray_interface1_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22495 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [13], Q = \csr_bankarray_interface1_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22494 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [12], Q = \csr_bankarray_interface1_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22493 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [11], Q = \csr_bankarray_interface1_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22492 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [10], Q = \csr_bankarray_interface1_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22491 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [9], Q = \csr_bankarray_interface1_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22490 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [8], Q = \csr_bankarray_interface1_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22489 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [7], Q = \csr_bankarray_interface1_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22488 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [6], Q = \csr_bankarray_interface1_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22487 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [5], Q = \csr_bankarray_interface1_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22486 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [4], Q = \csr_bankarray_interface1_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22485 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [3], Q = \csr_bankarray_interface1_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22484 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [2], Q = \csr_bankarray_interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22483 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [1], Q = \csr_bankarray_interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22482 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6365.Y_B [0], Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22481 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [31], Q = \csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22480 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [30], Q = \csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22479 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [29], Q = \csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22478 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [28], Q = \csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22477 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [27], Q = \csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22476 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [26], Q = \csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22475 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [25], Q = \csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22474 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [24], Q = \csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22473 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [23], Q = \csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22472 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [22], Q = \csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22471 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [21], Q = \csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22470 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [20], Q = \csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22469 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [19], Q = \csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22468 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [18], Q = \csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22467 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [17], Q = \csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22466 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [16], Q = \csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22465 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [15], Q = \csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22464 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [14], Q = \csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22463 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [13], Q = \csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22462 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [12], Q = \csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22461 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [11], Q = \csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22460 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [10], Q = \csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22459 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [9], Q = \csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22458 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [8], Q = \csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22457 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [7], Q = \csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22456 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [6], Q = \csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22455 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [5], Q = \csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22454 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [4], Q = \csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22453 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [3], Q = \csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22452 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [2], Q = \csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22451 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [1], Q = \csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22450 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$6378.Y_B [0], Q = \csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21931 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7468.B_AND_S [9], Q = \basesoc_sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21930 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7468.B_AND_S [8], Q = \basesoc_sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21929 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7468.B_AND_S [7], Q = \basesoc_sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21928 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7468.B_AND_S [6], Q = \basesoc_sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21927 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7468.B_AND_S [5], Q = \basesoc_sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21926 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7468.B_AND_S [4], Q = \basesoc_sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21925 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7468.B_AND_S [3], Q = \basesoc_sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21924 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7468.B_AND_S [2], Q = \basesoc_sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21923 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7468.B_AND_S [1], Q = \basesoc_sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21922 ($_SDFF_PP0_) from module colorlight_i5 (D = $procmux$7468.B_AND_S [0], Q = \basesoc_sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21590 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [29], Q = \basesoc_mmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21589 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [28], Q = \basesoc_mmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21588 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [27], Q = \basesoc_mmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21587 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [26], Q = \basesoc_mmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21586 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [25], Q = \basesoc_mmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21585 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [24], Q = \basesoc_mmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21584 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [23], Q = \basesoc_mmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21583 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [22], Q = \basesoc_mmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21582 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [21], Q = \basesoc_mmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21581 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [20], Q = \basesoc_mmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21580 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [19], Q = \basesoc_mmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21579 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [18], Q = \basesoc_mmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21578 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [17], Q = \basesoc_mmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21577 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [16], Q = \basesoc_mmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21576 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [15], Q = \basesoc_mmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21575 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [14], Q = \basesoc_mmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21574 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [13], Q = \basesoc_mmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21573 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [12], Q = \basesoc_mmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21572 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [11], Q = \basesoc_mmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21571 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [10], Q = \basesoc_mmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21570 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [9], Q = \basesoc_mmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21569 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [8], Q = \basesoc_mmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21568 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [7], Q = \basesoc_mmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21567 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [6], Q = \basesoc_mmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21566 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [5], Q = \basesoc_mmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21565 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [4], Q = \basesoc_mmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21564 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [3], Q = \basesoc_mmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21563 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [2], Q = \basesoc_mmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21562 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [1], Q = \basesoc_mmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$21561 ($_DFFE_PP_) from module colorlight_i5 (D = $procmux$9438.Y_B [0], Q = \basesoc_mmap_burst_adr [0], rval = 1'0).

5.33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 208 unused cells and 186 unused wires.
<suppressed ~210 debug messages>

5.33.10. Rerunning OPT passes. (Removed registers in this run.)

5.33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~1026 debug messages>
Removed a total of 342 cells.

5.33.13. Executing OPT_DFF pass (perform DFF optimizations).

5.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 342 unused wires.
<suppressed ~1 debug messages>

5.33.15. Finished fast OPT passes.

5.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.36. Executing TECHMAP pass (map to technology primitives).

5.36.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.36.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~3234 debug messages>

5.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~163 debug messages>

5.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

5.40. Executing ATTRMVCP pass (move or copy attributes).

5.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 16415 unused wires.
<suppressed ~1 debug messages>

5.42. Executing TECHMAP pass (map to technology primitives).

5.42.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

5.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.43. Executing ABC9 pass.

5.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.3. Executing PROC pass (convert processes to netlists).

5.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50630 in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50631'.
  Set init value: \Q = 1'0

5.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50630'.

5.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50631'.
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50630'.
     1/1: $0\Q[0:0]

5.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.\Q' using process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50630'.
  created $adff cell `$procdff$50636' with positive edge clock and positive level reset.

5.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50631'.
Found and cleaned up 1 empty switch in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50630'.
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50630'.
Cleaned up 1 empty switch.

5.43.4. Executing PROC pass (convert processes to netlists).

5.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50644 in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50645'.
  Set init value: \Q = 1'1

5.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50644'.

5.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50645'.
Creating decoders for process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50644'.
     1/1: $0\Q[0:0]

5.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.\Q' using process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50644'.
  created $adff cell `$procdff$50650' with positive edge clock and positive level reset.

5.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50645'.
Found and cleaned up 1 empty switch in `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50644'.
Removing empty process `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50644'.
Cleaned up 1 empty switch.

5.43.5. Executing PROC pass (convert processes to netlists).

5.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50658 in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Removed a total of 0 dead cases.

5.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

5.43.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50659'.
  Set init value: \Q = 1'1

5.43.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50658'.

5.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50659'.
Creating decoders for process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50658'.
     1/1: $0\Q[0:0]

5.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.\Q' using process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50658'.
  created $adff cell `$procdff$50664' with positive edge clock and positive level reset.

5.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:340$50659'.
Found and cleaned up 1 empty switch in `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50658'.
Removing empty process `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$50658'.
Cleaned up 1 empty switch.

5.43.6. Executing PROC pass (convert processes to netlists).

5.43.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50682'.
Cleaned up 1 empty switch.

5.43.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50683 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

5.43.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

5.43.6.4. Executing PROC_INIT pass (extract init attributes).

5.43.6.5. Executing PROC_ARST pass (detect async resets in processes).

5.43.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

5.43.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50683'.
     1/3: $1$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50681_EN[3:0]$50687
     2/3: $1$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50681_DATA[3:0]$50688
     3/3: $1$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50681_ADDR[3:0]$50689
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50682'.

5.43.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50673_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50665_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50674_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50678_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50670_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50679_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50666_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50675_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50671_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50680_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50668_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50669_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50677_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50672_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50667_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$50676_EN' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
No latch inferred for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' from process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50682'.

5.43.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50681_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50683'.
  created $dff cell `$procdff$50733' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50681_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50683'.
  created $dff cell `$procdff$50734' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$50681_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50683'.
  created $dff cell `$procdff$50735' with positive edge clock.

5.43.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.43.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:205$50707'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50683'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$50683'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$50682'.
Cleaned up 1 empty switch.

5.43.7. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$simplemap.cc:46:simplemap_not$36054 $auto$ff.cc:266:slice$30501 $auto$ff.cc:266:slice$30499 $auto$ff.cc:266:slice$30497 $auto$simplemap.cc:157:simplemap_reduce$27597 $auto$ff.cc:266:slice$30498 $auto$simplemap.cc:157:simplemap_reduce$27598 $auto$ff.cc:266:slice$30500 $auto$simplemap.cc:227:simplemap_lognot$27604 $auto$simplemap.cc:157:simplemap_reduce$27602 $auto$simplemap.cc:157:simplemap_reduce$27600 $auto$simplemap.cc:157:simplemap_reduce$27596 $auto$opt_expr.cc:617:replace_const_cells$44723 $auto$ff.cc:266:slice$30496 $auto$simplemap.cc:157:simplemap_reduce$18449 $auto$simplemap.cc:256:simplemap_logbin$27584
Found an SCC: $auto$simplemap.cc:298:simplemap_mux$26010 $auto$opt_expr.cc:617:replace_const_cells$44657 $auto$ff.cc:266:slice$25438 $auto$dfflegalize.cc:941:flip_pol$47231 $auto$simplemap.cc:256:simplemap_logbin$27369
Found an SCC: $auto$simplemap.cc:227:simplemap_lognot$27849 $auto$simplemap.cc:256:simplemap_logbin$27850 $auto$ff.cc:266:slice$30423 $auto$simplemap.cc:157:simplemap_reduce$18523 $auto$simplemap.cc:256:simplemap_logbin$27482 $auto$simplemap.cc:157:simplemap_reduce$27486 $auto$simplemap.cc:298:simplemap_mux$25307 $auto$simplemap.cc:298:simplemap_mux$25306 $auto$ff.cc:266:slice$30348 $auto$simplemap.cc:157:simplemap_reduce$18466 $auto$simplemap.cc:256:simplemap_logbin$27848 $auto$simplemap.cc:298:simplemap_mux$25295 $auto$simplemap.cc:157:simplemap_reduce$31682 $auto$simplemap.cc:298:simplemap_mux$25442 $auto$ff.cc:266:slice$30215 $auto$simplemap.cc:157:simplemap_reduce$17567 $auto$simplemap.cc:298:simplemap_mux$25437 $auto$simplemap.cc:157:simplemap_reduce$29017 $auto$simplemap.cc:157:simplemap_reduce$29015 $auto$simplemap.cc:298:simplemap_mux$25310 $auto$simplemap.cc:256:simplemap_logbin$27841 $auto$simplemap.cc:256:simplemap_logbin$27843 $auto$simplemap.cc:298:simplemap_mux$25920 $auto$simplemap.cc:298:simplemap_mux$25919
Found an SCC: $auto$ff.cc:266:slice$22634 $auto$ff.cc:266:slice$22636 $auto$simplemap.cc:198:logic_reduce$15620 $auto$ff.cc:266:slice$22637 $auto$ff.cc:266:slice$22640 $auto$simplemap.cc:198:logic_reduce$15622 $auto$ff.cc:266:slice$22641 $auto$ff.cc:266:slice$22643 $auto$ff.cc:266:slice$22644 $auto$ff.cc:266:slice$22626 $auto$ff.cc:266:slice$22632 $auto$simplemap.cc:198:logic_reduce$15615 $auto$ff.cc:266:slice$22627 $auto$ff.cc:266:slice$22628 $auto$simplemap.cc:198:logic_reduce$15626 $auto$simplemap.cc:198:logic_reduce$15616 $auto$ff.cc:266:slice$22629 $auto$ff.cc:266:slice$22630 $auto$simplemap.cc:198:logic_reduce$15617 $auto$ff.cc:266:slice$22631 $auto$simplemap.cc:198:logic_reduce$15632 $auto$simplemap.cc:198:logic_reduce$15627 $auto$simplemap.cc:198:logic_reduce$15618 $auto$ff.cc:266:slice$22633 $auto$simplemap.cc:198:logic_reduce$15628 $auto$simplemap.cc:198:logic_reduce$15619 $auto$ff.cc:266:slice$22635 $auto$ff.cc:266:slice$22638 $auto$simplemap.cc:198:logic_reduce$15635 $auto$simplemap.cc:198:logic_reduce$15633 $auto$simplemap.cc:198:logic_reduce$15629 $auto$simplemap.cc:198:logic_reduce$15621 $auto$ff.cc:266:slice$22639 $auto$simplemap.cc:198:logic_reduce$15623 $auto$ff.cc:266:slice$22642 $auto$simplemap.cc:198:logic_reduce$15637 $auto$simplemap.cc:198:logic_reduce$15630 $auto$simplemap.cc:198:logic_reduce$15624 $auto$ff.cc:266:slice$22645 $auto$simplemap.cc:157:simplemap_reduce$23437 $auto$simplemap.cc:46:simplemap_not$17025 $auto$simplemap.cc:106:simplemap_bitop$15321 $auto$simplemap.cc:46:simplemap_not$15320 $auto$simplemap.cc:298:simplemap_mux$21332
Found an SCC: $auto$ff.cc:266:slice$22061 $auto$ff.cc:266:slice$22060 $auto$ff.cc:266:slice$22059 $auto$ff.cc:266:slice$22058 $auto$ff.cc:266:slice$22057 $auto$ff.cc:266:slice$22056 $auto$ff.cc:266:slice$22055 $auto$alumacc.cc:495:replace_alu$11672.slice[6].ccu2c_i $auto$alumacc.cc:495:replace_alu$11672.slice[4].ccu2c_i $auto$alumacc.cc:495:replace_alu$11672.slice[2].ccu2c_i $auto$alumacc.cc:495:replace_alu$11672.slice[0].ccu2c_i $auto$ff.cc:266:slice$22054 $auto$simplemap.cc:157:simplemap_reduce$15027 $auto$simplemap.cc:157:simplemap_reduce$15025
Found an SCC: $auto$ff.cc:266:slice$21799 $auto$simplemap.cc:157:simplemap_reduce$17312 $auto$simplemap.cc:106:simplemap_bitop$16182 $auto$simplemap.cc:157:simplemap_reduce$34118 $auto$simplemap.cc:106:simplemap_bitop$34099 $auto$simplemap.cc:298:simplemap_mux$20579 $auto$ff.cc:266:slice$21754 $auto$simplemap.cc:106:simplemap_bitop$32009 $auto$simplemap.cc:46:simplemap_not$16568 $auto$simplemap.cc:298:simplemap_mux$32056 $auto$simplemap.cc:298:simplemap_mux$34081 $auto$simplemap.cc:157:simplemap_reduce$34120 $auto$simplemap.cc:106:simplemap_bitop$31929 $auto$simplemap.cc:106:simplemap_bitop$16572 $auto$simplemap.cc:106:simplemap_bitop$16571 $auto$simplemap.cc:46:simplemap_not$16570 $auto$simplemap.cc:106:simplemap_bitop$16569 $auto$simplemap.cc:106:simplemap_bitop$16567 $auto$simplemap.cc:298:simplemap_mux$31936 $auto$simplemap.cc:298:simplemap_mux$34173 $auto$simplemap.cc:157:simplemap_reduce$34180 $auto$simplemap.cc:106:simplemap_bitop$34108 $auto$simplemap.cc:106:simplemap_bitop$16241 $auto$ff.cc:266:slice$21751 $auto$simplemap.cc:157:simplemap_reduce$17343 $auto$simplemap.cc:106:simplemap_bitop$16190 $auto$simplemap.cc:106:simplemap_bitop$16181 $auto$simplemap.cc:106:simplemap_bitop$16667 $auto$ff.cc:266:slice$21850 $auto$simplemap.cc:157:simplemap_reduce$17632 $auto$simplemap.cc:106:simplemap_bitop$16282 $auto$simplemap.cc:157:simplemap_reduce$34207 $auto$simplemap.cc:106:simplemap_bitop$34204 $auto$simplemap.cc:298:simplemap_mux$20468 $auto$ff.cc:266:slice$21805 $auto$simplemap.cc:106:simplemap_bitop$32008 $auto$simplemap.cc:46:simplemap_not$16592 $auto$simplemap.cc:298:simplemap_mux$32083 $auto$simplemap.cc:298:simplemap_mux$34202 $auto$simplemap.cc:157:simplemap_reduce$34209 $auto$simplemap.cc:106:simplemap_bitop$31928 $auto$simplemap.cc:106:simplemap_bitop$16612 $auto$simplemap.cc:106:simplemap_bitop$16596 $auto$simplemap.cc:106:simplemap_bitop$16595 $auto$simplemap.cc:46:simplemap_not$16594 $auto$simplemap.cc:106:simplemap_bitop$16593 $auto$simplemap.cc:106:simplemap_bitop$16591 $auto$simplemap.cc:298:simplemap_mux$31943 $auto$simplemap.cc:106:simplemap_bitop$31816 $auto$simplemap.cc:106:simplemap_bitop$16613 $auto$simplemap.cc:298:simplemap_mux$34222 $auto$simplemap.cc:157:simplemap_reduce$34357 $auto$simplemap.cc:106:simplemap_bitop$34205 $auto$simplemap.cc:106:simplemap_bitop$16335 $auto$ff.cc:266:slice$21802 $auto$simplemap.cc:157:simplemap_reduce$17642 $auto$simplemap.cc:106:simplemap_bitop$16284 $auto$simplemap.cc:106:simplemap_bitop$16281 $auto$simplemap.cc:106:simplemap_bitop$16678 $auto$ff.cc:266:slice$21901 $auto$simplemap.cc:157:simplemap_reduce$16663 $auto$simplemap.cc:106:simplemap_bitop$16371 $auto$simplemap.cc:157:simplemap_reduce$35227 $auto$simplemap.cc:106:simplemap_bitop$35224 $auto$simplemap.cc:298:simplemap_mux$20355 $auto$ff.cc:266:slice$21856 $auto$simplemap.cc:157:simplemap_reduce$32013 $auto$simplemap.cc:157:simplemap_reduce$32011 $auto$simplemap.cc:106:simplemap_bitop$32003 $auto$simplemap.cc:46:simplemap_not$16616 $auto$simplemap.cc:298:simplemap_mux$32183 $auto$simplemap.cc:298:simplemap_mux$35210 $auto$simplemap.cc:157:simplemap_reduce$35229 $auto$simplemap.cc:157:simplemap_reduce$31933 $auto$simplemap.cc:157:simplemap_reduce$31931 $auto$simplemap.cc:106:simplemap_bitop$31927 $auto$simplemap.cc:106:simplemap_bitop$16636 $auto$simplemap.cc:106:simplemap_bitop$16620 $auto$simplemap.cc:106:simplemap_bitop$16619 $auto$simplemap.cc:46:simplemap_not$16618 $auto$simplemap.cc:106:simplemap_bitop$16617 $auto$simplemap.cc:106:simplemap_bitop$16615 $auto$simplemap.cc:298:simplemap_mux$31954 $auto$simplemap.cc:157:simplemap_reduce$31819 $auto$simplemap.cc:106:simplemap_bitop$31815 $auto$simplemap.cc:106:simplemap_bitop$16637 $auto$simplemap.cc:298:simplemap_mux$35472 $auto$simplemap.cc:157:simplemap_reduce$35506 $auto$simplemap.cc:106:simplemap_bitop$35225 $auto$simplemap.cc:106:simplemap_bitop$16425 $auto$ff.cc:266:slice$21853 $auto$simplemap.cc:157:simplemap_reduce$16711 $auto$simplemap.cc:106:simplemap_bitop$16374 $auto$simplemap.cc:106:simplemap_bitop$16370 $auto$simplemap.cc:106:simplemap_bitop$16696 $auto$ff.cc:266:slice$21910 $auto$simplemap.cc:157:simplemap_reduce$24086 $auto$simplemap.cc:106:simplemap_bitop$16463 $auto$simplemap.cc:157:simplemap_reduce$32039 $auto$simplemap.cc:106:simplemap_bitop$32028 $auto$simplemap.cc:298:simplemap_mux$20231 $auto$ff.cc:266:slice$21907 $auto$simplemap.cc:46:simplemap_not$16527 $auto$simplemap.cc:298:simplemap_mux$20162 $auto$simplemap.cc:298:simplemap_mux$32002 $auto$simplemap.cc:46:simplemap_not$16640 $auto$simplemap.cc:298:simplemap_mux$32190 $auto$simplemap.cc:298:simplemap_mux$32026 $auto$simplemap.cc:157:simplemap_reduce$32041 $auto$simplemap.cc:298:simplemap_mux$20163 $auto$simplemap.cc:298:simplemap_mux$31926 $auto$simplemap.cc:106:simplemap_bitop$16660 $auto$simplemap.cc:106:simplemap_bitop$16644 $auto$simplemap.cc:106:simplemap_bitop$16643 $auto$simplemap.cc:46:simplemap_not$16642 $auto$simplemap.cc:106:simplemap_bitop$16641 $auto$simplemap.cc:106:simplemap_bitop$16639 $auto$simplemap.cc:298:simplemap_mux$31973 $auto$simplemap.cc:106:simplemap_bitop$16661 $auto$simplemap.cc:298:simplemap_mux$32196 $auto$simplemap.cc:157:simplemap_reduce$32206 $auto$simplemap.cc:106:simplemap_bitop$32033 $auto$simplemap.cc:106:simplemap_bitop$16522 $auto$ff.cc:266:slice$21904 $auto$simplemap.cc:157:simplemap_reduce$24103 $auto$simplemap.cc:106:simplemap_bitop$16464 $auto$simplemap.cc:106:simplemap_bitop$16462 $auto$simplemap.cc:106:simplemap_bitop$16707 $auto$simplemap.cc:106:simplemap_bitop$16524 $auto$simplemap.cc:298:simplemap_mux$20157 $auto$simplemap.cc:106:simplemap_bitop$16726 $auto$simplemap.cc:106:simplemap_bitop$16725 $auto$simplemap.cc:46:simplemap_not$16724 $auto$simplemap.cc:106:simplemap_bitop$16528 $auto$simplemap.cc:106:simplemap_bitop$16526 $auto$simplemap.cc:46:simplemap_not$16525 $auto$simplemap.cc:298:simplemap_mux$20164 $auto$simplemap.cc:298:simplemap_mux$31814 $auto$simplemap.cc:157:simplemap_reduce$31821 $auto$simplemap.cc:106:simplemap_bitop$31817 $auto$simplemap.cc:106:simplemap_bitop$16589 $auto$simplemap.cc:106:simplemap_bitop$16588
Found an SCC: $auto$simplemap.cc:256:simplemap_logbin$23824 $auto$ff.cc:266:slice$24189 $auto$simplemap.cc:157:simplemap_reduce$22656 $auto$simplemap.cc:256:simplemap_logbin$23823
Found an SCC: $auto$ff.cc:266:slice$22004 $auto$ff.cc:266:slice$22002 $auto$simplemap.cc:198:logic_reduce$16136 $auto$ff.cc:266:slice$22003 $auto$simplemap.cc:198:logic_reduce$16135 $auto$ff.cc:266:slice$22001 $auto$ff.cc:266:slice$21999 $auto$simplemap.cc:198:logic_reduce$16139 $auto$simplemap.cc:198:logic_reduce$16134 $auto$ff.cc:266:slice$22000 $auto$ff.cc:266:slice$21998 $auto$ff.cc:266:slice$21996 $auto$simplemap.cc:198:logic_reduce$16133 $auto$ff.cc:266:slice$21997 $auto$simplemap.cc:227:simplemap_lognot$16144 $auto$simplemap.cc:198:logic_reduce$16143 $auto$simplemap.cc:198:logic_reduce$16141 $auto$simplemap.cc:198:logic_reduce$16138 $auto$simplemap.cc:198:logic_reduce$16132 $auto$ff.cc:266:slice$21995 $auto$simplemap.cc:157:simplemap_reduce$15054
Found an SCC: $auto$ff.cc:266:slice$22429 $auto$ff.cc:266:slice$22427 $auto$ff.cc:266:slice$22426 $auto$simplemap.cc:198:logic_reduce$15859 $auto$ff.cc:266:slice$22428 $auto$simplemap.cc:198:logic_reduce$15860 $auto$ff.cc:266:slice$22430 $auto$ff.cc:266:slice$22431 $auto$ff.cc:266:slice$22447 $auto$ff.cc:266:slice$22446 $auto$simplemap.cc:198:logic_reduce$15868 $auto$ff.cc:266:slice$22445 $auto$ff.cc:266:slice$22444 $auto$simplemap.cc:198:logic_reduce$15867 $auto$ff.cc:266:slice$22443 $auto$ff.cc:266:slice$22442 $auto$simplemap.cc:198:logic_reduce$15875 $auto$simplemap.cc:198:logic_reduce$15866 $auto$ff.cc:266:slice$22441 $auto$ff.cc:266:slice$22440 $auto$simplemap.cc:198:logic_reduce$15865 $auto$ff.cc:266:slice$22439 $auto$ff.cc:266:slice$22438 $auto$simplemap.cc:198:logic_reduce$15874 $auto$simplemap.cc:198:logic_reduce$15864 $auto$ff.cc:266:slice$22437 $auto$ff.cc:266:slice$22436 $auto$ff.cc:266:slice$22434 $auto$simplemap.cc:198:logic_reduce$15862 $auto$ff.cc:266:slice$22433 $auto$simplemap.cc:198:logic_reduce$15879 $auto$simplemap.cc:198:logic_reduce$15873 $auto$simplemap.cc:198:logic_reduce$15863 $auto$ff.cc:266:slice$22435 $auto$simplemap.cc:198:logic_reduce$15872 $auto$simplemap.cc:198:logic_reduce$15861 $auto$ff.cc:266:slice$22432 $auto$simplemap.cc:198:logic_reduce$15882 $auto$simplemap.cc:198:logic_reduce$15878 $auto$simplemap.cc:198:logic_reduce$15871 $auto$simplemap.cc:198:logic_reduce$15858 $auto$ff.cc:266:slice$22425 $auto$simplemap.cc:198:logic_reduce$15880 $auto$simplemap.cc:198:logic_reduce$15876 $auto$simplemap.cc:198:logic_reduce$15869 $auto$ff.cc:266:slice$22448 $auto$simplemap.cc:227:simplemap_lognot$15886 $auto$simplemap.cc:198:logic_reduce$15885 $auto$simplemap.cc:198:logic_reduce$15883 $auto$ff.cc:266:slice$22449 $auto$simplemap.cc:157:simplemap_reduce$14556
Found an SCC: $auto$ff.cc:266:slice$21976 $auto$opt_expr.cc:617:replace_const_cells$44609 $auto$ff.cc:266:slice$21977 $auto$simplemap.cc:227:simplemap_lognot$18411 $auto$simplemap.cc:157:simplemap_reduce$18409 $auto$simplemap.cc:157:simplemap_reduce$18407 $auto$simplemap.cc:46:simplemap_not$38472 $auto$ff.cc:266:slice$21975 $auto$simplemap.cc:157:simplemap_reduce$15072
Found an SCC: $auto$ff.cc:266:slice$21611 $auto$simplemap.cc:46:simplemap_not$18508 $auto$simplemap.cc:106:simplemap_bitop$15092 $auto$simplemap.cc:46:simplemap_not$15091 $auto$simplemap.cc:106:simplemap_bitop$15090 $auto$simplemap.cc:298:simplemap_mux$19381 $auto$ff.cc:266:slice$21609 FD1S3BX_1
Found 11 SCCs in module colorlight_i5.
Found 11 SCCs.

5.43.8. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.9. Executing TECHMAP pass (map to technology primitives).

5.43.9.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.43.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~172 debug messages>

5.43.10. Executing OPT pass (performing simple optimizations).

5.43.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

5.43.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

5.43.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
  Optimizing cells in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
  Optimizing cells in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

5.43.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF'.
Finding identical cells in module `$paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

5.43.10.6. Executing OPT_DFF pass (perform DFF optimizations).

5.43.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
Finding unused cells or wires in module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF..
Finding unused cells or wires in module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

5.43.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Optimizing module $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.

5.43.10.9. Finished fast OPT passes. (There is nothing left to do.)

5.43.11. Executing TECHMAP pass (map to technology primitives).

5.43.11.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

5.43.11.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
No more expansions possible.
<suppressed ~215 debug messages>

5.43.12. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

5.43.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.43.14. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

5.43.16. Executing TECHMAP pass (map to technology primitives).

5.43.16.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

5.43.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~211 debug messages>

5.43.17. Executing OPT pass (performing simple optimizations).

5.43.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.
<suppressed ~18 debug messages>

5.43.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.43.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.43.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.43.17.6. Executing OPT_DFF pass (perform DFF optimizations).

5.43.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

5.43.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.43.17.9. Rerunning OPT passes. (Maybe there is more to do..)

5.43.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.43.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

5.43.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

5.43.17.13. Executing OPT_DFF pass (perform DFF optimizations).

5.43.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

5.43.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

5.43.17.16. Finished fast OPT passes. (There is nothing left to do.)

5.43.18. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

5.43.19. Executing AIGMAP pass (map logic to AIG).
Module colorlight_i5: replaced 8090 cells with 48118 new cells, skipped 7015 cells.
  replaced 4 cell types:
    4734 $_MUX_
      49 $_ORNOT_
    2772 $_OR_
     535 $_XOR_
  not replaced 20 cell types:
    2176 $_AND_
    1015 $_NOT_
       1 $__ABC9_SCC_BREAKER
       4 $scopeinfo
    2911 TRELLIS_FF
      32 TRELLIS_IO
      49 DP16KD
       8 MULT18X18D
       1 EHXPLLL
       1 USRMCLK
       1 ODDRX1F
       2 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF
      69 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF
      24 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
       1 $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp
     115 $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp
      69 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF
     397 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

5.43.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

5.43.19.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 20804 AND gates and 58971 wires from module `colorlight_i5' to a netlist network with 4049 inputs and 3681 outputs.

5.43.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

5.43.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4049/   3681  and =   17206  lev =   35 (2.75)  mem = 0.40 MB  box = 606  bb = 209
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4049/   3681  and =   22220  lev =   33 (2.10)  mem = 0.46 MB  ch = 2862  box = 606  bb = 209
ABC: cst =       0  cls =   2661  lit =    2862  unused =   22218  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   22220.  Ch =  2661.  Total mem =    5.56 MB. Peak cut mem =    0.44 MB.
ABC: P:  Del = 4121.00.  Ar =   19248.0.  Edge =    24698.  Cut =   260711.  T =     0.06 sec
ABC: P:  Del = 4099.00.  Ar =   18671.0.  Edge =    23942.  Cut =   253816.  T =     0.06 sec
ABC: P:  Del = 4099.00.  Ar =    8223.0.  Edge =    19584.  Cut =   515954.  T =     0.11 sec
ABC: F:  Del = 4099.00.  Ar =    6252.0.  Edge =    17658.  Cut =   422015.  T =     0.10 sec
ABC: A:  Del = 4099.00.  Ar =    5869.0.  Edge =    16120.  Cut =   403208.  T =     0.15 sec
ABC: A:  Del = 4099.00.  Ar =    5834.0.  Edge =    16062.  Cut =   414722.  T =     0.14 sec
ABC: Total time =     0.62 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   4049/   3681  and =   16325  lev =   24 (2.10)  mem = 0.39 MB  box = 606  bb = 209
ABC: Mapping (K=7)  :  lut =   4407  edge =   15808  lev =    8 (1.04)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   24  mem = 0.21 MB
ABC: LUT = 4407 : 2=804 18.2 %  3=1248 28.3 %  4=1485 33.7 %  5=765 17.4 %  6=44 1.0 %  7=61 1.4 %  Ave = 3.59
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 3.50 seconds, total: 3.50 seconds

5.43.19.6. Executing AIGER frontend.
<suppressed ~15472 debug messages>
Removed 25315 unused cells and 39004 unused wires.

5.43.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     4457
ABC RESULTS:   $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp cells:       69
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:       24
ABC RESULTS:   $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp cells:      115
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      397
ABC RESULTS:           input signals:      588
ABC RESULTS:          output signals:      956
Removing temp directory.

5.43.20. Executing TECHMAP pass (map to technology primitives).

5.43.20.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

5.43.20.2. Continuing TECHMAP pass.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp for cells of type $paramod$e370567dc6516c087776b88ca99af8babfbe4768\TRELLIS_FF_$abc9_byp.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000001100 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp for cells of type $paramod$af076f5636a1946fa06372740cea4bb52edddb79\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
No more expansions possible.
<suppressed ~842 debug messages>
Removed 985 unused cells and 67880 unused wires.

5.44. Executing TECHMAP pass (map to technology primitives).

5.44.1. Executing Verilog-2005 frontend: /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
verilog frontend filename /home/joao/AppsUserWork/LiteX/oss-cad-suite-linux-x64-20250929/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$6de60d988200bd127d6b8c2257ea2b0cf34a2c06\$lut for cells of type $lut.
Using template $paramod$49b4d47dab45283a5bca35b8996da0a3c24bef1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110110 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$83c8311f146f717f3715cc2d1754abb9de659b45\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$bc896f33529b2806216a9bbed35acb8525ebf80b\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$6dbbd23ebc1f6c14e7875f941d268d34f7f03613\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$8bbdcadb792d2b537f599c88d815f47d53e722a6\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$cdd4bcc2ef8e4b955c454c712686d1f671040c92\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$806b462013d38812a9870bed4f1150b087deac90\$lut for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod$1e39ca2379f3c7903398eeef398f4c5adf55434c\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$6e64c13666511ae2ccc90ab6ddaf8be09bda5af2\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$78f7947ae337a051615733b2fa454c0357bec753\$lut for cells of type $lut.
Using template $paramod$de693318719afcf63798e934d05d49bc075165a8\$lut for cells of type $lut.
Using template $paramod$9ad966f8b80ae6790a84cd450a539712e2f585bc\$lut for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod$808abaa0576bd7adae1a7f92c673d2420dcdad27\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$e7b49846cc8781ad6d32602fac5efbbba9d2b2d1\$lut for cells of type $lut.
Using template $paramod$9cc51547ab44a72dd506ee5bb84a864365a103da\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$c7754eeb17b54dfe53ea4a973db3714d78ced2f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$06c50f3350aba33f5d4efc969d3a1f3880f8fb95\$lut for cells of type $lut.
Using template $paramod$240307bbace6557f3d46ac64c87ca4d697801fc3\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$c9e02669198d3a7af63d21569658ba16c301be66\$lut for cells of type $lut.
Using template $paramod$dc80e74b9623b8a802ef4b5162559616e5ac1cef\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$e6f6c0e4217c8e5f63922112eeac136d98b65d10\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$3d6862f8c7117781e38ba486e69c39a429aed803\$lut for cells of type $lut.
Using template $paramod$ffccfa1215cc151341686b1f3b871461345a7d3b\$lut for cells of type $lut.
Using template $paramod$0189d933eed523b159b35d60915e80e53d803bc2\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$e197e162644f13ba3d6def1b385f7543969ee569\$lut for cells of type $lut.
Using template $paramod$a50983bc2d916c31a7d4beac5feb90028d16502d\$lut for cells of type $lut.
Using template $paramod$ab3d93f1fcab7eb90dc7107a6f542304d3ebcc5b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$0df8124af9086d2a1c34fc9608da03638b70c733\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$2bbec90035bea8ace991b30dd6d61930d1c61b49\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$3cbeb0c9c05219076d15c80ba61981b72b36edc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$3a85cae28c5fd35e528eb8d8926ebcec25d340cb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110011 for cells of type $lut.
Using template $paramod$f610396a8c1614f373f4d73e3d1e988bc93e396c\$lut for cells of type $lut.
Using template $paramod$660a72f63d46a844bb0ddab189b65027c878fc6b\$lut for cells of type $lut.
Using template $paramod$e43cf397dfcb622b9170fab515cb81408361b570\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$63dfb5d507c3c0842cdb02014ffa50dbe5770b84\$lut for cells of type $lut.
Using template $paramod$556f1f8248d46fa51b5b76abd5030284b37d6d0e\$lut for cells of type $lut.
Using template $paramod$eff2fb650689ee612e284598807b6d9d9dbfb192\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$7d7d10d01ad0b0f84c295373b1fe3864889e6539\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$eeea089431e54644147af2c573dc3d2eca0e3b09\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$e46703b423a661cd7d311c41833ea655969702cc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$94c70029b59b2a63b6f95f15f7332063b82a4049\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod$3da0e6fdcd5c28ed1f685b01cb0b7964b91766a4\$lut for cells of type $lut.
Using template $paramod$c944fccb8ce4e62066c5197eef11fc01ac7861c5\$lut for cells of type $lut.
Using template $paramod$3695d535bd5e07ddddab7096eefa3ec858c59e82\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$cbf0a50c953b6a4c7e5a4cf3ec7fcd294af3c37d\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$fa45f28daf300aaa781ee4b9baa5ce968b1d8c66\$lut for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$35059585e93e18989247e13034fd6a1ce4de9957\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$94cac50d1bd1ce1a3a6aebd1662e23b5be8abe07\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$8f05ccf5c6dea013219df3c40de29317b3797113\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$3fa2c0c7c5b627eb96459909f2ad868d65e6ac08\$lut for cells of type $lut.
Using template $paramod$e253ac66462c8a22f75a6323ed00b0d275ebc3e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$93d76e007098c6f6075be768abeacda4627e26ab\$lut for cells of type $lut.
Using template $paramod$fa21b383fa5ec76836a183aedef638429ee498e8\$lut for cells of type $lut.
Using template $paramod$c328927aeeb38d9f70efc10a4d50825d27e90396\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$b0671b49e1f2a990b311ec9b2a7ade24d0451cee\$lut for cells of type $lut.
Using template $paramod$ba7b4568c306470a7f204c239212739869e234a1\$lut for cells of type $lut.
Using template $paramod$7cf1a73e0ae63a41670f715b833963fbd8dcaa17\$lut for cells of type $lut.
Using template $paramod$31ea2d6383111ae9716c91ed706836a45d1a3ea3\$lut for cells of type $lut.
Using template $paramod$2014354416722209de7d48370ab008bc2278a034\$lut for cells of type $lut.
Using template $paramod$87cad75e5228984b6c2387055450005570b7eea8\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$1578333f1a5078051b84dbcbad362e8087bf5284\$lut for cells of type $lut.
Using template $paramod$2c01c78b93f77b5e79eae85526677e695be05a34\$lut for cells of type $lut.
Using template $paramod$109987d365962408493bd7b1942d41daf77ce03a\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$433ab61f61715cd204bc13ff6f729cc0aa9f3659\$lut for cells of type $lut.
Using template $paramod$97208951e215f90b4f6395abe0e3212702ec5317\$lut for cells of type $lut.
Using template $paramod$a1d56211abfa1aaa7a2cc9b3a3197892923d914b\$lut for cells of type $lut.
Using template $paramod$b10362b71f0fae22c5be855d27fcefe2e81551bf\$lut for cells of type $lut.
Using template $paramod$366b24b1b7f97168084763dbbda4416d4b1365f2\$lut for cells of type $lut.
Using template $paramod$34d8179c3f4e5c9b014184678126740a73fec819\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$4bc24ec794e24eb04010f8c8e3d62378a3ea7bd1\$lut for cells of type $lut.
Using template $paramod$7425d6b117f514d343b9172026ed9ca0b449e677\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$3903b928bd3857b507f87213cb729ccd31581d43\$lut for cells of type $lut.
Using template $paramod$3d195e6340fb4ccd83ff22df2e0bf19795a9b4e7\$lut for cells of type $lut.
Using template $paramod$f7c513d7fb312b4781d125043c91e24f75281b19\$lut for cells of type $lut.
Using template $paramod$247b9f770cbc5fb75c0d8b7d5cd0d69ef97e8a15\$lut for cells of type $lut.
Using template $paramod$ff58554493773336c4e06dc62f25c37448f98c7b\$lut for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$65ded9066c2ba0c381446d7e483a87d0bcfafbb2\$lut for cells of type $lut.
Using template $paramod$c0e395c2d0dfbafa147a6aae7cfc1897ce26affb\$lut for cells of type $lut.
Using template $paramod$7349b8213f82c3cd771c65601300182c2fb68b95\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$4a8554d0a765102353ca9705f6a3cc329f4379e7\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$648ce166957c5dcd8d75538f2838aff3c0361793\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$b9ae2725032d016e61ed1b354a201a6f6dd7b642\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$a73e5affe093cbfcf0d2b43eb8fbeac4ea474b24\$lut for cells of type $lut.
Using template $paramod$dd48a842c60a161aab1ef73996d27f5fc6d9a963\$lut for cells of type $lut.
Using template $paramod$4da2968a38813be585b46e20e9ee8670b201e6eb\$lut for cells of type $lut.
Using template $paramod$234997bee759301806c8ada31f0c044884c8f8c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$1850f1a81242d47ba0eb5fb3eac1922b18bd2e8c\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod$b83f4a21de67066a01d67e0f01738171ee1ff3d8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$42631b28d876be4534929a15be8a630efb8befa4\$lut for cells of type $lut.
Using template $paramod$cf285921352d28b4fdf420bf8bc825fac728b83a\$lut for cells of type $lut.
Using template $paramod$eced46750b43aa9efabd63e9db30cd976a863157\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$4cc49515fcb1e24de9fe6415118adaee807628ae\$lut for cells of type $lut.
Using template $paramod$c09090d58c8463fd793e0a58775cb7f82b6e36b1\$lut for cells of type $lut.
Using template $paramod$62068df6e5d05af597cb5d6516b3ccdf992fe51a\$lut for cells of type $lut.
Using template $paramod$dd1e8f183ce10c5bd206bcba182fc34224377992\$lut for cells of type $lut.
Using template $paramod$461cadc1bd5a9a618782c453f75bb6c15ef2c050\$lut for cells of type $lut.
Using template $paramod$783fe8a604bba9ba610149dbdf49ed1180e65a42\$lut for cells of type $lut.
Using template $paramod$5e2c4e05bbdd2eaa20212f01bb8e88597c0f6680\$lut for cells of type $lut.
Using template $paramod$d1a65238d1d26cbae1840d4ea857dd4384632f9a\$lut for cells of type $lut.
Using template $paramod$ea474c71a7a9bb027676021008daefb4ecbb4eb1\$lut for cells of type $lut.
Using template $paramod$02f222530db39a8a31d75f48a5f0ca4b0932388c\$lut for cells of type $lut.
Using template $paramod$d20a26397d8866f1f307b19faba908e40a4877b6\$lut for cells of type $lut.
Using template $paramod$5d11fa5a723777f6e4ec1f977abf350e7db23a19\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$3aaadb0814a01ab906e9f61471ccbb5cc329ab6a\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$81ec95f050ffd47f45b0a0d3869012cd21c2f3fa\$lut for cells of type $lut.
Using template $paramod$47036b47b5446f356ffc2b22bdfbc0bcb4ac1ae2\$lut for cells of type $lut.
Using template $paramod$4ba419d68b7cef68e81d1bd25c6bd8d541608a46\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$0e8989d2170d6d10309351057473b5f1700857f7\$lut for cells of type $lut.
Using template $paramod$1d9ffeb9580946c281cb11813323b528b2d63863\$lut for cells of type $lut.
Using template $paramod$949912d41b6703327b37a3cbe8a7a7bc923219b7\$lut for cells of type $lut.
Using template $paramod$48b59a2cc8eb78ed21ce341ecba9ed18b61dd240\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$b651ba58dbd07113d4998590c2fbad2e968f53d5\$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$137b61c8589fa863fc01a909a97d90db9cbca85e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$e4b34956f7c1277b2424764cb8c3c51585d90eaf\$lut for cells of type $lut.
Using template $paramod$55899bbc3890f7f279cb176a0b0f1c9447266c71\$lut for cells of type $lut.
Using template $paramod$d5c59a4e8fd72ba45fa22eb83c4fa07df018d351\$lut for cells of type $lut.
Using template $paramod$9b4b1f2857264e105f7d34148aca055a10b18f12\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$b07fe290eac10a96dd19cb2f8c3c28f1ce2b2758\$lut for cells of type $lut.
Using template $paramod$aabd7471e271b32a66521313541174fbb89658ea\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$d7455ad343353a4667615f6b03c59ec6b741e265\$lut for cells of type $lut.
Using template $paramod$2300d010a1c9c7f79ca2b581dbe59d5785da24c4\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$b45bd408e022071431e9cdef9f4acc7dde296829\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$838c6279aad9ed04cb1fe332e1a9455a4f006458\$lut for cells of type $lut.
Using template $paramod$3d98cbd933baee327b5d76a0c6e6cddc5563d2bd\$lut for cells of type $lut.
Using template $paramod$55416507160c111f57efebd23dc818043c5bafee\$lut for cells of type $lut.
Using template $paramod$515852a245f8ad4469d4293cc725dbc2b46ad0d4\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$233fbc92387086e52d615daac174cde64ececd91\$lut for cells of type $lut.
Using template $paramod$ddc6f4fe74ed36832c5cee6594285c38523f3d9c\$lut for cells of type $lut.
Using template $paramod$f2572bd04939189aaa86d3f24d7686c9392b7e1b\$lut for cells of type $lut.
Using template $paramod$33b72718c79847c9c03c134c7bec663dbf06983b\$lut for cells of type $lut.
Using template $paramod$acfb36d9d13aca7dc4182567ecfbcda5ff3345c0\$lut for cells of type $lut.
Using template $paramod$be7d285839094089bcbdd4b65d5f43a5485b6e28\$lut for cells of type $lut.
Using template $paramod$c9b834dc9c2f376b2a44311c706cb34f7f0a4014\$lut for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$d909494d67d7075f17a422f7cb5526f6d6564ea6\$lut for cells of type $lut.
Using template $paramod$8d41622da0aa87c171e3ad24745637a8e540bedc\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$efc60783c939ae41b2f3555af407b17c007b27f8\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$cb2c426079712a22d90e9c5459fc1762b030e749\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$59852051316309b389ae75d0b8a2b6b8b24adbec\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$bca783e8c21627910d4baf9f6371d0d9971cc668\$lut for cells of type $lut.
Using template $paramod$5fd4d72058bf901f725cc1c7a646851bff8d4fd9\$lut for cells of type $lut.
Using template $paramod$8ac8a6f561e62e88c5232515eb8b88fc9e6e3bef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$e3df860dd5fd28bee45a6250384fe5acf4782962\$lut for cells of type $lut.
Using template $paramod$c39bbcce81dae514aefd17dbc9fef8e011d41497\$lut for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$a4399ab9ab2086a4dd8377a70187771efe5d8c8a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$192a296232a6c3d4bd1a9353e40aed599d1c828a\$lut for cells of type $lut.
Using template $paramod$4e0dac06d9d9602cfb659e01e0850b77eec5b798\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$383fc202885e362538f58bc7c96e0dc7f2af2ce9\$lut for cells of type $lut.
Using template $paramod$4193f752b62feb0690f3938e21d1fa94f74b60ca\$lut for cells of type $lut.
Using template $paramod$a59854b679c443f21a6748ea460109b8241cb007\$lut for cells of type $lut.
Using template $paramod$a547a3c4ca1ef7398e87dcebcc370c63937cf52a\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$4834046533425f54583d6bd31e49deb63455e1a5\$lut for cells of type $lut.
Using template $paramod$6de442abe246ff8c0692702d40d84ce1c07479d9\$lut for cells of type $lut.
Using template $paramod$3805d2c960ff8143ced45f91b64245ae89250aa0\$lut for cells of type $lut.
Using template $paramod$5e673f80f8cca88ffa0ceb40a3e0e6438f82a100\$lut for cells of type $lut.
Using template $paramod$9e4c57b8c82cc29a4bec0e15a07b68bbe6b2a69d\$lut for cells of type $lut.
Using template $paramod$802937636c830004373e16b327889ec06d3fe50c\$lut for cells of type $lut.
Using template $paramod$1c1208033be3248b429eac87e081dceb4829c767\$lut for cells of type $lut.
Using template $paramod$3836ce793f3ff5c459906cc272379575eca02737\$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$f28aede8a07a53ff316cc6f8627c7d8a2337a88a\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$e3e4230bb990723642112b292aa705ee0cbad0d4\$lut for cells of type $lut.
Using template $paramod$4c29ab73ef6115f45ce623cf0d5a1bd88ed4e7c9\$lut for cells of type $lut.
Using template $paramod$b5babc618720ace64bafddb303d6f59fd10af395\$lut for cells of type $lut.
Using template $paramod$480273aedff341609bb0d70e79d3d629c4101764\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$480d3b9fc7c6a57575657fd8f0dc2a86c4cc650e\$lut for cells of type $lut.
Using template $paramod$b4e9ea3921e02bce0d630933f106608ba1bed76e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$aea822f95ccd4b6aac4e08d291d9001f4393fb57\$lut for cells of type $lut.
Using template $paramod$5eb2943b6d2b97bbf5ee219b6040b79930719060\$lut for cells of type $lut.
Using template $paramod$6023c671e114c4eb0467aa8a0b08e183f33ec2fd\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$7aa8140c7d6de3160b21e7ff84e0f93f69f7fcc6\$lut for cells of type $lut.
Using template $paramod$a6ef2a845efd4ff0d96bc4fd2f06cc3516fa63ff\$lut for cells of type $lut.
Using template $paramod$18b22c584fd5ca35c7219f815a120671d8ca8d39\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$e6d61e5e52018f8d3fe280aad543cad1e662fe83\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$28c0cbe87b33f5243d9d17bf8da3dd9a7a40ef6c\$lut for cells of type $lut.
Using template $paramod$4f750cb34540bad7e8d277dd5bc5ea63e403d272\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$89968a75cd461967ed73db8ea07d0b7442f889e1\$lut for cells of type $lut.
Using template $paramod$9506ecf18c91672f3dae4008b6ad1f2863e8019f\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$f405ee362848dd1a47c58160f854302f6ecf95ff\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$1393cc91c00f9520586619e5992507ad2f55f048\$lut for cells of type $lut.
Using template $paramod$9bfe1886af55ab8065e0fb6a586fb9a29caf058d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$53912dcbc5826d845d0587d283963fad0b753d47\$lut for cells of type $lut.
Using template $paramod$2b29ccbd5fb8b9c557f92ddec1023c75686f32ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$6b2d68f7a41e880df45686f55b7b5d1e9ad53f5c\$lut for cells of type $lut.
Using template $paramod$4c2d04279ee4748090678a0aff253f4f78834e7a\$lut for cells of type $lut.
Using template $paramod$fe8eccdd19a404d0a46e5935fa86cd8a304f0fbe\$lut for cells of type $lut.
Using template $paramod$ee506c85a8998184de0da1fa5abc2a6e0af397f7\$lut for cells of type $lut.
Using template $paramod$4585a98ced921c212f504ab25be6cd25f1839428\$lut for cells of type $lut.
Using template $paramod$dfb2ed29c38b311f8a6e3515e4be552cc8799229\$lut for cells of type $lut.
Using template $paramod$e85adda8ca03c59dd705bd345f58957b5394296c\$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod$b75445e6f12ca134b548f1a334e47ff103467810\$lut for cells of type $lut.
Using template $paramod$a39e9b040c600be8b32ed3010c751970388c7358\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$81018019865ce3c4ae4ecb45a20b7a601d39d0c8\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0\$lut for cells of type $lut.
Using template $paramod$e211c3929b7c4a5a9666180a7619ec6dc9c22584\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$4858f2f6728d8d551b9aa52826bb4133dedf5eab\$lut for cells of type $lut.
Using template $paramod$ed78f27bd1e0e7dec152d0528f14e8b861c45244\$lut for cells of type $lut.
Using template $paramod$23ba03b3f106a8b0f20f18bfebd862b419996ddc\$lut for cells of type $lut.
Using template $paramod$d7c634c964a868577f926c0690c937ab5b147f6e\$lut for cells of type $lut.
Using template $paramod$0abde8141e0e6b04ce534e8505e7bfe8cdc29ccb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$c4fe0d52e4fa3d649d75cb9587992cb08e44f263\$lut for cells of type $lut.
Using template $paramod$fc529edbc71a004b65c9955f02c9b8bcfef67f84\$lut for cells of type $lut.
Using template $paramod$5995d6d099b139e85f99f4dc922eeb853038f669\$lut for cells of type $lut.
Using template $paramod$6d05ee5be4fbc817e6482b590e1831ddde15ffbe\$lut for cells of type $lut.
Using template $paramod$221832ea6a41a3208cd6f3411a952b5811695f4c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$9198ba8adc7fe03eaedb338cf6624c40039bd33d\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$fc6feb7ca0813ec6f9a6e104d2344b22630ad56a\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$fb4ed309581bcd972f41afa8566ae8b9812c7f6c\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$68cb09a5d00037369a2af39e1778bf17484c020a\$lut for cells of type $lut.
Using template $paramod$a0e540ca32874b087a28efa558ce7da5f775408f\$lut for cells of type $lut.
Using template $paramod$4a9ab674680b8261b278e6ef3682c5770d8fd4dc\$lut for cells of type $lut.
Using template $paramod$cf1c015d69d1e8a3c36b834026091a6aa8cc5fd4\$lut for cells of type $lut.
Using template $paramod$b56552b15644de250f928c7e882226531acd70c9\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$239081b1531d84a8a5bcf44e8905df542d8d240e\$lut for cells of type $lut.
Using template $paramod$c0e1632094102dc3ac0cfdad35038734d2fbe7ff\$lut for cells of type $lut.
Using template $paramod$df6b12cebabc3b2db650658c5e894d03a346e968\$lut for cells of type $lut.
Using template $paramod$bd1d1a363c4994eeff85d6986fb97ff57f5f6978\$lut for cells of type $lut.
Using template $paramod$4f885685dad0f4b3e324e9c13364f17ead36f4ec\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$92d3b086976ce77e65158c062812eb1264c2f288\$lut for cells of type $lut.
Using template $paramod$56e6d8a28a52006bb4e50e077743f0a2163235af\$lut for cells of type $lut.
Using template $paramod$79483857d6ba4b246820ed05b10f427b2b501c84\$lut for cells of type $lut.
Using template $paramod$53b0705ce7a1c0f264afde9f490d5b4f3eadaad5\$lut for cells of type $lut.
Using template $paramod$7cd0cf62cc140f865700f26f54f033d590d7d790\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$3331a91b4e24483a258fc0d47474cffbd93ab577\$lut for cells of type $lut.
Using template $paramod$376dfb58fac63a72e847c91de3ab7e276a1fcf8f\$lut for cells of type $lut.
Using template $paramod$a9ebd93bc2fc1a9f7fc387533c3e17044ba51058\$lut for cells of type $lut.
Using template $paramod$01b636f2759ab594c2741266b3c22685988e291c\$lut for cells of type $lut.
Using template $paramod$3416dacc8eaab1f89b3d6b7398df3da766d29ef2\$lut for cells of type $lut.
Using template $paramod$d96938b933811903763c8fc48238ba3a4fe3fe61\$lut for cells of type $lut.
Using template $paramod$a785815ff5ea5442f9643fbfb81ea45b4271ee65\$lut for cells of type $lut.
Using template $paramod$cba3b01c44031fc5104a4a287afaf982bceb67c6\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$1bb2fc47b457abe7e28b98cfa3441b6432237f90\$lut for cells of type $lut.
Using template $paramod$7b973ea2e38817de4abfccca5c61ae3cbd316e83\$lut for cells of type $lut.
Using template $paramod$570dda3e543406f20c89515c933006a5602085c6\$lut for cells of type $lut.
Using template $paramod$5b5755730b9a53f6c50cca29ba2f99d7e0bc0fe6\$lut for cells of type $lut.
Using template $paramod$cd6167e13af78466e438f7ae97e26c3ea2aa1ae4\$lut for cells of type $lut.
Using template $paramod$1b0438fa86106f4801a417cb3ec08d347742870e\$lut for cells of type $lut.
Using template $paramod$325c7da54ce60896e85e273fd816b69760ba3821\$lut for cells of type $lut.
Using template $paramod$373d637619c29cb9150902df9528107e5f3b8288\$lut for cells of type $lut.
Using template $paramod$1386676ffd991b1cc3b13987271a2878ed8315a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$d7856980c8e3df62f97c26ab34037f33a9e831b5\$lut for cells of type $lut.
Using template $paramod$80f9292263da21dc438a33f07fe39a74cdff9522\$lut for cells of type $lut.
Using template $paramod$f988b71ca9d6f4697194a379a1e1fb7bf2c52b38\$lut for cells of type $lut.
Using template $paramod$f747d54e1c552a8e1ec84eeba290de53b40d2baf\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$ad939fe31dd47f6c4e2a96f320ac2c5434d2bec8\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$44a6586fa21c1d277ba2728177750c6c473bb6e3\$lut for cells of type $lut.
Using template $paramod$7a1f47aa815bc5ceb42ce1721f611f8cef74bb20\$lut for cells of type $lut.
Using template $paramod$8ffda992be5465e28bf1a8da5b57a5efdcebd11a\$lut for cells of type $lut.
Using template $paramod$256b4c901744ce17ad6b1bbec3dda07972ee5547\$lut for cells of type $lut.
Using template $paramod$a6098368ed1721643265f33d18eefb699bf26092\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$9019a7383fa910764a8f6c3657951c7fd0bf0bd6\$lut for cells of type $lut.
Using template $paramod$4d266eb2eff3171b82416e31b188b4701a49f3c2\$lut for cells of type $lut.
Using template $paramod$da68347ca3c0274781225663b2ead62e10b87e8d\$lut for cells of type $lut.
Using template $paramod$a7846eceddecd3cad5702cdf5dd8ffad6bfae304\$lut for cells of type $lut.
Using template $paramod$04b76070d08337bc357baf9f0d16e1e6b20124d5\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$07358fc33acf36ffde00e50dd2a5447962f1e95d\$lut for cells of type $lut.
Using template $paramod$0425f46a1444788a7d60572c26dbde5e7cb29de0\$lut for cells of type $lut.
Using template $paramod$3b56205e0e57b3ea26d80fc7983017f83663129e\$lut for cells of type $lut.
Using template $paramod$f436e19715a698afc671741468c554f71b31aa29\$lut for cells of type $lut.
Using template $paramod$f919a4b1991f60672ac129533fc4e98150f7d551\$lut for cells of type $lut.
Using template $paramod$7ea76a6234c0eb3d7fb4a8ed8a4aa074aef60e52\$lut for cells of type $lut.
Using template $paramod$ad622146fd697e3402bf7fbeec2d8f512d126d5b\$lut for cells of type $lut.
Using template $paramod$ea6221de7edc35a0896b425db00d07223e169b7b\$lut for cells of type $lut.
Using template $paramod$92c3899764cd8074859d6a5a5b733cffe8a391b3\$lut for cells of type $lut.
Using template $paramod$be2d0296e4dcd638f61cc17ceecbffbff6832373\$lut for cells of type $lut.
Using template $paramod$b7f3ef70818c97e62b70961b6079022c9c61083d\$lut for cells of type $lut.
Using template $paramod$800aac849d7b8cf6bf6cd6e32282a42c7844818f\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$9c3593a9bd99310daa60040959d9b21063d1288e\$lut for cells of type $lut.
Using template $paramod$e3f81247e4c2a1d7d7b7fc261f830f5526ff397d\$lut for cells of type $lut.
Using template $paramod$b6358c53a7406049a98d2fe361ac70d70c5ecd93\$lut for cells of type $lut.
Using template $paramod$5002424fb13e71fe3d63c5ae16358968d083bd9b\$lut for cells of type $lut.
Using template $paramod$ea723d823a31636131ef13e2fd8d3269fddd1aaf\$lut for cells of type $lut.
Using template $paramod$3f330f3f236f8a0c8630b339a705c122dda8a3af\$lut for cells of type $lut.
Using template $paramod$3d64951f682c583edae49f817f50b36df3b3db11\$lut for cells of type $lut.
Using template $paramod$7f1c52278eddb3d70b5a9ca9e97f0a9d36d85ce5\$lut for cells of type $lut.
Using template $paramod$290badf215c6244ce692a0e6d7a207dc5d17a979\$lut for cells of type $lut.
Using template $paramod$90bf02bfbc9ec8907e9d716c05e921b93d4705fd\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod$f88358a12e203a19cb12f7205416bc2c0150f3ca\$lut for cells of type $lut.
Using template $paramod$2aa716f9a4c5591c2aa6059f9b8a14d113f28078\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$7b733f5b3466ec911060896fccc5c2626cbe3d64\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$a8e149909066602bc3d87b640754f2ef7d016776\$lut for cells of type $lut.
Using template $paramod$2a4b250d89be3556c74aa0e719a4f6242369d42f\$lut for cells of type $lut.
Using template $paramod$3dd4f4ce8ebbf14a7313c2f16ac9ca207adcb450\$lut for cells of type $lut.
Using template $paramod$f00c05041270394f87113db0be50ec9e2eaaa463\$lut for cells of type $lut.
Using template $paramod$e6cfc2a250ad5b0b3da266fa46a057a6eca6e3d9\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$60bf636bc99663e89c0e4710545913e0ac0ea8e5\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$98c377328f303d3ed9039ca0db26b18f36e929b2\$lut for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod$5670ef25890f6b626ee4d345034861c7c164cb83\$lut for cells of type $lut.
Using template $paramod$515ef3a9b5e42bd5d7533bdf444ebd44fa8b3ff0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$82b7b9340b7d07106e6c7eeaf0b716c9c5294995\$lut for cells of type $lut.
Using template $paramod$b04f0510561c4bbb703d2e39c6eca682b920366b\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$b86d8edbc8b1d101a79459c2636585f5fe6312aa\$lut for cells of type $lut.
Using template $paramod$12d55b60f0f4993cdeef74f2f65f385722841c5f\$lut for cells of type $lut.
Using template $paramod$12016fdc356802c45d4326234805e05398eb7bc1\$lut for cells of type $lut.
Using template $paramod$cd3bf93ad132a1f36ec8403a97f603e24645aec0\$lut for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod$281d7d2f622df4f002cd717126ffd4e322f859a2\$lut for cells of type $lut.
Using template $paramod$8e7ac30f376a12d4253ecf1aa86ed3f679fd63eb\$lut for cells of type $lut.
Using template $paramod$7d0aa94055a209a2a2b000cbee77033a57beaf0d\$lut for cells of type $lut.
Using template $paramod$2c1c2183c0558f2e63975c2497071b95f690b06d\$lut for cells of type $lut.
Using template $paramod$15b1be980a14edac79713e171a9494e1b4bd5060\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$b089060a61c5d29ddce66d73edb5ee493ec9de27\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$cd23dab4b51a0be18a2714a1c72bc51208a54007\$lut for cells of type $lut.
Using template $paramod$db8d333bf66c0cdffe51960a4478272318cfbbaa\$lut for cells of type $lut.
Using template $paramod$1fadd93de292f55ba5f23ce00d5578ee4fc64ac0\$lut for cells of type $lut.
Using template $paramod$1be3a10aca64bc8b3d140a9dcfb9bac7a6744be9\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$a2bdfa5e998d98fd71d35f847d9d764874dcd9e4\$lut for cells of type $lut.
Using template $paramod$8a986b82e06027e2ee8e7915736fb9861debc67f\$lut for cells of type $lut.
Using template $paramod$146877ebd5b43fc86c8b86959ea44aa1be1e0376\$lut for cells of type $lut.
Using template $paramod$7ea2352f8f054781a715aeddf3e67f1db65f005a\$lut for cells of type $lut.
Using template $paramod$e77dfcebfafd1b28481271247adc84662b57a60b\$lut for cells of type $lut.
Using template $paramod$1d249a681c3bd2ce105b9b74f280ffee082c3e51\$lut for cells of type $lut.
Using template $paramod$ac0496fcebb0f2011b0bd8f43e25017a354391ee\$lut for cells of type $lut.
Using template $paramod$2c56adda0f23d3add745fd9eb8ad3ffc02c981b6\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$4c1dafd61a49bac7b9ed3ad088eb60b4aceb6b22\$lut for cells of type $lut.
Using template $paramod$38d8b27c161e02dc3f9b77b3b2801c31ff148e99\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$c47b4a6a89dc2f20e82f3a0fa8adca73da029604\$lut for cells of type $lut.
Using template $paramod$a643bd0cbfe7b74c5273acc050be59d410144868\$lut for cells of type $lut.
Using template $paramod$efee0003296c2a1bb1eb0350516ddba04085b723\$lut for cells of type $lut.
Using template $paramod$874cfa5b80795dcb7c9fbf871ac1d8bdde4cb3d5\$lut for cells of type $lut.
Using template $paramod$233b70872b0d11ad6386b65bc4d8864ac02395bb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$c07d61aaf1d93e15249de987e8fd0ca391dbd52a\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod$49122b450a9d9cced822a782038b5026abd8e7fc\$lut for cells of type $lut.
Using template $paramod$bbb10333e84a7e80f65e1494ebbfbf3f28568fcd\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$93785b9c731eec5233cca020cc98b38141190c08\$lut for cells of type $lut.
Using template $paramod$fa67bc369d6bf59edc102e00e9ac9ae5427d9ea0\$lut for cells of type $lut.
Using template $paramod$6af1cc63f5f1a29e0831841d508d8c51df9851c5\$lut for cells of type $lut.
Using template $paramod$59d0e3f46dbcc2f9af7f7a26a972f6ad68854e4c\$lut for cells of type $lut.
Using template $paramod$4f950c530ab9181383456419d23923915ecc86c2\$lut for cells of type $lut.
Using template $paramod$80efa348804d56d691a5e887bbb87f34bd11d72e\$lut for cells of type $lut.
Using template $paramod$deac6d25415b6a91b98754358b5ae59b254fd06d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$06af8e98b1ee32760d0eff675cf4988d49cbfdfa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$72418fa64a43884c11c4484b8a542fb6fbd58e23\$lut for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod$360e0a7660009284231ad04d7e026cbdfa7b9c03\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$11c8a0532ba9d971252419a72d4f85ab2c4dc081\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$3548f6e93628807ae6cc989ec88fe8ae640cb47a\$lut for cells of type $lut.
Using template $paramod$dd98309ddbae8e2d887f948dfc7267c8987370fe\$lut for cells of type $lut.
Using template $paramod$c5d60f44dd3a122f686282c39f911648d417ebbe\$lut for cells of type $lut.
Using template $paramod$dc801840eeaf83fdf99128871ec5a9f7070474ca\$lut for cells of type $lut.
Using template $paramod$091020fc4c81b92d40cf9301ee038f3ac6e03908\$lut for cells of type $lut.
Using template $paramod$70030fad4752898f91dbdc976f7643d169393c6b\$lut for cells of type $lut.
Using template $paramod$e278b7976afe6d49b970aa2e8e19359b4d465938\$lut for cells of type $lut.
Using template $paramod$bff60da521de773f8caf46fbc0845c3d7d3e2310\$lut for cells of type $lut.
Using template $paramod$f6e64c9f5a9f4658245e06e1cf3f1509f4787a69\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$bab0ea0d717fb03593996e2a9f716c39db2520fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$70254f3ca5002cd5d3fe8c766fa21483ca9b6f03\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$120088a2dabfb34b7e72468a5000a9522943db55\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$e6b62369302e1a57b32042fd2a7836dbed452325\$lut for cells of type $lut.
Using template $paramod$5a05aceb4b3a5e65f91bcffb0fccca72a8307af8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$b9df33551d85c3edf969ff75d8b370e3e2e91d87\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$527379ec38de1fcf67755a0a133300b4c3ef354c\$lut for cells of type $lut.
Using template $paramod$0f6839fb65870468078e5508b0094b0ac577d3d9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$ecda9c0007b37384fe52c3126869ca159afdeca7\$lut for cells of type $lut.
Using template $paramod$7417d5c14ea88af43c40449968b06e971c31e1c3\$lut for cells of type $lut.
Using template $paramod$eb764785a67ae0903625e17df40813438d0457e8\$lut for cells of type $lut.
Using template $paramod$dd726a15d1d9c2ec8a783a6b8f38bfbc63ed296e\$lut for cells of type $lut.
Using template $paramod$968bbcc64da0b510b4577f17a4a470793a3617e9\$lut for cells of type $lut.
Using template $paramod$717bf6666116ee4d3a36e1209754d5d20abff615\$lut for cells of type $lut.
Using template $paramod$d3ef775d74051461a926cf3dbea88367c8b79c76\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$4d6e761a7a62dc9cc597aef6e1d49cac6bdc495b\$lut for cells of type $lut.
Using template $paramod$aad870f7c4ba1dc3abe5883b37046fc54735bb1e\$lut for cells of type $lut.
Using template $paramod$08c33d7f27f3cfe1f35c039aee321dbd5d131fc4\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110101 for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$0166258e25a172f602a25320a6bb185cfaa3b953\$lut for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$42c7f7e0577b90a637faf761b61988640dc1e9f6\$lut for cells of type $lut.
Using template $paramod$bcd0ec8486cd042d1327ec39d9c0f6f57473bc07\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$819950977cea75abcdb6647b62839bb5d18f05bc\$lut for cells of type $lut.
Using template $paramod$89ddbc2adee46e16a995ee97de1cb5a2b3106788\$lut for cells of type $lut.
Using template $paramod$fbeae4d13c6561566bb87c819d405873ec370e64\$lut for cells of type $lut.
Using template $paramod$66f476b5322da6a457769f356c73a5789643c02f\$lut for cells of type $lut.
Using template $paramod$f13784ede300b12a5285177c86c7721a54cf9e12\$lut for cells of type $lut.
Using template $paramod$f3b603d1450c2c61ce732232fcb5fe1f2884aa83\$lut for cells of type $lut.
Using template $paramod$861baf580168c225f7610d7bde541de63f8c1720\$lut for cells of type $lut.
Using template $paramod$19457468c03b53ec09024ada785c6816b7d0407d\$lut for cells of type $lut.
Using template $paramod$61594d0f3b142edd1b56a1b06b880d35bf44947b\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$9441579a16c74c7a6aca6d3c7cedb737c3006a52\$lut for cells of type $lut.
Using template $paramod$da72398b9efd8a29ad5c97ee2ffa4ceae8f43a6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$7eda405f71620bf5960fbd448a3cd259d608b76f\$lut for cells of type $lut.
Using template $paramod$5b4061d5ffadcb791c1e030ff6ae7d405ad13188\$lut for cells of type $lut.
Using template $paramod$32c48a69e3acd22031599a3593da71076425a763\$lut for cells of type $lut.
Using template $paramod$17fd2250d4e11b22a5746c70a3b0da9151e81d25\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4\$lut for cells of type $lut.
Using template $paramod$bdef8a4236b2618ef82ff6d08787d9d3dfc92d2b\$lut for cells of type $lut.
Using template $paramod$a8f554bb04e997796534a7dd766c8bb82563c4d4\$lut for cells of type $lut.
Using template $paramod$03b33e8897154a3b6d1be647e0d321fa4c9d519b\$lut for cells of type $lut.
Using template $paramod$f2f54485c9f974b9947f821bcd3a0be8f5389ebb\$lut for cells of type $lut.
Using template $paramod$f73b1ab8f1de4ec40ccc69dacd9275818ebb3669\$lut for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$e3f61325c3fdf6321251bbc664d913fc8962ac29\$lut for cells of type $lut.
Using template $paramod$07b6c1bd2652f802348b49c521f7a938e6bedbe6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$ceef5fb3d639a639b30f2fa59e00e8742ca185d8\$lut for cells of type $lut.
Using template $paramod$8ee1abc068d92a1f96a439a23ad8f213b59df7ba\$lut for cells of type $lut.
Using template $paramod$48cd9b335a5f9704e4f7629393850e9092cea0ee\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$a23a80e4625a3167b53379070a1f2e94b66f9390\$lut for cells of type $lut.
Using template $paramod$9d1915f40715c7f715525567f7dfd63744c26c4a\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~13228 debug messages>

5.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148652.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$147656$lut$and$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1181_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$and$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1181_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$and$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1181_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147656$lut$and$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1181_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv.decode_RS1[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$147656$lut\basesoc_sdram_twtrcon_valid.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147656$lut\basesoc_sdram_twtrcon_valid.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8057.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv.decode_RS2[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$flatten\VexRiscv.$procmux$5037_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$19776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$7364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$8704.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$18646.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18646.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$17451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$8773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$8585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$15346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15346.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$8545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$8495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$8618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$\mem$rdreg[0]$d[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$8470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$12398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$12060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$9619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$8716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$18759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15087.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15087.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15087.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$17459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$11642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$10846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$17716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$14446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$14446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$14446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$14724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$15324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$15324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$15324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$15315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$12290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$12290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$12279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$12279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\basesoc_adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11360.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11360.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$147656$lut\basesoc_adapted_interface_adr[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148073.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$16802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$16354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$15068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148202.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148220.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$7032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$6090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$6090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$5830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$5830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$5605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$10081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$10251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$7725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$10472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$10472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$10626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$10823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11360.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$10884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$10978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$10978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$11039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11039.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11360.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$11786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$11845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$11903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$11998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$12060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$12101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$12145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$12195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$12228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$12290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$12386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$12483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$12561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$12651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$12651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$12693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$12739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$12848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13055.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$13091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$13357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$13393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$13568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$13607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13737.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$13847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$14147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$14347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14506.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15087.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$15111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148170.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$15168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$15231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$15269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$15530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$15588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$15619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15723.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$15801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$15839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$15860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$15984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16142.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$16249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$16539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$10823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$16829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$8479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$17255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$16625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$17492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$17514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$8756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$17686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$17762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$15655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147997.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$17950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17958.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$17996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$18126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$8594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$18211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$18227.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$18324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$18402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$8569.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$18531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147966.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$18604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$18646.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$18687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$18781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$18826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$18859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$18868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$19030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$19114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$19217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$19271.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$19321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$19452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$19491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$19552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$19573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$19607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$19634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$19730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19730.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$19748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$19826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$20494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$5632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$5707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$5751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$5973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$6001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$6021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$6071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6090.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$6094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$6136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$6359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$5837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$5830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$6998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$flatten\VexRiscv.$procmux$5037_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$7461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$procmux$7423.Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$6484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$7658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$7725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$7891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$7996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$8011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\basesoc_sdram_twtrcon_valid.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8846.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$8952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut$procmux$6254_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$9184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$9995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$and$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1181_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$abc9_ops.cc:595:break_scc$51046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$10748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$11163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$opt_dff.cc:272:make_patterns_logic$45663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$auto$rtlil.cc:3365:NotGate$47252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$flatten\VexRiscv.$eq$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$3255_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$flatten\VexRiscv.$logic_and$/home/joao/AppsUserWork/LiteX/litex-setup/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4818$3227_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$flatten\VexRiscv.$procmux$5037_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$flatten\VexRiscv.$procmux$5072_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut$not$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:6320$1365_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$and$/home/joao/Documentos/TarefaFPGA/tarefa4/dotprod/litex/build/colorlight_i5/gateware/colorlight_i5.v:5542$1181_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$procmux$6254_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut\VexRiscv.IBusCachedPlugin_fetchPc_pc[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2[31].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv.dataCache_1.stage0_dataColisions.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv.decode_IS_DIV.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv.decode_RS1[9].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$19281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19748.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$procmux$7468.B_AND_S[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut\basesoc_adapted_interface_adr[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\basesoc_adapted_interface_adr[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$12848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13725.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$12693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$12386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$13541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$11267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut\basesoc_sdram_bankmachine0_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut\basesoc_sdram_bankmachine1_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$5605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut\basesoc_sdram_bankmachine2_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$auto$share.cc:669:make_supercell$11634.Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$19578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\VexRiscv._zz_decode_RS2_2[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$147656$lut\basesoc_sdram_twtrcon_valid.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$147656$lut\VexRiscv.IBusCachedPlugin_cache.io_mem_cmd_fire.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\basesoc_uart_rx_fifo_do_read.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$10166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$9579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$procmux$7468.B_AND_S[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$147656$lut$aiger147655$13105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$147656$lut\socbushandler_master[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147940.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$8063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$7041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18373.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$147997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$18048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148011.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$17382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148039.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$17276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148090.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$16222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$15364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$147656$lut$aiger147655$14811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$14535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$147656$lut$aiger147655$14256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$147656$lut$aiger147655$13658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148359.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148431.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$148657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
Removed 0 unused cells and 9801 unused wires.

5.46. Executing AUTONAME pass.
Renamed 16259 objects in module colorlight_i5 (1428 iterations).
<suppressed ~16259 debug messages>

5.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `colorlight_i5'. Setting top module to colorlight_i5.

5.47.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

5.47.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

5.48. Printing statistics.

=== colorlight_i5 ===

        +----------Local Count, excluding submodules.
        | 
     7950 wires
    36657 wire bits
     7950 public wires
    36657 public wire bits
       15 ports
       57 port bits
       96 cells
        4   $scopeinfo
       49   DP16KD
        1   EHXPLLL
        8   MULT18X18D
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
    10642 submodules
      397   CCU2C
      227   L6MUX21
     5798   LUT4
     1099   PFUMX
       24   TRELLIS_DPR16X4
     3097   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       96 colorlight_i5

        +----------Count including submodules.
        | 
     7950 wires
    36657 wire bits
     7950 public wires
    36657 public wire bits
       15 ports
       57 port bits
        - memories
        - memory bits
        - processes
       96 cells
        4   $scopeinfo
       49   DP16KD
        1   EHXPLLL
        8   MULT18X18D
        1   ODDRX1F
       32   TRELLIS_IO
        1   USRMCLK
    10642 submodules
      397   CCU2C
      227   L6MUX21
     5798   LUT4
     1099   PFUMX
       24   TRELLIS_DPR16X4
     3097   TRELLIS_FF

5.49. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

6. Executing JSON backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: e2c039b14a, CPU: user 29.15s system 0.49s, MEM: 686.11 MB peak
Yosys 0.57+218 (git sha1 7ebd97216, clang++ 18.1.8 -fPIC -O3)
Time spent: 35% 1x autoname (11 sec), 11% 11x techmap (3 sec), ...
