# do ALU_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# ** Warning: (vlib-34# ** Error: (vmap-20) Cannot access for writing file "C:\altera\13.# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nesh1/OneDrive/Current\ Classes/ECE\ 350/Processor/ALU {C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/ALU/shift_right_arithmetic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right_arithmetic
# 
# Top level modules:
# 	shift_right_arithmetic
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nesh1/OneDrive/Current\ Classes/ECE\ 350/Processor/ALU {C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/ALU/testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Dwyer_testBench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Dwyer_testBench 
# ** Error: (vsim-3170) Could not find 'C:/Users/nesh1/OneDrive/Current Classes/ECE 350/Processor/ALU/simulation/modelsim/rtl_work.Dwyer_testBench'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./ALU_run_msim_rtl_verilog.do PAUSED at line 12
