// Seed: 1444655458
module module_0 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6,
    input uwire id_7
);
  wire id_9;
endmodule
module module_0 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2
    , id_26,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    output tri0 module_1,
    output wor id_9,
    input wand id_10,
    output wand id_11,
    input supply0 id_12,
    output tri1 id_13,
    input wor id_14,
    input supply0 id_15,
    input supply1 id_16,
    output wire id_17,
    output tri id_18,
    output wor id_19,
    input wor id_20,
    output tri1 id_21,
    input tri1 id_22,
    input wand id_23,
    input uwire id_24
);
  generate
    assign id_26 = 1'h0;
  endgenerate
  module_0(
      id_20, id_9, id_12, id_19, id_22, id_12, id_7, id_22
  );
endmodule
