<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_gemver</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2418465</Best-caseLatency>
            <Average-caseLatency>2418465</Average-caseLatency>
            <Worst-caseLatency>2418465</Worst-caseLatency>
            <Best-caseRealTimeLatency>9.674 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.674 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>9.674 ms</Worst-caseRealTimeLatency>
            <Interval-min>2418466</Interval-min>
            <Interval-max>2418466</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL17>
                <Slack>2.92</Slack>
                <TripCount>16</TripCount>
                <Latency>963424</Latency>
                <AbsoluteTimeLatency>3853696</AbsoluteTimeLatency>
                <IterationLatency>60214</IterationLatency>
                <InstanceList/>
            </merlinL17>
            <merlinL12>
                <Slack>2.92</Slack>
                <TripCount>400</TripCount>
                <Latency>1126800</Latency>
                <AbsoluteTimeLatency>4507200</AbsoluteTimeLatency>
                <IterationLatency>2817</IterationLatency>
                <InstanceList/>
            </merlinL12>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:274</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL17>
                    <Name>merlinL17</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:356</SourceLocation>
                </merlinL17>
                <merlinL12>
                    <Name>merlinL12</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:415</SourceLocation>
                </merlinL12>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>670</BRAM_18K>
            <DSP>250</DSP>
            <FF>90668</FF>
            <LUT>76324</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_gemver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_gemver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_gemver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWID</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_WID</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARID</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_RID</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_BID</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_A_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_0_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWID</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_WID</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARID</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_RID</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_BID</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_0_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_1_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWID</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_WID</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARID</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_RID</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_BID</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_1_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_w_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWID</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_WID</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARID</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_RID</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_BID</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_x_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_x</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BID</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_512_2_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_512_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWADDR</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWID</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWLEN</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWSIZE</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWBURST</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWLOCK</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWCACHE</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWPROT</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWQOS</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWREGION</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_AWUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_WVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_WREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_WDATA</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_WSTRB</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_WLAST</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_WID</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_WUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARADDR</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARID</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARLEN</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARSIZE</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARBURST</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARLOCK</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARCACHE</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARPROT</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARQOS</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARREGION</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_ARUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_RVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_RREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_RDATA</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_RLAST</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_RID</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_RUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_RRESP</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_BVALID</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_BREADY</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_BRESP</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_BID</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_gemver_32_2_BUSER</name>
            <Object>merlin_gmem_kernel_gemver_32_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_gemver</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_merlin_memcpy_0_1_fu_1408</InstName>
                    <ModuleName>merlin_memcpy_0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1408</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_99</InstName>
                            <ModuleName>merlin_memcpy_0_1_Pipeline_merlinL0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>i_13_fu_582_p2 add_ln29_fu_695_p2 add_ln29_1_fu_711_p2 add_ln20_fu_602_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L2_fu_1440</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1440</ID>
                    <BindInstances>i_20_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_1_1_fu_1463</InstName>
                    <ModuleName>merlin_memcpy_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1463</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_1_1_Pipeline_merlinL1_fu_99</InstName>
                            <ModuleName>merlin_memcpy_1_1_Pipeline_merlinL1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>i_11_fu_565_p2 add_ln48_fu_675_p2 add_ln39_fu_585_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L23_fu_1495</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1495</ID>
                    <BindInstances>i_18_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_2_1_fu_1518</InstName>
                    <ModuleName>merlin_memcpy_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1518</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_2_1_Pipeline_merlinL2_fu_99</InstName>
                            <ModuleName>merlin_memcpy_2_1_Pipeline_merlinL2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>i_10_fu_565_p2 add_ln67_fu_675_p2 add_ln58_fu_585_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L24_fu_1550</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1550</ID>
                    <BindInstances>i_17_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL20_merlinL19_fu_1573</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL20_merlinL19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1573</ID>
                    <BindInstances>add_ln321_1_fu_2221_p2 add_ln321_fu_2233_p2 add_ln344_fu_2426_p2 fmul_32ns_32ns_32_4_max_dsp_1_U274 fadd_32ns_32ns_32_7_full_dsp_1_U224 fmul_32ns_32ns_32_4_max_dsp_1_U250 fmul_32ns_32ns_32_4_max_dsp_1_U251 fmul_32ns_32ns_32_4_max_dsp_1_U252 fmul_32ns_32ns_32_4_max_dsp_1_U253 fmul_32ns_32ns_32_4_max_dsp_1_U254 fmul_32ns_32ns_32_4_max_dsp_1_U255 fmul_32ns_32ns_32_4_max_dsp_1_U256 fmul_32ns_32ns_32_4_max_dsp_1_U257 fmul_32ns_32ns_32_4_max_dsp_1_U258 fmul_32ns_32ns_32_4_max_dsp_1_U259 fmul_32ns_32ns_32_4_max_dsp_1_U260 fmul_32ns_32ns_32_4_max_dsp_1_U261 fmul_32ns_32ns_32_4_max_dsp_1_U262 fmul_32ns_32ns_32_4_max_dsp_1_U263 fmul_32ns_32ns_32_4_max_dsp_1_U264 fmul_32ns_32ns_32_4_max_dsp_1_U265 fmul_32ns_32ns_32_4_max_dsp_1_U266 fmul_32ns_32ns_32_4_max_dsp_1_U267 fmul_32ns_32ns_32_4_max_dsp_1_U268 fmul_32ns_32ns_32_4_max_dsp_1_U269 fmul_32ns_32ns_32_4_max_dsp_1_U270 fmul_32ns_32ns_32_4_max_dsp_1_U271 fmul_32ns_32ns_32_4_max_dsp_1_U272 fmul_32ns_32ns_32_4_max_dsp_1_U273 fmul_32ns_32ns_32_4_max_dsp_1_U275 fmul_32ns_32ns_32_4_max_dsp_1_U276 fmul_32ns_32ns_32_4_max_dsp_1_U277 fmul_32ns_32ns_32_4_max_dsp_1_U278 fmul_32ns_32ns_32_4_max_dsp_1_U279 fmul_32ns_32ns_32_4_max_dsp_1_U280 fmul_32ns_32ns_32_4_max_dsp_1_U281 fmul_32ns_32ns_32_4_max_dsp_1_U282 fmul_32ns_32ns_32_4_max_dsp_1_U283 fmul_32ns_32ns_32_4_max_dsp_1_U284 fmul_32ns_32ns_32_4_max_dsp_1_U285 fmul_32ns_32ns_32_4_max_dsp_1_U286 fmul_32ns_32ns_32_4_max_dsp_1_U287 fmul_32ns_32ns_32_4_max_dsp_1_U288 fmul_32ns_32ns_32_4_max_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U290 fmul_32ns_32ns_32_4_max_dsp_1_U291 fmul_32ns_32ns_32_4_max_dsp_1_U292 fmul_32ns_32ns_32_4_max_dsp_1_U293 fmul_32ns_32ns_32_4_max_dsp_1_U294 fmul_32ns_32ns_32_4_max_dsp_1_U295 fmul_32ns_32ns_32_4_max_dsp_1_U296 fmul_32ns_32ns_32_4_max_dsp_1_U297 fmul_32ns_32ns_32_4_max_dsp_1_U298 fadd_32ns_32ns_32_7_full_dsp_1_U225 fadd_32ns_32ns_32_7_full_dsp_1_U226 fadd_32ns_32ns_32_7_full_dsp_1_U227 fadd_32ns_32ns_32_7_full_dsp_1_U228 fadd_32ns_32ns_32_7_full_dsp_1_U229 fadd_32ns_32ns_32_7_full_dsp_1_U230 fadd_32ns_32ns_32_7_full_dsp_1_U231 fadd_32ns_32ns_32_7_full_dsp_1_U232 fadd_32ns_32ns_32_7_full_dsp_1_U233 fadd_32ns_32ns_32_7_full_dsp_1_U234 fadd_32ns_32ns_32_7_full_dsp_1_U235 fadd_32ns_32ns_32_7_full_dsp_1_U236 fadd_32ns_32ns_32_7_full_dsp_1_U237 fadd_32ns_32ns_32_7_full_dsp_1_U238 fadd_32ns_32ns_32_7_full_dsp_1_U239 fadd_32ns_32ns_32_7_full_dsp_1_U240 fadd_32ns_32ns_32_7_full_dsp_1_U241 fadd_32ns_32ns_32_7_full_dsp_1_U242 fadd_32ns_32ns_32_7_full_dsp_1_U243 fadd_32ns_32ns_32_7_full_dsp_1_U244 fadd_32ns_32ns_32_7_full_dsp_1_U245 fadd_32ns_32ns_32_7_full_dsp_1_U246 fadd_32ns_32ns_32_7_full_dsp_1_U247 fadd_32ns_32ns_32_7_full_dsp_1_U248 add_ln323_fu_2324_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_3_1_fu_1684</InstName>
                    <ModuleName>merlin_memcpy_3_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1684</ID>
                    <BindInstances>i_9_fu_139_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL16_merlinL15_fu_1693</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL16_merlinL15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1693</ID>
                    <BindInstances>add_ln361_1_fu_840_p2 add_ln361_fu_944_p2 add_ln367_fu_1158_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_4_1_fu_1741</InstName>
                    <ModuleName>merlin_memcpy_4_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1741</ID>
                    <BindInstances>i_8_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_5_1_fu_1750</InstName>
                    <ModuleName>merlin_memcpy_5_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1750</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_5_1_Pipeline_merlinL5_fu_99</InstName>
                            <ModuleName>merlin_memcpy_5_1_Pipeline_merlinL5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>i_7_fu_565_p2 add_ln124_fu_675_p2 add_ln115_fu_585_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_6_1_fu_1782</InstName>
                    <ModuleName>merlin_memcpy_6_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1782</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_6_1_Pipeline_merlinL6_fu_99</InstName>
                            <ModuleName>merlin_memcpy_6_1_Pipeline_merlinL6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>i_6_fu_565_p2 add_ln143_fu_675_p2 add_ln134_fu_585_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL14_fu_1814</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1814</ID>
                    <BindInstances>add_ln384_fu_994_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_7_1_fu_1868</InstName>
                    <ModuleName>merlin_memcpy_7_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1868</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_7_1_Pipeline_merlinL7_fu_102</InstName>
                            <ModuleName>merlin_memcpy_7_1_Pipeline_merlinL7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>102</ID>
                            <BindInstances>i_5_fu_568_p2 add_ln162_fu_581_p2 add_ln153_fu_760_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L25_fu_1900</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1900</ID>
                    <BindInstances>i_16_fu_383_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_8_1_fu_1923</InstName>
                    <ModuleName>merlin_memcpy_8_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1923</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_8_1_Pipeline_merlinL8_fu_99</InstName>
                            <ModuleName>merlin_memcpy_8_1_Pipeline_merlinL8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>i_4_fu_565_p2 add_ln181_fu_675_p2 add_ln172_fu_585_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_merlinL11_fu_1955</InstName>
                    <ModuleName>kernel_gemver_Pipeline_merlinL11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1955</ID>
                    <BindInstances>add_ln417_fu_969_p2 add_ln436_fu_1008_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_gemver_Pipeline_L3_fu_2013</InstName>
                    <ModuleName>kernel_gemver_Pipeline_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2013</ID>
                    <BindInstances>i_15_fu_330_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_9_1_fu_2036</InstName>
                    <ModuleName>merlin_memcpy_9_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2036</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_9_1_Pipeline_merlinL9_fu_102</InstName>
                            <ModuleName>merlin_memcpy_9_1_Pipeline_merlinL9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>102</ID>
                            <BindInstances>i_2_fu_585_p2 add_ln200_fu_601_p2 add_ln200_1_fu_617_p2 add_ln191_fu_809_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>z_8_0_buf_U z_8_0_buf_1_U z_8_0_buf_2_U z_8_0_buf_3_U z_8_0_buf_4_U z_8_0_buf_5_U z_8_0_buf_6_U z_8_0_buf_7_U z_8_0_buf_8_U z_8_0_buf_9_U z_8_0_buf_10_U z_8_0_buf_11_U z_8_0_buf_12_U z_8_0_buf_13_U z_8_0_buf_14_U z_8_0_buf_15_U z_8_0_buf_16_U z_8_0_buf_17_U z_8_0_buf_18_U z_8_0_buf_19_U z_8_0_buf_20_U z_8_0_buf_21_U z_8_0_buf_22_U z_8_0_buf_23_U fmul_32ns_32ns_32_4_max_dsp_1_U952 v2_10_0_buf_U v2_10_0_buf_1_U v2_10_0_buf_2_U v2_10_0_buf_3_U v2_10_0_buf_4_U v2_10_0_buf_5_U v2_10_0_buf_6_U v2_10_0_buf_7_U v2_10_0_buf_8_U v2_10_0_buf_9_U v2_10_0_buf_10_U v2_10_0_buf_11_U fadd_32ns_32ns_32_7_full_dsp_1_U927 v2_10_0_buf_13_U v2_10_0_buf_14_U v2_10_0_buf_15_U v2_10_0_buf_16_U v2_10_0_buf_17_U v2_10_0_buf_18_U v2_10_0_buf_19_U v2_10_0_buf_20_U v2_10_0_buf_21_U v2_10_0_buf_22_U v2_10_0_buf_23_U v2_10_0_buf_24_U u2_10_0_buf_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 u2_10_0_buf_18_U fmul_32ns_32ns_32_4_max_dsp_1_U952 u2_10_0_buf_20_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 fmul_32ns_32ns_32_4_max_dsp_1_U952 fmul_32ns_32ns_32_4_max_dsp_1_U952 u2_10_0_buf_25_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 fadd_32ns_32ns_32_7_full_dsp_1_U928 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U929 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U930 v1_10_0_buf_2_U fmul_32ns_32ns_32_4_max_dsp_1_U952 v1_10_0_buf_4_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 fadd_32ns_32ns_32_7_full_dsp_1_U933 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U934 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U935 v1_10_0_buf_12_U fmul_32ns_32ns_32_4_max_dsp_1_U952 v1_10_0_buf_14_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 fadd_32ns_32ns_32_7_full_dsp_1_U938 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U939 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U940 v1_10_0_buf_22_U fmul_32ns_32ns_32_4_max_dsp_1_U952 v1_10_0_buf_24_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U943 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U944 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U945 u1_10_0_buf_22_U fmul_32ns_32ns_32_4_max_dsp_1_U952 u1_10_0_buf_24_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 fadd_32ns_32ns_32_7_full_dsp_1_U948 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U949 fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U950 y_11_0_buf_16_U fmul_32ns_32ns_32_4_max_dsp_1_U952 y_11_0_buf_18_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 y_11_0_buf_21_U fmul_32ns_32ns_32_4_max_dsp_1_U952 y_11_0_buf_23_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 y_11_0_buf_26_U fmul_32ns_32ns_32_4_max_dsp_1_U952 y_11_0_buf_28_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 x_12_0_buf_U fmul_32ns_32ns_32_4_max_dsp_1_U952 x_12_0_buf_2_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 x_12_0_buf_5_U fmul_32ns_32ns_32_4_max_dsp_1_U952 x_12_0_buf_7_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 x_12_0_buf_10_U fmul_32ns_32ns_32_4_max_dsp_1_U952 x_12_0_buf_12_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 x_12_0_buf_15_U fmul_32ns_32ns_32_4_max_dsp_1_U952 x_12_0_buf_17_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 x_12_0_buf_20_U fmul_32ns_32ns_32_4_max_dsp_1_U952 x_12_0_buf_22_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 w_buf_U fmul_32ns_32ns_32_4_max_dsp_1_U952 w_buf_17_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 w_buf_20_U fmul_32ns_32ns_32_4_max_dsp_1_U952 w_buf_22_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 w_buf_25_U fmul_32ns_32ns_32_4_max_dsp_1_U952 w_buf_27_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 w_buf_30_U fmul_32ns_32ns_32_4_max_dsp_1_U952 x_buf_0_1_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 x_buf_0_4_U fmul_32ns_32ns_32_4_max_dsp_1_U952 x_buf_0_6_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 x_buf_0_9_U x_buf_0_10_U x_buf_0_11_U x_buf_0_12_U fmul_32ns_32ns_32_4_max_dsp_1_U952 fadd_32ns_32ns_32_7_full_dsp_1_U927 x_buf_0_15_U x_buf_0_16_U x_buf_0_17_U x_buf_0_18_U x_buf_0_19_U x_buf_0_20_U x_buf_0_21_U x_buf_0_22_U x_buf_0_23_U x_buf_0_24_U A_buf_U A_buf_1_U A_buf_2_U A_buf_3_U A_buf_4_U A_buf_5_U A_buf_6_U A_buf_7_U A_buf_8_U A_buf_9_U A_buf_10_U A_buf_11_U A_buf_12_U A_buf_13_U A_buf_14_U A_buf_15_U A_buf_16_U A_buf_17_U A_buf_18_U A_buf_19_U A_buf_20_U A_buf_21_U A_buf_22_U A_buf_23_U A_buf_24_U x_buf_0_63_U add_ln352_fu_2142_p2 mul_4ns_6ns_9_1_1_U925 add_ln415_fu_2201_p2 control_s_axi_U merlin_gmem_kernel_gemver_32_0_m_axi_U merlin_gmem_kernel_gemver_32_1_m_axi_U merlin_gmem_kernel_gemver_32_2_m_axi_U merlin_gmem_kernel_gemver_32_A_m_axi_U merlin_gmem_kernel_gemver_32_x_m_axi_U merlin_gmem_kernel_gemver_512_0_m_axi_U merlin_gmem_kernel_gemver_512_1_m_axi_U merlin_gmem_kernel_gemver_512_2_m_axi_U merlin_gmem_kernel_gemver_512_w_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>merlin_memcpy_0_1_Pipeline_merlinL0</Name>
            <Loops>
                <merlinL0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160003</Best-caseLatency>
                    <Average-caseLatency>160003</Average-caseLatency>
                    <Worst-caseLatency>160003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>160003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL0>
                        <Name>merlinL0</Name>
                        <Slack>2.92</Slack>
                        <TripCount>160000</TripCount>
                        <Latency>160001</Latency>
                        <AbsoluteTimeLatency>0.640 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:20</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL0>
                            <Name>merlinL0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29</SourceLocation>
                        </merlinL0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1140</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>321</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_582_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_695_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_711_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_602_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160075</Best-caseLatency>
                    <Average-caseLatency>160075</Average-caseLatency>
                    <Worst-caseLatency>160075</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>160075</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1272</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>800</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:309</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:309</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_20_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1_Pipeline_merlinL1</Name>
            <Loops>
                <merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>403</Best-caseLatency>
                    <Average-caseLatency>403</Average-caseLatency>
                    <Worst-caseLatency>403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.612 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.612 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.612 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL1>
                        <Name>merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>401</Latency>
                        <AbsoluteTimeLatency>1.604 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL1>
                            <Name>merlinL1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:48</SourceLocation>
                        </merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1068</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_565_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_675_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_585_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>475</Best-caseLatency>
                    <Average-caseLatency>475</Average-caseLatency>
                    <Worst-caseLatency>475</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>475</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:43</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1200</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>695</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L23</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:315</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:315</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_2_1_Pipeline_merlinL2</Name>
            <Loops>
                <merlinL2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>403</Best-caseLatency>
                    <Average-caseLatency>403</Average-caseLatency>
                    <Worst-caseLatency>403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.612 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.612 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.612 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>401</Latency>
                        <AbsoluteTimeLatency>1.604 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:58</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:67</SourceLocation>
                        </merlinL2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1068</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_565_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:62" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_675_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_585_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_2_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>475</Best-caseLatency>
                    <Average-caseLatency>475</Average-caseLatency>
                    <Worst-caseLatency>475</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>475</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:62</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1200</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>695</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL20_merlinL19</Name>
            <Loops>
                <merlinL20_merlinL19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6421</Best-caseLatency>
                    <Average-caseLatency>6421</Average-caseLatency>
                    <Worst-caseLatency>6421</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.684 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.684 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.684 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6421</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL20_merlinL19>
                        <Name>merlinL20_merlinL19</Name>
                        <Slack>2.92</Slack>
                        <TripCount>6400</TripCount>
                        <Latency>6419</Latency>
                        <AbsoluteTimeLatency>25.676 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL20_merlinL19>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:275</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL20_merlinL19>
                            <Name>merlinL20_merlinL19</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:321</SourceLocation>
                        </merlinL20_merlinL19>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>197</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>22962</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10051</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL20_merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_1_fu_2221_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:321" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln321_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL20_merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_2233_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:321" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL20_merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_2426_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U274" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U224" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U250" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U251" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U252" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U253" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U254" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U255" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U256" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U257" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U258" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U259" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U260" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U261" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U262" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U263" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U264" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U265" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U266" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U267" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U268" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U269" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U270" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U271" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U272" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U273" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U275" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U276" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U277" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U278" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U279" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U280" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U281" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U282" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U283" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U284" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U285" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U286" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U287" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U288" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U290" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U291" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U292" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U293" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U294" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U295" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U296" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U297" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL20_merlinL19" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U298" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U225" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U226" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U227" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U228" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U229" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U230" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U231" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U232" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U233" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U234" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U235" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U236" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U237" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U238" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U239" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U240" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U241" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U242" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U243" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U244" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U245" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U246" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U247" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL20_merlinL19" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U248" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL20_merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln323_fu_2324_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:323" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln323"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L24</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:349</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:349</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_17_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_3_1</Name>
            <Loops>
                <merlinL3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>99</Best-caseLatency>
                    <Average-caseLatency>99</Average-caseLatency>
                    <Worst-caseLatency>99</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>99</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL3>
                        <Name>merlinL3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>97</Latency>
                        <AbsoluteTimeLatency>0.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL3>
                            <Name>merlinL3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:81</SourceLocation>
                        </merlinL3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>861</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2445</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_139_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL16_merlinL15</Name>
            <Loops>
                <merlinL16_merlinL15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>60013</Best-caseLatency>
                    <Average-caseLatency>60013</Average-caseLatency>
                    <Worst-caseLatency>60013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.240 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.240 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>60013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL16_merlinL15>
                        <Name>merlinL16_merlinL15</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10000</TripCount>
                        <Latency>60011</Latency>
                        <AbsoluteTimeLatency>0.240 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL16_merlinL15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:275</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL16_merlinL15>
                            <Name>merlinL16_merlinL15</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:361</SourceLocation>
                        </merlinL16_merlinL15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>411</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>548</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_1_fu_840_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln361_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_944_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL16_merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln367_fu_1158_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:367" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln367"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_4_1</Name>
            <Loops>
                <merlinL4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>96</Best-caseLatency>
                    <Average-caseLatency>96</Average-caseLatency>
                    <Worst-caseLatency>96</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.384 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.384 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.384 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>96</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL4>
                        <Name>merlinL4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>94</Latency>
                        <AbsoluteTimeLatency>0.376 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL4>
                            <Name>merlinL4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:100</SourceLocation>
                        </merlinL4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>786</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2574</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_146_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:100" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_5_1_Pipeline_merlinL5</Name>
            <Loops>
                <merlinL5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>403</Best-caseLatency>
                    <Average-caseLatency>403</Average-caseLatency>
                    <Worst-caseLatency>403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.612 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.612 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.612 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL5>
                        <Name>merlinL5</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>401</Latency>
                        <AbsoluteTimeLatency>1.604 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:115</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL5>
                            <Name>merlinL5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:124</SourceLocation>
                        </merlinL5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1068</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_565_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_675_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_585_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_5_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>475</Best-caseLatency>
                    <Average-caseLatency>475</Average-caseLatency>
                    <Worst-caseLatency>475</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>475</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1200</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>695</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_6_1_Pipeline_merlinL6</Name>
            <Loops>
                <merlinL6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>403</Best-caseLatency>
                    <Average-caseLatency>403</Average-caseLatency>
                    <Worst-caseLatency>403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.612 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.612 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.612 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL6>
                        <Name>merlinL6</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>401</Latency>
                        <AbsoluteTimeLatency>1.604 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL6>
                            <Name>merlinL6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:143</SourceLocation>
                        </merlinL6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1068</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_565_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_675_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_585_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_6_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>475</Best-caseLatency>
                    <Average-caseLatency>475</Average-caseLatency>
                    <Worst-caseLatency>475</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>475</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1200</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>695</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL14</Name>
            <Loops>
                <merlinL14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.104 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.104 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL14>
                        <Name>merlinL14</Name>
                        <Slack>2.92</Slack>
                        <TripCount>16</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>96.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:274</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL14>
                            <Name>merlinL14</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:384</SourceLocation>
                        </merlinL14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4124</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>863</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln384_fu_994_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:384" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln384"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_7_1_Pipeline_merlinL7</Name>
            <Loops>
                <merlinL7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>403</Best-caseLatency>
                    <Average-caseLatency>403</Average-caseLatency>
                    <Worst-caseLatency>403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.612 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.612 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.612 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL7>
                        <Name>merlinL7</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>401</Latency>
                        <AbsoluteTimeLatency>1.604 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL7>
                            <Name>merlinL7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:157</SourceLocation>
                        </merlinL7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>556</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>729</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_568_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:157" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_581_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_760_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_7_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>473</Best-caseLatency>
                    <Average-caseLatency>473</Average-caseLatency>
                    <Worst-caseLatency>473</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.892 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.892 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.892 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>473</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:157</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>686</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1218</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L25</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:410</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:410</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>532</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_383_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_8_1_Pipeline_merlinL8</Name>
            <Loops>
                <merlinL8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>403</Best-caseLatency>
                    <Average-caseLatency>403</Average-caseLatency>
                    <Worst-caseLatency>403</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.612 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.612 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.612 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>403</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL8>
                        <Name>merlinL8</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>401</Latency>
                        <AbsoluteTimeLatency>1.604 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:172</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL8>
                            <Name>merlinL8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181</SourceLocation>
                        </merlinL8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1068</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_565_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:176" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_675_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_585_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_8_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>475</Best-caseLatency>
                    <Average-caseLatency>475</Average-caseLatency>
                    <Worst-caseLatency>475</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>475</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:176</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1200</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>695</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_merlinL11</Name>
            <Loops>
                <merlinL11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.865</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2811</Best-caseLatency>
                    <Average-caseLatency>2811</Average-caseLatency>
                    <Worst-caseLatency>2811</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.244 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.244 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.244 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2811</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL11>
                        <Name>merlinL11</Name>
                        <Slack>2.92</Slack>
                        <TripCount>16</TripCount>
                        <Latency>2809</Latency>
                        <AbsoluteTimeLatency>11.236 us</AbsoluteTimeLatency>
                        <PipelineII>175</PipelineII>
                        <PipelineDepth>185</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:275</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL11>
                            <Name>merlinL11</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:417</SourceLocation>
                        </merlinL11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2456</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1483</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln417_fu_969_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:417" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln436_fu_1008_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:436" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln436"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_gemver_Pipeline_L3</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3637~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:441</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:441</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>522</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_330_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672" STORAGESUBTYPE="" URAM="0" VARIABLE="i_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_9_1_Pipeline_merlinL9</Name>
            <Loops>
                <merlinL9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160003</Best-caseLatency>
                    <Average-caseLatency>160003</Average-caseLatency>
                    <Worst-caseLatency>160003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>160003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL9>
                        <Name>merlinL9</Name>
                        <Slack>2.92</Slack>
                        <TripCount>160000</TripCount>
                        <Latency>160001</Latency>
                        <AbsoluteTimeLatency>0.640 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:191</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL9>
                            <Name>merlinL9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:195</SourceLocation>
                        </merlinL9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>628</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>834</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_585_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:195" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_601_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_1_fu_617_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln200_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_809_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_9_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160073</Best-caseLatency>
                    <Average-caseLatency>160073</Average-caseLatency>
                    <Worst-caseLatency>160073</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>160073</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:195</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>758</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1323</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_gemver</Name>
            <Loops>
                <merlinL17/>
                <merlinL12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2418465</Best-caseLatency>
                    <Average-caseLatency>2418465</Average-caseLatency>
                    <Worst-caseLatency>2418465</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.674 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.674 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.674 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2418466</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL17>
                        <Name>merlinL17</Name>
                        <Slack>2.92</Slack>
                        <TripCount>16</TripCount>
                        <Latency>963424</Latency>
                        <AbsoluteTimeLatency>3.854 ms</AbsoluteTimeLatency>
                        <IterationLatency>60214</IterationLatency>
                        <PipelineDepth>60214</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_merlin_memcpy_3_1_fu_1684</Instance>
                            <Instance>grp_kernel_gemver_Pipeline_merlinL16_merlinL15_fu_1693</Instance>
                            <Instance>grp_merlin_memcpy_4_1_fu_1741</Instance>
                        </InstanceList>
                    </merlinL17>
                    <merlinL12>
                        <Name>merlinL12</Name>
                        <Slack>2.92</Slack>
                        <TripCount>400</TripCount>
                        <Latency>1126800</Latency>
                        <AbsoluteTimeLatency>4.507 ms</AbsoluteTimeLatency>
                        <IterationLatency>2817</IterationLatency>
                        <PipelineDepth>2817</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_gemver_Pipeline_merlinL11_fu_1955</Instance>
                        </InstanceList>
                    </merlinL12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:274</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL17>
                            <Name>merlinL17</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:356</SourceLocation>
                        </merlinL17>
                        <merlinL12>
                            <Name>merlinL12</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:415</SourceLocation>
                        </merlinL12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>670</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>250</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>90668</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>76324</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_8_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="z_8_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:277" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="z_8_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_8_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v2_10_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:280" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v2_10_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u2_10_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U928" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U929" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:283" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u2_10_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U930" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U933" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U934" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U935" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U938" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U939" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U940" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v1_10_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:286" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v1_10_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U943" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U944" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U945" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="u1_10_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U948" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U949" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:289" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="u1_10_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U950" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_11_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:292" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y_11_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_12_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:295" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_12_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:298" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U952" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U927" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_buf_0_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:301" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="x_buf_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_8_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="A_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:304" STORAGESIZE="32 6400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="A_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_buf_0_63_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:356" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_buf_0_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_fu_2142_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:352" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL17" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U925" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:358" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_2201_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:415" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln415"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_32_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_32_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_32_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_32_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_32_2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_32_2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_32_A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_32_A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_32_x" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_32_x_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_gemver_512_w" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_gemver_512_w_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_gemver"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="alpha" index="0" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_32_A" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u1" index="3" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_32_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="u2" index="5" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="u2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_32_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="v2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="w" index="7" direction="inout" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_w" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="w_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="w_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="8" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_32_x" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="x_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="9" direction="in" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_512_2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="z" index="10" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_gemver_32_2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="z_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="z_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="alpha" access="W" description="Data signal of alpha" range="32">
                    <fields>
                        <field offset="0" width="32" name="alpha" access="W" description="Bit 31 to 0 of alpha"/>
                    </fields>
                </register>
                <register offset="0x18" name="beta" access="W" description="Data signal of beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta" access="W" description="Bit 31 to 0 of beta"/>
                    </fields>
                </register>
                <register offset="0x20" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x24" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x2c" name="u1_1" access="W" description="Data signal of u1" range="32">
                    <fields>
                        <field offset="0" width="32" name="u1" access="W" description="Bit 31 to 0 of u1"/>
                    </fields>
                </register>
                <register offset="0x30" name="u1_2" access="W" description="Data signal of u1" range="32">
                    <fields>
                        <field offset="0" width="32" name="u1" access="W" description="Bit 63 to 32 of u1"/>
                    </fields>
                </register>
                <register offset="0x38" name="v1_1" access="W" description="Data signal of v1" range="32">
                    <fields>
                        <field offset="0" width="32" name="v1" access="W" description="Bit 31 to 0 of v1"/>
                    </fields>
                </register>
                <register offset="0x3c" name="v1_2" access="W" description="Data signal of v1" range="32">
                    <fields>
                        <field offset="0" width="32" name="v1" access="W" description="Bit 63 to 32 of v1"/>
                    </fields>
                </register>
                <register offset="0x44" name="u2_1" access="W" description="Data signal of u2" range="32">
                    <fields>
                        <field offset="0" width="32" name="u2" access="W" description="Bit 31 to 0 of u2"/>
                    </fields>
                </register>
                <register offset="0x48" name="u2_2" access="W" description="Data signal of u2" range="32">
                    <fields>
                        <field offset="0" width="32" name="u2" access="W" description="Bit 63 to 32 of u2"/>
                    </fields>
                </register>
                <register offset="0x50" name="v2_1" access="W" description="Data signal of v2" range="32">
                    <fields>
                        <field offset="0" width="32" name="v2" access="W" description="Bit 31 to 0 of v2"/>
                    </fields>
                </register>
                <register offset="0x54" name="v2_2" access="W" description="Data signal of v2" range="32">
                    <fields>
                        <field offset="0" width="32" name="v2" access="W" description="Bit 63 to 32 of v2"/>
                    </fields>
                </register>
                <register offset="0x5c" name="w_1" access="W" description="Data signal of w" range="32">
                    <fields>
                        <field offset="0" width="32" name="w" access="W" description="Bit 31 to 0 of w"/>
                    </fields>
                </register>
                <register offset="0x60" name="w_2" access="W" description="Data signal of w" range="32">
                    <fields>
                        <field offset="0" width="32" name="w" access="W" description="Bit 63 to 32 of w"/>
                    </fields>
                </register>
                <register offset="0x68" name="x_1" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 31 to 0 of x"/>
                    </fields>
                </register>
                <register offset="0x6c" name="x_2" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 63 to 32 of x"/>
                    </fields>
                </register>
                <register offset="0x74" name="y_1" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 31 to 0 of y"/>
                    </fields>
                </register>
                <register offset="0x78" name="y_2" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 63 to 32 of y"/>
                    </fields>
                </register>
                <register offset="0x80" name="z_1" access="W" description="Data signal of z" range="32">
                    <fields>
                        <field offset="0" width="32" name="z" access="W" description="Bit 31 to 0 of z"/>
                    </fields>
                </register>
                <register offset="0x84" name="z_2" access="W" description="Data signal of z" range="32">
                    <fields>
                        <field offset="0" width="32" name="z" access="W" description="Bit 63 to 32 of z"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="alpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="u1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="v1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="u2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="v2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="92" argName="w"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="116" argName="y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_gemver_32_A:m_axi_merlin_gmem_kernel_gemver_512_0:m_axi_merlin_gmem_kernel_gemver_32_0:m_axi_merlin_gmem_kernel_gemver_512_1:m_axi_merlin_gmem_kernel_gemver_32_1:m_axi_merlin_gmem_kernel_gemver_512_w:m_axi_merlin_gmem_kernel_gemver_32_x:m_axi_merlin_gmem_kernel_gemver_512_2:m_axi_merlin_gmem_kernel_gemver_32_2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_32_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_32_A_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_32_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="u1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="u1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_32_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_32_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_32_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="v1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="u2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="u2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_32_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_32_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_32_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="v2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_w" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_w_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_W_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_w_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="w"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="w"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_32_x" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_32_x_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_32_X_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_x_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="x"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_512_2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_512_2_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_512_2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_512_2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="y"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_gemver_32_2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_gemver_32_2_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_GEMVER_32_2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_BID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_RID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_WID</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_gemver_32_2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="z"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="z"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_0">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_1">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_2">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_A">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">alpha, 0x10, 32, W, Data signal of alpha, </column>
                    <column name="s_axi_control">beta, 0x18, 32, W, Data signal of beta, </column>
                    <column name="s_axi_control">A_1, 0x20, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x24, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">u1_1, 0x2c, 32, W, Data signal of u1, </column>
                    <column name="s_axi_control">u1_2, 0x30, 32, W, Data signal of u1, </column>
                    <column name="s_axi_control">v1_1, 0x38, 32, W, Data signal of v1, </column>
                    <column name="s_axi_control">v1_2, 0x3c, 32, W, Data signal of v1, </column>
                    <column name="s_axi_control">u2_1, 0x44, 32, W, Data signal of u2, </column>
                    <column name="s_axi_control">u2_2, 0x48, 32, W, Data signal of u2, </column>
                    <column name="s_axi_control">v2_1, 0x50, 32, W, Data signal of v2, </column>
                    <column name="s_axi_control">v2_2, 0x54, 32, W, Data signal of v2, </column>
                    <column name="s_axi_control">w_1, 0x5c, 32, W, Data signal of w, </column>
                    <column name="s_axi_control">w_2, 0x60, 32, W, Data signal of w, </column>
                    <column name="s_axi_control">x_1, 0x68, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">x_2, 0x6c, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">y_1, 0x74, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">y_2, 0x78, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">z_1, 0x80, 32, W, Data signal of z, </column>
                    <column name="s_axi_control">z_2, 0x84, 32, W, Data signal of z, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="alpha">in, float</column>
                    <column name="beta">in, float</column>
                    <column name="A">inout, float*</column>
                    <column name="u1">in, merlin_uint_512*</column>
                    <column name="v1">in, float*</column>
                    <column name="u2">in, merlin_uint_512*</column>
                    <column name="v2">in, float*</column>
                    <column name="w">inout, merlin_uint_512*</column>
                    <column name="x">inout, float*</column>
                    <column name="y">in, merlin_uint_512*</column>
                    <column name="z">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="alpha">s_axi_control, register, , name=alpha offset=0x10 range=32</column>
                    <column name="beta">s_axi_control, register, , name=beta offset=0x18 range=32</column>
                    <column name="A">m_axi_merlin_gmem_kernel_gemver_32_A, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x20 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x24 range=32</column>
                    <column name="u1">m_axi_merlin_gmem_kernel_gemver_512_0, interface, , </column>
                    <column name="u1">s_axi_control, register, offset, name=u1_1 offset=0x2c range=32</column>
                    <column name="u1">s_axi_control, register, offset, name=u1_2 offset=0x30 range=32</column>
                    <column name="v1">m_axi_merlin_gmem_kernel_gemver_32_0, interface, , </column>
                    <column name="v1">s_axi_control, register, offset, name=v1_1 offset=0x38 range=32</column>
                    <column name="v1">s_axi_control, register, offset, name=v1_2 offset=0x3c range=32</column>
                    <column name="u2">m_axi_merlin_gmem_kernel_gemver_512_1, interface, , </column>
                    <column name="u2">s_axi_control, register, offset, name=u2_1 offset=0x44 range=32</column>
                    <column name="u2">s_axi_control, register, offset, name=u2_2 offset=0x48 range=32</column>
                    <column name="v2">m_axi_merlin_gmem_kernel_gemver_32_1, interface, , </column>
                    <column name="v2">s_axi_control, register, offset, name=v2_1 offset=0x50 range=32</column>
                    <column name="v2">s_axi_control, register, offset, name=v2_2 offset=0x54 range=32</column>
                    <column name="w">m_axi_merlin_gmem_kernel_gemver_512_w, interface, , </column>
                    <column name="w">s_axi_control, register, offset, name=w_1 offset=0x5c range=32</column>
                    <column name="w">s_axi_control, register, offset, name=w_2 offset=0x60 range=32</column>
                    <column name="x">m_axi_merlin_gmem_kernel_gemver_32_x, interface, , </column>
                    <column name="x">s_axi_control, register, offset, name=x_1 offset=0x68 range=32</column>
                    <column name="x">s_axi_control, register, offset, name=x_2 offset=0x6c range=32</column>
                    <column name="y">m_axi_merlin_gmem_kernel_gemver_512_2, interface, , </column>
                    <column name="y">s_axi_control, register, offset, name=y_1 offset=0x74 range=32</column>
                    <column name="y">s_axi_control, register, offset, name=y_2 offset=0x78 range=32</column>
                    <column name="z">m_axi_merlin_gmem_kernel_gemver_32_2, interface, , </column>
                    <column name="z">s_axi_control, register, offset, name=z_1 offset=0x80 range=32</column>
                    <column name="z">s_axi_control, register, offset, name=z_2 offset=0x84 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_0">read, 25, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_1">read, 25, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_2">read, 25, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_A">read, 10000, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_A">write, 10000, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">read, 25, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">write, 25, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">write, 25, 512, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Widened, 25, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:43:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Inferred, 400, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:43:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_1">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Widened, 25, merlinL2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:62:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_1">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Inferred, 400, merlinL2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:62:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_2">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Widened, 25, merlinL6, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_2">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Inferred, 400, merlinL6, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:138:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_A">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Widened, 10000, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:24:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_A">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Inferred, 160000, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:24:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_A">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:162:25, write, Widened, 10000, merlinL9, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:195:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_A">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:200:25, write, Inferred, 160000, merlinL9, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:195:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Widened, 25, merlinL8, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:176:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Widened, 25, merlinL5, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Inferred, 400, merlinL8, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:176:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:29:96, read, Inferred, 400, merlinL5, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:119:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:86:58, write, Widen Fail, , merlinL4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:100:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:86:58, read, Widen Fail, , merlinL3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:81:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:86:58, read, Inferred, 25, merlinL3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:81:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:105:25, write, Inferred, 25, merlinL4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:100:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:162:25, write, Widened, 25, merlinL7, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:157:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_32_x">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:162:25, write, Inferred, 400, merlinL7, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_gemver.c:157:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">u1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_0">u1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">u2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_1">u2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">y, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_2">y, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_gemver_512_w">w, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Inferred, 25, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/gemver_MEDIUM_evaluation/only_nlp16/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_gemver.c:17" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_gemver.c:19" status="valid" parentFunction="merlin_memcpy_0" variable="dst_idx_0,dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:26" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_gemver.c:28" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="max=160000"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_gemver.c:36" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_gemver.c:38" status="valid" parentFunction="merlin_memcpy_1" variable="dst_idx_0,dst_idx_1,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:45" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_gemver.c:47" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="max=400"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_gemver.c:55" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_gemver.c:57" status="valid" parentFunction="merlin_memcpy_2" variable="dst_idx_0,dst_idx_1,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:64" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_gemver.c:66" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="max=400"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_gemver.c:74" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_gemver.c:76" status="valid" parentFunction="merlin_memcpy_3" variable="dst_idx_0,dst_idx_1,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:83" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_gemver.c:85" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="max=25"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_gemver.c:93" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_gemver.c:95" status="valid" parentFunction="merlin_memcpy_4" variable="dst_idx_0,src_idx_0,src_idx_1" isDirective="0" options="variable=dst_idx_0,src_idx_0,src_idx_1"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:102" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_gemver.c:104" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="max=25"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_gemver.c:112" status="valid" parentFunction="merlin_memcpy_5" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_gemver.c:114" status="valid" parentFunction="merlin_memcpy_5" variable="dst_idx_0,dst_idx_1,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:121" status="valid" parentFunction="merlin_memcpy_5" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_gemver.c:123" status="valid" parentFunction="merlin_memcpy_5" variable="" isDirective="0" options="max=400"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_gemver.c:131" status="valid" parentFunction="merlin_memcpy_6" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_gemver.c:133" status="valid" parentFunction="merlin_memcpy_6" variable="dst_idx_0,dst_idx_1,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:140" status="valid" parentFunction="merlin_memcpy_6" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_gemver.c:142" status="valid" parentFunction="merlin_memcpy_6" variable="" isDirective="0" options="max=400"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_gemver.c:150" status="valid" parentFunction="merlin_memcpy_7" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_gemver.c:152" status="valid" parentFunction="merlin_memcpy_7" variable="dst_idx_0,src_idx_0,src_idx_1" isDirective="0" options="variable=dst_idx_0,src_idx_0,src_idx_1"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:159" status="valid" parentFunction="merlin_memcpy_7" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_gemver.c:161" status="valid" parentFunction="merlin_memcpy_7" variable="" isDirective="0" options="max=400"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_gemver.c:169" status="valid" parentFunction="merlin_memcpy_8" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_gemver.c:171" status="valid" parentFunction="merlin_memcpy_8" variable="dst_idx_0,dst_idx_1,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:178" status="valid" parentFunction="merlin_memcpy_8" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_gemver.c:180" status="valid" parentFunction="merlin_memcpy_8" variable="" isDirective="0" options="max=400"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_gemver.c:188" status="valid" parentFunction="merlin_memcpy_9" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_gemver.c:190" status="valid" parentFunction="merlin_memcpy_9" variable="dst_idx_0,src_idx_0,src_idx_1,src_idx_2" isDirective="0" options="variable=dst_idx_0,src_idx_0,src_idx_1,src_idx_2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:197" status="valid" parentFunction="merlin_memcpy_9" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_gemver.c:199" status="valid" parentFunction="merlin_memcpy_9" variable="" isDirective="0" options="max=160000"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:207" status="valid" parentFunction="kernel_gemver" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=160000 bundle=merlin_gmem_kernel_gemver_32_A"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:209" status="valid" parentFunction="kernel_gemver" variable="u1" isDirective="0" options="m_axi port=u1 offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:211" status="valid" parentFunction="kernel_gemver" variable="u2" isDirective="0" options="m_axi port=u2 offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:213" status="valid" parentFunction="kernel_gemver" variable="v1" isDirective="0" options="m_axi port=v1 offset=slave depth=400 bundle=merlin_gmem_kernel_gemver_32_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:215" status="valid" parentFunction="kernel_gemver" variable="v2" isDirective="0" options="m_axi port=v2 offset=slave depth=400 bundle=merlin_gmem_kernel_gemver_32_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:217" status="valid" parentFunction="kernel_gemver" variable="w" isDirective="0" options="m_axi port=w offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_w"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:219" status="valid" parentFunction="kernel_gemver" variable="x" isDirective="0" options="m_axi port=x offset=slave depth=400 bundle=merlin_gmem_kernel_gemver_32_x"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:221" status="valid" parentFunction="kernel_gemver" variable="y" isDirective="0" options="m_axi port=y offset=slave depth=25 bundle=merlin_gmem_kernel_gemver_512_2"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:223" status="valid" parentFunction="kernel_gemver" variable="z" isDirective="0" options="m_axi port=z offset=slave depth=400 bundle=merlin_gmem_kernel_gemver_32_2"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:225" status="valid" parentFunction="kernel_gemver" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:227" status="valid" parentFunction="kernel_gemver" variable="alpha" isDirective="0" options="s_axilite port=alpha bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:229" status="valid" parentFunction="kernel_gemver" variable="beta" isDirective="0" options="s_axilite port=beta bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:231" status="valid" parentFunction="kernel_gemver" variable="u1" isDirective="0" options="s_axilite port=u1 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:233" status="valid" parentFunction="kernel_gemver" variable="u2" isDirective="0" options="s_axilite port=u2 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:235" status="valid" parentFunction="kernel_gemver" variable="v1" isDirective="0" options="s_axilite port=v1 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:237" status="valid" parentFunction="kernel_gemver" variable="v2" isDirective="0" options="s_axilite port=v2 bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:239" status="valid" parentFunction="kernel_gemver" variable="w" isDirective="0" options="s_axilite port=w bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:241" status="valid" parentFunction="kernel_gemver" variable="x" isDirective="0" options="s_axilite port=x bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:243" status="valid" parentFunction="kernel_gemver" variable="y" isDirective="0" options="s_axilite port=y bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:245" status="valid" parentFunction="kernel_gemver" variable="z" isDirective="0" options="s_axilite port=z bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_gemver.c:247" status="valid" parentFunction="kernel_gemver" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:249" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:251" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:253" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_gemver.c:255" status="invalid" parentFunction="kernel_gemver" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:279" status="valid" parentFunction="kernel_gemver" variable="z_8_0_buf" isDirective="0" options="variable=z_8_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:282" status="valid" parentFunction="kernel_gemver" variable="v2_10_0_buf" isDirective="0" options="variable=v2_10_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:285" status="valid" parentFunction="kernel_gemver" variable="u2_10_0_buf" isDirective="0" options="variable=u2_10_0_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:288" status="valid" parentFunction="kernel_gemver" variable="v1_10_0_buf" isDirective="0" options="variable=v1_10_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:291" status="valid" parentFunction="kernel_gemver" variable="u1_10_0_buf" isDirective="0" options="variable=u1_10_0_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:294" status="valid" parentFunction="kernel_gemver" variable="y_11_0_buf" isDirective="0" options="variable=y_11_0_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:297" status="valid" parentFunction="kernel_gemver" variable="x_12_0_buf" isDirective="0" options="variable=x_12_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:300" status="valid" parentFunction="kernel_gemver" variable="w_buf" isDirective="0" options="variable=w_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:303" status="valid" parentFunction="kernel_gemver" variable="x_buf_0" isDirective="0" options="variable=x_buf_0 complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_gemver.c:306" status="valid" parentFunction="kernel_gemver" variable="A_buf" isDirective="0" options="variable=A_buf complete dim=3"/>
        <Pragma type="dependence" location="../../../__merlinkernel_kernel_gemver.c:331" status="valid" parentFunction="kernel_gemver" variable="A_buf" isDirective="0" options="variable=A_buf array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:333" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_gemver.c:343" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:371" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../__merlinkernel_kernel_gemver.c:392" status="valid" parentFunction="kernel_gemver" variable="x_buf_0" isDirective="0" options="variable=x_buf_0 array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:394" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_gemver.c:404" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_gemver.c:425" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_gemver.c:435" status="valid" parentFunction="kernel_gemver" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:33" status="warning" parentFunction="merlin_get_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:40" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:47" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:54" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:61" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:74" status="warning" parentFunction="merlin_set_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:80" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:87" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:94" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:101" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

