<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1531" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1531{left:756px;bottom:69px;letter-spacing:0.09px;}
#t2_1531{left:802px;bottom:69px;letter-spacing:0.1px;}
#t3_1531{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_1531{left:87px;bottom:1088px;letter-spacing:-0.13px;}
#t5_1531{left:145px;bottom:1088px;}
#t6_1531{left:152px;bottom:1088px;letter-spacing:0.13px;}
#t7_1531{left:87px;bottom:1072px;letter-spacing:-0.11px;}
#t8_1531{left:235px;bottom:1072px;}
#t9_1531{left:243px;bottom:1073px;letter-spacing:0.09px;}
#ta_1531{left:87px;bottom:1057px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_1531{left:215px;bottom:1057px;}
#tc_1531{left:223px;bottom:1058px;letter-spacing:0.09px;}
#td_1531{left:87px;bottom:1042px;letter-spacing:-0.12px;}
#te_1531{left:237px;bottom:1042px;}
#tf_1531{left:245px;bottom:1043px;letter-spacing:0.12px;}
#tg_1531{left:87px;bottom:1027px;letter-spacing:-0.11px;}
#th_1531{left:124px;bottom:1027px;}
#ti_1531{left:132px;bottom:1027px;letter-spacing:0.12px;}
#tj_1531{left:87px;bottom:1011px;letter-spacing:-0.11px;}
#tk_1531{left:209px;bottom:1011px;}
#tl_1531{left:216px;bottom:1012px;letter-spacing:0.12px;}
#tm_1531{left:87px;bottom:996px;letter-spacing:-0.15px;}
#tn_1531{left:163px;bottom:996px;}
#to_1531{left:171px;bottom:997px;letter-spacing:0.13px;}
#tp_1531{left:87px;bottom:981px;letter-spacing:-0.12px;}
#tq_1531{left:332px;bottom:981px;}
#tr_1531{left:339px;bottom:981px;letter-spacing:0.12px;}
#ts_1531{left:87px;bottom:965px;letter-spacing:-0.11px;}
#tt_1531{left:334px;bottom:965px;}
#tu_1531{left:341px;bottom:966px;letter-spacing:0.13px;}
#tv_1531{left:87px;bottom:950px;letter-spacing:-0.11px;}
#tw_1531{left:174px;bottom:950px;}
#tx_1531{left:182px;bottom:951px;letter-spacing:0.13px;}
#ty_1531{left:200px;bottom:950px;}
#tz_1531{left:207px;bottom:951px;letter-spacing:0.13px;}
#t10_1531{left:87px;bottom:935px;letter-spacing:-0.12px;}
#t11_1531{left:141px;bottom:935px;}
#t12_1531{left:149px;bottom:936px;letter-spacing:0.08px;}
#t13_1531{left:87px;bottom:920px;letter-spacing:-0.12px;}
#t14_1531{left:143px;bottom:920px;}
#t15_1531{left:150px;bottom:920px;letter-spacing:0.08px;}
#t16_1531{left:87px;bottom:904px;letter-spacing:-0.12px;}
#t17_1531{left:284px;bottom:904px;}
#t18_1531{left:292px;bottom:905px;letter-spacing:0.08px;}
#t19_1531{left:69px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_1531{left:245px;bottom:889px;}
#t1b_1531{left:253px;bottom:890px;letter-spacing:0.13px;}
#t1c_1531{left:271px;bottom:889px;}
#t1d_1531{left:278px;bottom:890px;letter-spacing:0.12px;}
#t1e_1531{left:303px;bottom:889px;}
#t1f_1531{left:310px;bottom:890px;letter-spacing:0.12px;}
#t1g_1531{left:341px;bottom:889px;}
#t1h_1531{left:349px;bottom:890px;letter-spacing:0.12px;}
#t1i_1531{left:380px;bottom:889px;}
#t1j_1531{left:388px;bottom:890px;letter-spacing:0.12px;}
#t1k_1531{left:419px;bottom:889px;}
#t1l_1531{left:124px;bottom:874px;letter-spacing:0.12px;}
#t1m_1531{left:155px;bottom:874px;}
#t1n_1531{left:163px;bottom:874px;letter-spacing:0.12px;}
#t1o_1531{left:194px;bottom:874px;}
#t1p_1531{left:202px;bottom:874px;letter-spacing:0.12px;}
#t1q_1531{left:233px;bottom:874px;}
#t1r_1531{left:241px;bottom:874px;letter-spacing:0.12px;}
#t1s_1531{left:265px;bottom:874px;}
#t1t_1531{left:273px;bottom:874px;letter-spacing:0.12px;}
#t1u_1531{left:304px;bottom:874px;}
#t1v_1531{left:311px;bottom:874px;letter-spacing:0.12px;}
#t1w_1531{left:69px;bottom:859px;letter-spacing:-0.12px;}
#t1x_1531{left:87px;bottom:843px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1y_1531{left:263px;bottom:843px;}
#t1z_1531{left:270px;bottom:844px;letter-spacing:0.12px;}
#t20_1531{left:87px;bottom:828px;letter-spacing:-0.13px;}
#t21_1531{left:145px;bottom:828px;}
#t22_1531{left:153px;bottom:829px;letter-spacing:0.09px;}
#t23_1531{left:87px;bottom:813px;letter-spacing:-0.12px;}
#t24_1531{left:260px;bottom:813px;}
#t25_1531{left:267px;bottom:813px;letter-spacing:0.09px;}
#t26_1531{left:87px;bottom:797px;letter-spacing:-0.12px;}
#t27_1531{left:274px;bottom:797px;}
#t28_1531{left:281px;bottom:798px;letter-spacing:0.12px;}
#t29_1531{left:312px;bottom:797px;}
#t2a_1531{left:320px;bottom:798px;letter-spacing:0.12px;}
#t2b_1531{left:87px;bottom:782px;letter-spacing:-0.12px;}
#t2c_1531{left:210px;bottom:782px;}
#t2d_1531{left:217px;bottom:783px;letter-spacing:0.12px;}
#t2e_1531{left:87px;bottom:767px;letter-spacing:-0.12px;}
#t2f_1531{left:129px;bottom:767px;}
#t2g_1531{left:137px;bottom:768px;letter-spacing:0.12px;}
#t2h_1531{left:87px;bottom:752px;letter-spacing:-0.1px;}
#t2i_1531{left:210px;bottom:752px;}
#t2j_1531{left:217px;bottom:752px;letter-spacing:0.12px;}
#t2k_1531{left:87px;bottom:736px;letter-spacing:-0.12px;}
#t2l_1531{left:309px;bottom:736px;}
#t2m_1531{left:317px;bottom:737px;letter-spacing:0.12px;}
#t2n_1531{left:87px;bottom:721px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2o_1531{left:190px;bottom:721px;}
#t2p_1531{left:198px;bottom:722px;letter-spacing:0.12px;}
#t2q_1531{left:87px;bottom:706px;letter-spacing:-0.14px;}
#t2r_1531{left:192px;bottom:706px;}
#t2s_1531{left:199px;bottom:706px;letter-spacing:0.12px;}
#t2t_1531{left:87px;bottom:690px;letter-spacing:-0.14px;}
#t2u_1531{left:269px;bottom:690px;}
#t2v_1531{left:276px;bottom:691px;letter-spacing:0.09px;}
#t2w_1531{left:87px;bottom:675px;letter-spacing:-0.14px;}
#t2x_1531{left:248px;bottom:675px;}
#t2y_1531{left:256px;bottom:676px;letter-spacing:0.12px;}
#t2z_1531{left:87px;bottom:660px;letter-spacing:-0.11px;}
#t30_1531{left:258px;bottom:660px;}
#t31_1531{left:266px;bottom:661px;letter-spacing:0.09px;}
#t32_1531{left:87px;bottom:645px;letter-spacing:-0.12px;}
#t33_1531{left:214px;bottom:645px;}
#t34_1531{left:221px;bottom:645px;letter-spacing:0.12px;}
#t35_1531{left:87px;bottom:629px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t36_1531{left:216px;bottom:629px;}
#t37_1531{left:224px;bottom:630px;letter-spacing:0.12px;}
#t38_1531{left:87px;bottom:614px;letter-spacing:-0.12px;}
#t39_1531{left:171px;bottom:614px;}
#t3a_1531{left:178px;bottom:615px;letter-spacing:0.12px;}
#t3b_1531{left:210px;bottom:614px;}
#t3c_1531{left:217px;bottom:615px;letter-spacing:0.12px;}
#t3d_1531{left:87px;bottom:599px;letter-spacing:-0.13px;}
#t3e_1531{left:157px;bottom:599px;}
#t3f_1531{left:165px;bottom:599px;letter-spacing:0.12px;}
#t3g_1531{left:189px;bottom:599px;}
#t3h_1531{left:197px;bottom:599px;letter-spacing:0.12px;}
#t3i_1531{left:87px;bottom:584px;letter-spacing:-0.12px;}
#t3j_1531{left:261px;bottom:584px;}
#t3k_1531{left:269px;bottom:584px;letter-spacing:0.12px;}
#t3l_1531{left:87px;bottom:568px;letter-spacing:-0.12px;}
#t3m_1531{left:182px;bottom:568px;}
#t3n_1531{left:189px;bottom:569px;letter-spacing:0.09px;}
#t3o_1531{left:87px;bottom:553px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3p_1531{left:241px;bottom:553px;}
#t3q_1531{left:249px;bottom:554px;letter-spacing:0.12px;}
#t3r_1531{left:87px;bottom:538px;letter-spacing:-0.12px;}
#t3s_1531{left:302px;bottom:538px;}
#t3t_1531{left:309px;bottom:538px;letter-spacing:0.09px;}
#t3u_1531{left:341px;bottom:538px;}
#t3v_1531{left:348px;bottom:538px;letter-spacing:0.09px;}
#t3w_1531{left:87px;bottom:522px;letter-spacing:-0.11px;}
#t3x_1531{left:155px;bottom:522px;}
#t3y_1531{left:163px;bottom:523px;letter-spacing:0.09px;}
#t3z_1531{left:87px;bottom:507px;letter-spacing:-0.12px;}
#t40_1531{left:195px;bottom:507px;}
#t41_1531{left:203px;bottom:508px;letter-spacing:0.09px;}
#t42_1531{left:234px;bottom:507px;}
#t43_1531{left:241px;bottom:508px;letter-spacing:0.09px;}
#t44_1531{left:87px;bottom:492px;letter-spacing:-0.12px;}
#t45_1531{left:213px;bottom:492px;}
#t46_1531{left:221px;bottom:493px;letter-spacing:0.12px;}
#t47_1531{left:87px;bottom:477px;letter-spacing:-0.12px;}
#t48_1531{left:230px;bottom:477px;}
#t49_1531{left:237px;bottom:477px;letter-spacing:0.09px;}
#t4a_1531{left:87px;bottom:461px;letter-spacing:-0.12px;}
#t4b_1531{left:230px;bottom:461px;}
#t4c_1531{left:237px;bottom:462px;letter-spacing:0.09px;}
#t4d_1531{left:87px;bottom:446px;letter-spacing:-0.11px;}
#t4e_1531{left:238px;bottom:446px;}
#t4f_1531{left:245px;bottom:447px;letter-spacing:0.12px;}
#t4g_1531{left:69px;bottom:431px;letter-spacing:-0.12px;}
#t4h_1531{left:175px;bottom:431px;}
#t4i_1531{left:183px;bottom:431px;letter-spacing:0.12px;}
#t4j_1531{left:214px;bottom:431px;}
#t4k_1531{left:222px;bottom:431px;letter-spacing:0.12px;}
#t4l_1531{left:69px;bottom:415px;letter-spacing:-0.11px;}
#t4m_1531{left:196px;bottom:415px;}
#t4n_1531{left:204px;bottom:416px;letter-spacing:0.09px;}
#t4o_1531{left:235px;bottom:415px;}
#t4p_1531{left:243px;bottom:416px;letter-spacing:0.09px;}
#t4q_1531{left:69px;bottom:400px;letter-spacing:-0.12px;}
#t4r_1531{left:216px;bottom:400px;}
#t4s_1531{left:224px;bottom:401px;letter-spacing:0.12px;}
#t4t_1531{left:255px;bottom:400px;}
#t4u_1531{left:263px;bottom:401px;letter-spacing:0.12px;}
#t4v_1531{left:69px;bottom:385px;letter-spacing:-0.12px;}
#t4w_1531{left:236px;bottom:385px;}
#t4x_1531{left:243px;bottom:386px;letter-spacing:0.12px;}
#t4y_1531{left:275px;bottom:385px;}
#t4z_1531{left:282px;bottom:386px;letter-spacing:0.12px;}
#t50_1531{left:69px;bottom:370px;letter-spacing:-0.12px;}
#t51_1531{left:216px;bottom:370px;}
#t52_1531{left:224px;bottom:370px;letter-spacing:0.12px;}
#t53_1531{left:255px;bottom:370px;}
#t54_1531{left:263px;bottom:370px;letter-spacing:0.12px;}
#t55_1531{left:69px;bottom:354px;letter-spacing:-0.12px;}
#t56_1531{left:236px;bottom:354px;}
#t57_1531{left:243px;bottom:355px;letter-spacing:0.12px;}
#t58_1531{left:275px;bottom:354px;}
#t59_1531{left:282px;bottom:355px;letter-spacing:0.12px;}
#t5a_1531{left:69px;bottom:339px;letter-spacing:-0.12px;}
#t5b_1531{left:263px;bottom:339px;}
#t5c_1531{left:271px;bottom:340px;letter-spacing:0.09px;}
#t5d_1531{left:302px;bottom:339px;}
#t5e_1531{left:310px;bottom:340px;letter-spacing:0.09px;}
#t5f_1531{left:69px;bottom:324px;letter-spacing:-0.12px;}
#t5g_1531{left:210px;bottom:324px;}
#t5h_1531{left:218px;bottom:324px;letter-spacing:0.09px;}
#t5i_1531{left:242px;bottom:324px;}
#t5j_1531{left:250px;bottom:324px;letter-spacing:0.09px;}
#t5k_1531{left:274px;bottom:324px;}
#t5l_1531{left:282px;bottom:324px;letter-spacing:0.09px;}
#t5m_1531{left:313px;bottom:324px;}
#t5n_1531{left:321px;bottom:324px;letter-spacing:0.09px;}
#t5o_1531{left:352px;bottom:324px;}
#t5p_1531{left:360px;bottom:324px;letter-spacing:0.09px;}
#t5q_1531{left:69px;bottom:309px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5r_1531{left:263px;bottom:309px;}
#t5s_1531{left:271px;bottom:309px;letter-spacing:0.12px;}
#t5t_1531{left:302px;bottom:309px;}
#t5u_1531{left:310px;bottom:309px;letter-spacing:0.12px;}
#t5v_1531{left:69px;bottom:293px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5w_1531{left:182px;bottom:293px;}
#t5x_1531{left:190px;bottom:294px;letter-spacing:0.12px;}
#t5y_1531{left:221px;bottom:293px;}
#t5z_1531{left:228px;bottom:294px;letter-spacing:0.12px;}
#t60_1531{left:69px;bottom:278px;letter-spacing:-0.12px;}
#t61_1531{left:245px;bottom:278px;}
#t62_1531{left:252px;bottom:279px;letter-spacing:0.09px;}
#t63_1531{left:284px;bottom:278px;}
#t64_1531{left:291px;bottom:279px;letter-spacing:0.09px;}
#t65_1531{left:69px;bottom:263px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t66_1531{left:182px;bottom:263px;}
#t67_1531{left:190px;bottom:263px;letter-spacing:0.12px;}
#t68_1531{left:221px;bottom:263px;}
#t69_1531{left:228px;bottom:263px;letter-spacing:0.12px;}
#t6a_1531{left:69px;bottom:247px;letter-spacing:-0.11px;}
#t6b_1531{left:307px;bottom:247px;}
#t6c_1531{left:314px;bottom:248px;letter-spacing:0.13px;}
#t6d_1531{left:69px;bottom:232px;letter-spacing:-0.11px;}
#t6e_1531{left:165px;bottom:232px;}
#t6f_1531{left:172px;bottom:233px;letter-spacing:0.12px;}
#t6g_1531{left:69px;bottom:217px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6h_1531{left:87px;bottom:202px;letter-spacing:-0.11px;}
#t6i_1531{left:196px;bottom:202px;}
#t6j_1531{left:204px;bottom:202px;letter-spacing:0.1px;}
#t6k_1531{left:87px;bottom:186px;letter-spacing:-0.11px;}
#t6l_1531{left:167px;bottom:186px;}
#t6m_1531{left:175px;bottom:187px;letter-spacing:0.09px;}
#t6n_1531{left:87px;bottom:171px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t6o_1531{left:292px;bottom:171px;}
#t6p_1531{left:299px;bottom:172px;letter-spacing:0.12px;}
#t6q_1531{left:87px;bottom:156px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6r_1531{left:192px;bottom:156px;}
#t6s_1531{left:200px;bottom:156px;letter-spacing:0.12px;}
#t6t_1531{left:87px;bottom:140px;letter-spacing:-0.12px;}
#t6u_1531{left:131px;bottom:140px;}
#t6v_1531{left:138px;bottom:141px;letter-spacing:0.09px;}
#t6w_1531{left:87px;bottom:125px;letter-spacing:-0.11px;}
#t6x_1531{left:205px;bottom:125px;}
#t6y_1531{left:213px;bottom:126px;letter-spacing:0.12px;}
#t6z_1531{left:87px;bottom:110px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t70_1531{left:135px;bottom:110px;}
#t71_1531{left:143px;bottom:111px;letter-spacing:0.12px;}
#t72_1531{left:490px;bottom:1088px;letter-spacing:-0.12px;}
#t73_1531{left:539px;bottom:1088px;}
#t74_1531{left:547px;bottom:1088px;letter-spacing:0.09px;}
#t75_1531{left:472px;bottom:1072px;letter-spacing:-0.15px;}
#t76_1531{left:490px;bottom:1057px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t77_1531{left:570px;bottom:1057px;}
#t78_1531{left:577px;bottom:1058px;letter-spacing:0.12px;}
#t79_1531{left:602px;bottom:1057px;}
#t7a_1531{left:609px;bottom:1058px;letter-spacing:0.12px;}
#t7b_1531{left:490px;bottom:1042px;letter-spacing:-0.12px;}
#t7c_1531{left:536px;bottom:1042px;}
#t7d_1531{left:544px;bottom:1043px;letter-spacing:0.12px;}
#t7e_1531{left:490px;bottom:1027px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t7f_1531{left:614px;bottom:1027px;}
#t7g_1531{left:622px;bottom:1027px;letter-spacing:0.09px;}
#t7h_1531{left:490px;bottom:1011px;letter-spacing:-0.11px;}
#t7i_1531{left:626px;bottom:1011px;}
#t7j_1531{left:633px;bottom:1012px;letter-spacing:0.09px;}
#t7k_1531{left:490px;bottom:996px;letter-spacing:-0.11px;}
#t7l_1531{left:625px;bottom:996px;}
#t7m_1531{left:633px;bottom:997px;letter-spacing:0.12px;}
#t7n_1531{left:472px;bottom:981px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t7o_1531{left:490px;bottom:965px;letter-spacing:-0.11px;}
#t7p_1531{left:629px;bottom:965px;}
#t7q_1531{left:637px;bottom:966px;letter-spacing:0.09px;}
#t7r_1531{left:472px;bottom:950px;letter-spacing:-0.21px;}
#t7s_1531{left:490px;bottom:935px;letter-spacing:-0.12px;}
#t7t_1531{left:620px;bottom:935px;}
#t7u_1531{left:627px;bottom:936px;letter-spacing:0.12px;}
#t7v_1531{left:659px;bottom:935px;}
#t7w_1531{left:666px;bottom:936px;letter-spacing:0.12px;}
#t7x_1531{left:697px;bottom:935px;}
#t7y_1531{left:705px;bottom:936px;letter-spacing:0.12px;}
#t7z_1531{left:736px;bottom:935px;}
#t80_1531{left:744px;bottom:936px;letter-spacing:0.12px;}
#t81_1531{left:472px;bottom:920px;letter-spacing:-0.12px;}
#t82_1531{left:701px;bottom:920px;}
#t83_1531{left:709px;bottom:920px;letter-spacing:0.12px;}
#t84_1531{left:472px;bottom:904px;letter-spacing:-0.18px;}
#t85_1531{left:490px;bottom:889px;letter-spacing:-0.11px;}
#t86_1531{left:616px;bottom:889px;}
#t87_1531{left:624px;bottom:890px;letter-spacing:0.12px;}
#t88_1531{left:655px;bottom:889px;}
#t89_1531{left:663px;bottom:890px;letter-spacing:0.12px;}
#t8a_1531{left:472px;bottom:874px;letter-spacing:-0.12px;}
#t8b_1531{left:490px;bottom:859px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8c_1531{left:607px;bottom:859px;}
#t8d_1531{left:615px;bottom:859px;letter-spacing:0.09px;}
#t8e_1531{left:646px;bottom:859px;}
#t8f_1531{left:654px;bottom:859px;letter-spacing:0.09px;}
#t8g_1531{left:685px;bottom:859px;}
#t8h_1531{left:692px;bottom:859px;letter-spacing:0.09px;}
#t8i_1531{left:724px;bottom:859px;}
#t8j_1531{left:731px;bottom:859px;letter-spacing:0.09px;}
#t8k_1531{left:763px;bottom:859px;}
#t8l_1531{left:770px;bottom:859px;letter-spacing:0.09px;}
#t8m_1531{left:472px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8n_1531{left:541px;bottom:843px;}
#t8o_1531{left:549px;bottom:844px;letter-spacing:0.12px;}
#t8p_1531{left:573px;bottom:843px;}
#t8q_1531{left:581px;bottom:844px;letter-spacing:0.12px;}
#t8r_1531{left:472px;bottom:828px;letter-spacing:-0.12px;}
#t8s_1531{left:682px;bottom:828px;}
#t8t_1531{left:690px;bottom:829px;letter-spacing:0.12px;}
#t8u_1531{left:714px;bottom:828px;}
#t8v_1531{left:722px;bottom:829px;letter-spacing:0.12px;}
#t8w_1531{left:472px;bottom:813px;letter-spacing:-0.11px;}
#t8x_1531{left:472px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8y_1531{left:490px;bottom:782px;letter-spacing:-0.12px;}
#t8z_1531{left:749px;bottom:782px;}
#t90_1531{left:756px;bottom:783px;letter-spacing:0.12px;}
#t91_1531{left:490px;bottom:767px;letter-spacing:-0.12px;}
#t92_1531{left:693px;bottom:767px;}
#t93_1531{left:700px;bottom:768px;letter-spacing:0.12px;}
#t94_1531{left:490px;bottom:752px;letter-spacing:-0.12px;}
#t95_1531{left:843px;bottom:752px;}
#t96_1531{left:508px;bottom:737px;letter-spacing:0.09px;}
#t97_1531{left:490px;bottom:721px;letter-spacing:-0.11px;}
#t98_1531{left:523px;bottom:721px;}
#t99_1531{left:531px;bottom:722px;letter-spacing:0.12px;}
#t9a_1531{left:490px;bottom:706px;letter-spacing:-0.11px;}
#t9b_1531{left:624px;bottom:706px;}
#t9c_1531{left:632px;bottom:706px;letter-spacing:0.08px;}
#t9d_1531{left:490px;bottom:690px;letter-spacing:-0.11px;}
#t9e_1531{left:576px;bottom:690px;}
#t9f_1531{left:584px;bottom:691px;letter-spacing:0.08px;}
#t9g_1531{left:602px;bottom:690px;}
#t9h_1531{left:609px;bottom:691px;letter-spacing:0.08px;}
#t9i_1531{left:490px;bottom:675px;letter-spacing:-0.11px;}
#t9j_1531{left:542px;bottom:675px;}
#t9k_1531{left:550px;bottom:676px;letter-spacing:0.09px;}
#t9l_1531{left:472px;bottom:660px;letter-spacing:-0.15px;}
#t9m_1531{left:490px;bottom:645px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9n_1531{left:570px;bottom:645px;}
#t9o_1531{left:577px;bottom:645px;letter-spacing:0.13px;}
#t9p_1531{left:490px;bottom:629px;letter-spacing:-0.12px;}
#t9q_1531{left:686px;bottom:629px;}
#t9r_1531{left:694px;bottom:630px;letter-spacing:0.13px;}
#t9s_1531{left:472px;bottom:614px;letter-spacing:-0.11px;}
#t9t_1531{left:490px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9u_1531{left:607px;bottom:599px;}
#t9v_1531{left:614px;bottom:599px;letter-spacing:0.09px;}
#t9w_1531{left:639px;bottom:599px;}
#t9x_1531{left:647px;bottom:599px;letter-spacing:0.09px;}
#t9y_1531{left:671px;bottom:599px;}
#t9z_1531{left:679px;bottom:599px;letter-spacing:0.09px;}
#ta0_1531{left:703px;bottom:599px;}
#ta1_1531{left:711px;bottom:599px;letter-spacing:0.09px;}
#ta2_1531{left:735px;bottom:599px;}
#ta3_1531{left:743px;bottom:599px;letter-spacing:0.09px;}
#ta4_1531{left:767px;bottom:599px;}
#ta5_1531{left:775px;bottom:599px;letter-spacing:0.09px;}
#ta6_1531{left:472px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta7_1531{left:490px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta8_1531{left:607px;bottom:568px;}
#ta9_1531{left:614px;bottom:569px;letter-spacing:0.09px;}
#taa_1531{left:639px;bottom:568px;}
#tab_1531{left:647px;bottom:569px;letter-spacing:0.09px;}
#tac_1531{left:671px;bottom:568px;}
#tad_1531{left:679px;bottom:569px;letter-spacing:0.09px;}
#tae_1531{left:710px;bottom:568px;}
#taf_1531{left:717px;bottom:569px;letter-spacing:0.09px;}
#tag_1531{left:472px;bottom:553px;letter-spacing:-0.18px;}
#tah_1531{left:490px;bottom:538px;letter-spacing:-0.11px;}
#tai_1531{left:628px;bottom:538px;}
#taj_1531{left:635px;bottom:538px;letter-spacing:0.12px;}
#tak_1531{left:490px;bottom:522px;letter-spacing:-0.11px;}
#tal_1531{left:628px;bottom:522px;}
#tam_1531{left:635px;bottom:523px;letter-spacing:0.13px;}
#tan_1531{left:490px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tao_1531{left:561px;bottom:507px;}
#tap_1531{left:569px;bottom:508px;letter-spacing:0.12px;}
#taq_1531{left:490px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tar_1531{left:651px;bottom:492px;}
#tas_1531{left:658px;bottom:493px;letter-spacing:0.13px;}
#tat_1531{left:676px;bottom:492px;}
#tau_1531{left:684px;bottom:493px;letter-spacing:0.12px;}
#tav_1531{left:490px;bottom:477px;letter-spacing:-0.12px;word-spacing:0.01px;}
#taw_1531{left:570px;bottom:477px;}
#tax_1531{left:577px;bottom:477px;letter-spacing:0.13px;}
#tay_1531{left:595px;bottom:477px;}
#taz_1531{left:603px;bottom:477px;letter-spacing:0.13px;}
#tb0_1531{left:620px;bottom:477px;}
#tb1_1531{left:628px;bottom:477px;letter-spacing:0.13px;}
#tb2_1531{left:646px;bottom:477px;}
#tb3_1531{left:653px;bottom:477px;letter-spacing:0.08px;}
#tb4_1531{left:490px;bottom:461px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb5_1531{left:584px;bottom:461px;}
#tb6_1531{left:592px;bottom:462px;letter-spacing:0.08px;}
#tb7_1531{left:490px;bottom:446px;letter-spacing:-0.14px;}
#tb8_1531{left:555px;bottom:446px;}
#tb9_1531{left:562px;bottom:447px;letter-spacing:0.12px;}
#tba_1531{left:490px;bottom:431px;letter-spacing:-0.14px;}
#tbb_1531{left:508px;bottom:431px;}
#tbc_1531{left:516px;bottom:431px;letter-spacing:0.08px;}
#tbd_1531{left:490px;bottom:415px;letter-spacing:-0.12px;}
#tbe_1531{left:586px;bottom:415px;}
#tbf_1531{left:593px;bottom:416px;letter-spacing:0.13px;}
#tbg_1531{left:490px;bottom:400px;letter-spacing:-0.11px;}
#tbh_1531{left:629px;bottom:400px;}
#tbi_1531{left:636px;bottom:401px;letter-spacing:0.12px;}
#tbj_1531{left:490px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tbk_1531{left:618px;bottom:385px;}
#tbl_1531{left:626px;bottom:386px;letter-spacing:0.09px;}
#tbm_1531{left:490px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tbn_1531{left:640px;bottom:370px;}
#tbo_1531{left:648px;bottom:370px;letter-spacing:0.08px;}
#tbp_1531{left:490px;bottom:354px;letter-spacing:-0.13px;}
#tbq_1531{left:565px;bottom:354px;}
#tbr_1531{left:572px;bottom:355px;letter-spacing:0.13px;}
#tbs_1531{left:490px;bottom:339px;letter-spacing:-0.1px;}
#tbt_1531{left:655px;bottom:339px;}
#tbu_1531{left:663px;bottom:340px;letter-spacing:0.09px;}
#tbv_1531{left:490px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tbw_1531{left:609px;bottom:324px;}
#tbx_1531{left:616px;bottom:324px;letter-spacing:0.12px;}
#tby_1531{left:490px;bottom:309px;letter-spacing:-0.11px;}
#tbz_1531{left:614px;bottom:309px;}
#tc0_1531{left:622px;bottom:309px;letter-spacing:0.12px;}
#tc1_1531{left:490px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc2_1531{left:582px;bottom:293px;}
#tc3_1531{left:590px;bottom:294px;letter-spacing:0.09px;}
#tc4_1531{left:490px;bottom:278px;letter-spacing:-0.12px;}
#tc5_1531{left:643px;bottom:278px;}
#tc6_1531{left:651px;bottom:279px;letter-spacing:0.08px;}
#tc7_1531{left:668px;bottom:278px;}
#tc8_1531{left:676px;bottom:279px;letter-spacing:0.09px;}
#tc9_1531{left:490px;bottom:263px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tca_1531{left:619px;bottom:263px;}
#tcb_1531{left:627px;bottom:263px;letter-spacing:0.13px;}
#tcc_1531{left:645px;bottom:263px;}
#tcd_1531{left:652px;bottom:263px;letter-spacing:0.12px;}
#tce_1531{left:490px;bottom:247px;letter-spacing:-0.12px;}
#tcf_1531{left:646px;bottom:247px;}
#tcg_1531{left:654px;bottom:248px;letter-spacing:0.08px;}
#tch_1531{left:671px;bottom:247px;}
#tci_1531{left:679px;bottom:248px;letter-spacing:0.12px;}
#tcj_1531{left:490px;bottom:232px;letter-spacing:-0.09px;}
#tck_1531{left:538px;bottom:232px;}
#tcl_1531{left:546px;bottom:233px;letter-spacing:0.09px;}
#tcm_1531{left:490px;bottom:217px;letter-spacing:-0.12px;}
#tcn_1531{left:630px;bottom:217px;}
#tco_1531{left:638px;bottom:218px;letter-spacing:0.12px;}
#tcp_1531{left:490px;bottom:202px;letter-spacing:-0.11px;}
#tcq_1531{left:688px;bottom:202px;}
#tcr_1531{left:696px;bottom:202px;letter-spacing:0.08px;}
#tcs_1531{left:490px;bottom:186px;letter-spacing:-0.11px;}
#tct_1531{left:620px;bottom:186px;}
#tcu_1531{left:628px;bottom:187px;letter-spacing:0.08px;}
#tcv_1531{left:645px;bottom:186px;}
#tcw_1531{left:653px;bottom:187px;letter-spacing:0.12px;}
#tcx_1531{left:677px;bottom:186px;}
#tcy_1531{left:685px;bottom:187px;letter-spacing:0.12px;}
#tcz_1531{left:490px;bottom:171px;letter-spacing:-0.11px;word-spacing:0.01px;}
#td0_1531{left:676px;bottom:171px;}
#td1_1531{left:683px;bottom:172px;letter-spacing:0.12px;}
#td2_1531{left:490px;bottom:156px;letter-spacing:-0.12px;}
#td3_1531{left:630px;bottom:156px;}
#td4_1531{left:637px;bottom:156px;letter-spacing:0.12px;}
#td5_1531{left:490px;bottom:140px;letter-spacing:-0.12px;}
#td6_1531{left:596px;bottom:140px;}
#td7_1531{left:604px;bottom:141px;letter-spacing:0.13px;}
#td8_1531{left:490px;bottom:125px;letter-spacing:-0.11px;}
#td9_1531{left:598px;bottom:125px;}
#tda_1531{left:606px;bottom:126px;letter-spacing:0.08px;}
#tdb_1531{left:490px;bottom:110px;letter-spacing:-0.11px;}
#tdc_1531{left:564px;bottom:110px;}
#tdd_1531{left:571px;bottom:111px;letter-spacing:0.13px;}

.s1_1531{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1531{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s3_1531{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1531{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1531{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1531" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1531Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1531" style="-webkit-user-select: none;"><object width="935" height="1210" data="1531/1531.svg" type="image/svg+xml" id="pdf1531" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1531" class="t s1_1531">Vol. 3D </span><span id="t2_1531" class="t s1_1531">INDEX-19 </span>
<span id="t3_1531" class="t s2_1531">INDEX </span>
<span id="t4_1531" class="t s3_1531">executing</span><span id="t5_1531" class="t s4_1531">, </span><span id="t6_1531" class="t s5_1531">8-2 </span>
<span id="t7_1531" class="t s3_1531">Intel 286 processor tasks</span><span id="t8_1531" class="t s4_1531">, </span><span id="t9_1531" class="t s5_1531">23-37 </span>
<span id="ta_1531" class="t s3_1531">interrupt-handler task</span><span id="tb_1531" class="t s4_1531">, </span><span id="tc_1531" class="t s5_1531">6-11 </span>
<span id="td_1531" class="t s3_1531">interrupts and exceptions</span><span id="te_1531" class="t s4_1531">, </span><span id="tf_1531" class="t s5_1531">6-17 </span>
<span id="tg_1531" class="t s3_1531">linking</span><span id="th_1531" class="t s4_1531">, </span><span id="ti_1531" class="t s5_1531">8-15 </span>
<span id="tj_1531" class="t s3_1531">logical address space</span><span id="tk_1531" class="t s4_1531">, </span><span id="tl_1531" class="t s5_1531">8-18 </span>
<span id="tm_1531" class="t s3_1531">management</span><span id="tn_1531" class="t s4_1531">, </span><span id="to_1531" class="t s5_1531">8-1 </span>
<span id="tp_1531" class="t s3_1531">mapping linear and physical address space</span><span id="tq_1531" class="t s4_1531">, </span><span id="tr_1531" class="t s5_1531">8-17 </span>
<span id="ts_1531" class="t s3_1531">restart following an exception or interrupt</span><span id="tt_1531" class="t s4_1531">, </span><span id="tu_1531" class="t s5_1531">6-5 </span>
<span id="tv_1531" class="t s3_1531">state (context)</span><span id="tw_1531" class="t s4_1531">, </span><span id="tx_1531" class="t s5_1531">8-2</span><span id="ty_1531" class="t s4_1531">, </span><span id="tz_1531" class="t s5_1531">8-3 </span>
<span id="t10_1531" class="t s3_1531">structure</span><span id="t11_1531" class="t s4_1531">, </span><span id="t12_1531" class="t s5_1531">8-1 </span>
<span id="t13_1531" class="t s3_1531">switching</span><span id="t14_1531" class="t s4_1531">, </span><span id="t15_1531" class="t s5_1531">8-3 </span>
<span id="t16_1531" class="t s3_1531">task management data structures</span><span id="t17_1531" class="t s4_1531">, </span><span id="t18_1531" class="t s5_1531">8-3 </span>
<span id="t19_1531" class="t s3_1531">TF (trap) flag, EFLAGS register</span><span id="t1a_1531" class="t s4_1531">, </span><span id="t1b_1531" class="t s5_1531">2-9</span><span id="t1c_1531" class="t s4_1531">, </span><span id="t1d_1531" class="t s5_1531">6-17</span><span id="t1e_1531" class="t s4_1531">, </span><span id="t1f_1531" class="t s5_1531">18-11</span><span id="t1g_1531" class="t s4_1531">, </span><span id="t1h_1531" class="t s5_1531">18-13</span><span id="t1i_1531" class="t s4_1531">, </span><span id="t1j_1531" class="t s5_1531">18-36</span><span id="t1k_1531" class="t s4_1531">, </span>
<span id="t1l_1531" class="t s5_1531">18-38</span><span id="t1m_1531" class="t s4_1531">, </span><span id="t1n_1531" class="t s5_1531">18-39</span><span id="t1o_1531" class="t s4_1531">, </span><span id="t1p_1531" class="t s5_1531">18-41</span><span id="t1q_1531" class="t s4_1531">, </span><span id="t1r_1531" class="t s5_1531">21-4</span><span id="t1s_1531" class="t s4_1531">, </span><span id="t1t_1531" class="t s5_1531">21-19</span><span id="t1u_1531" class="t s4_1531">, </span><span id="t1v_1531" class="t s5_1531">32-11 </span>
<span id="t1w_1531" class="t s3_1531">Thermal monitoring </span>
<span id="t1x_1531" class="t s3_1531">advanced power management</span><span id="t1y_1531" class="t s4_1531">, </span><span id="t1z_1531" class="t s5_1531">15-35 </span>
<span id="t20_1531" class="t s3_1531">automatic</span><span id="t21_1531" class="t s4_1531">, </span><span id="t22_1531" class="t s5_1531">15-37 </span>
<span id="t23_1531" class="t s3_1531">automatic thermal monitoring</span><span id="t24_1531" class="t s4_1531">, </span><span id="t25_1531" class="t s5_1531">15-36 </span>
<span id="t26_1531" class="t s3_1531">catastrophic shutdown detector</span><span id="t27_1531" class="t s4_1531">, </span><span id="t28_1531" class="t s5_1531">15-36</span><span id="t29_1531" class="t s4_1531">, </span><span id="t2a_1531" class="t s5_1531">15-37 </span>
<span id="t2b_1531" class="t s3_1531">clock-modulation bits</span><span id="t2c_1531" class="t s4_1531">, </span><span id="t2d_1531" class="t s5_1531">15-40 </span>
<span id="t2e_1531" class="t s3_1531">C-state</span><span id="t2f_1531" class="t s4_1531">, </span><span id="t2g_1531" class="t s5_1531">15-35 </span>
<span id="t2h_1531" class="t s3_1531">detection of facilities</span><span id="t2i_1531" class="t s4_1531">, </span><span id="t2j_1531" class="t s5_1531">15-41 </span>
<span id="t2k_1531" class="t s3_1531">Enhanced Intel SpeedStep Technology</span><span id="t2l_1531" class="t s4_1531">, </span><span id="t2m_1531" class="t s5_1531">15-1 </span>
<span id="t2n_1531" class="t s3_1531">IA32_APERF MSR</span><span id="t2o_1531" class="t s4_1531">, </span><span id="t2p_1531" class="t s5_1531">15-2 </span>
<span id="t2q_1531" class="t s3_1531">IA32_MPERF MSR</span><span id="t2r_1531" class="t s4_1531">, </span><span id="t2s_1531" class="t s5_1531">15-1 </span>
<span id="t2t_1531" class="t s3_1531">IA32_THERM_INTERRUPT MSR</span><span id="t2u_1531" class="t s4_1531">, </span><span id="t2v_1531" class="t s5_1531">15-42 </span>
<span id="t2w_1531" class="t s3_1531">IA32_THERM_STATUS MSR</span><span id="t2x_1531" class="t s4_1531">, </span><span id="t2y_1531" class="t s5_1531">15-42 </span>
<span id="t2z_1531" class="t s3_1531">interrupt enable/disable flags</span><span id="t30_1531" class="t s4_1531">, </span><span id="t31_1531" class="t s5_1531">15-39 </span>
<span id="t32_1531" class="t s3_1531">interrupt mechanisms</span><span id="t33_1531" class="t s4_1531">, </span><span id="t34_1531" class="t s5_1531">15-36 </span>
<span id="t35_1531" class="t s3_1531">MWAIT extensions for</span><span id="t36_1531" class="t s4_1531">, </span><span id="t37_1531" class="t s5_1531">15-35 </span>
<span id="t38_1531" class="t s3_1531">on die sensors</span><span id="t39_1531" class="t s4_1531">, </span><span id="t3a_1531" class="t s5_1531">15-36</span><span id="t3b_1531" class="t s4_1531">, </span><span id="t3c_1531" class="t s5_1531">15-42 </span>
<span id="t3d_1531" class="t s3_1531">overview of</span><span id="t3e_1531" class="t s4_1531">, </span><span id="t3f_1531" class="t s5_1531">15-1</span><span id="t3g_1531" class="t s4_1531">, </span><span id="t3h_1531" class="t s5_1531">15-36 </span>
<span id="t3i_1531" class="t s3_1531">performance state transitions</span><span id="t3j_1531" class="t s4_1531">, </span><span id="t3k_1531" class="t s5_1531">15-38 </span>
<span id="t3l_1531" class="t s3_1531">sensor interrupt</span><span id="t3m_1531" class="t s4_1531">, </span><span id="t3n_1531" class="t s5_1531">11-1 </span>
<span id="t3o_1531" class="t s3_1531">setting thermal thresholds</span><span id="t3p_1531" class="t s4_1531">, </span><span id="t3q_1531" class="t s5_1531">15-42 </span>
<span id="t3r_1531" class="t s3_1531">software controlled clock modulation</span><span id="t3s_1531" class="t s4_1531">, </span><span id="t3t_1531" class="t s5_1531">15-36</span><span id="t3u_1531" class="t s4_1531">, </span><span id="t3v_1531" class="t s5_1531">15-40 </span>
<span id="t3w_1531" class="t s3_1531">status flags</span><span id="t3x_1531" class="t s4_1531">, </span><span id="t3y_1531" class="t s5_1531">15-38 </span>
<span id="t3z_1531" class="t s3_1531">status information</span><span id="t40_1531" class="t s4_1531">, </span><span id="t41_1531" class="t s5_1531">15-38</span><span id="t42_1531" class="t s4_1531">, </span><span id="t43_1531" class="t s5_1531">15-39 </span>
<span id="t44_1531" class="t s3_1531">stop clock mechanism</span><span id="t45_1531" class="t s4_1531">, </span><span id="t46_1531" class="t s5_1531">15-36 </span>
<span id="t47_1531" class="t s3_1531">thermal monitor 1 (TM1)</span><span id="t48_1531" class="t s4_1531">, </span><span id="t49_1531" class="t s5_1531">15-37 </span>
<span id="t4a_1531" class="t s3_1531">thermal monitor 2 (TM2)</span><span id="t4b_1531" class="t s4_1531">, </span><span id="t4c_1531" class="t s5_1531">15-37 </span>
<span id="t4d_1531" class="t s3_1531">TM flag, CPUID instruction</span><span id="t4e_1531" class="t s4_1531">, </span><span id="t4f_1531" class="t s5_1531">15-41 </span>
<span id="t4g_1531" class="t s3_1531">Thermal status bit</span><span id="t4h_1531" class="t s4_1531">, </span><span id="t4i_1531" class="t s5_1531">15-42</span><span id="t4j_1531" class="t s4_1531">, </span><span id="t4k_1531" class="t s5_1531">15-45 </span>
<span id="t4l_1531" class="t s3_1531">Thermal status log bit</span><span id="t4m_1531" class="t s4_1531">, </span><span id="t4n_1531" class="t s5_1531">15-42</span><span id="t4o_1531" class="t s4_1531">, </span><span id="t4p_1531" class="t s5_1531">15-46 </span>
<span id="t4q_1531" class="t s3_1531">Thermal threshold #1 log</span><span id="t4r_1531" class="t s4_1531">, </span><span id="t4s_1531" class="t s5_1531">15-43</span><span id="t4t_1531" class="t s4_1531">, </span><span id="t4u_1531" class="t s5_1531">15-46 </span>
<span id="t4v_1531" class="t s3_1531">Thermal threshold #1 status</span><span id="t4w_1531" class="t s4_1531">, </span><span id="t4x_1531" class="t s5_1531">15-43</span><span id="t4y_1531" class="t s4_1531">, </span><span id="t4z_1531" class="t s5_1531">15-46 </span>
<span id="t50_1531" class="t s3_1531">Thermal threshold #2 log</span><span id="t51_1531" class="t s4_1531">, </span><span id="t52_1531" class="t s5_1531">15-43</span><span id="t53_1531" class="t s4_1531">, </span><span id="t54_1531" class="t s5_1531">15-46 </span>
<span id="t55_1531" class="t s3_1531">Thermal threshold #2 status</span><span id="t56_1531" class="t s4_1531">, </span><span id="t57_1531" class="t s5_1531">15-43</span><span id="t58_1531" class="t s4_1531">, </span><span id="t59_1531" class="t s5_1531">15-46 </span>
<span id="t5a_1531" class="t s3_1531">THERMTRIP# interrupt enable bit</span><span id="t5b_1531" class="t s4_1531">, </span><span id="t5c_1531" class="t s5_1531">15-44</span><span id="t5d_1531" class="t s4_1531">, </span><span id="t5e_1531" class="t s5_1531">15-47 </span>
<span id="t5f_1531" class="t s3_1531">thread timeout indicator</span><span id="t5g_1531" class="t s4_1531">, </span><span id="t5h_1531" class="t s5_1531">17-3</span><span id="t5i_1531" class="t s4_1531">, </span><span id="t5j_1531" class="t s5_1531">17-7</span><span id="t5k_1531" class="t s4_1531">, </span><span id="t5l_1531" class="t s5_1531">17-10</span><span id="t5m_1531" class="t s4_1531">, </span><span id="t5n_1531" class="t s5_1531">17-13</span><span id="t5o_1531" class="t s4_1531">, </span><span id="t5p_1531" class="t s5_1531">17-15 </span>
<span id="t5q_1531" class="t s3_1531">Threshold #1 interrupt enable bit</span><span id="t5r_1531" class="t s4_1531">, </span><span id="t5s_1531" class="t s5_1531">15-44</span><span id="t5t_1531" class="t s4_1531">, </span><span id="t5u_1531" class="t s5_1531">15-47 </span>
<span id="t5v_1531" class="t s3_1531">Threshold #1 value</span><span id="t5w_1531" class="t s4_1531">, </span><span id="t5x_1531" class="t s5_1531">15-44</span><span id="t5y_1531" class="t s4_1531">, </span><span id="t5z_1531" class="t s5_1531">15-47 </span>
<span id="t60_1531" class="t s3_1531">Threshold #2 interrupt enable</span><span id="t61_1531" class="t s4_1531">, </span><span id="t62_1531" class="t s5_1531">15-44</span><span id="t63_1531" class="t s4_1531">, </span><span id="t64_1531" class="t s5_1531">15-47 </span>
<span id="t65_1531" class="t s3_1531">Threshold #2 value</span><span id="t66_1531" class="t s4_1531">, </span><span id="t67_1531" class="t s5_1531">15-44</span><span id="t68_1531" class="t s4_1531">, </span><span id="t69_1531" class="t s5_1531">15-47 </span>
<span id="t6a_1531" class="t s3_1531">TI (table indicator) flag, segment selector</span><span id="t6b_1531" class="t s4_1531">, </span><span id="t6c_1531" class="t s5_1531">3-7 </span>
<span id="t6d_1531" class="t s3_1531">Timer, local APIC</span><span id="t6e_1531" class="t s4_1531">, </span><span id="t6f_1531" class="t s5_1531">11-16 </span>
<span id="t6g_1531" class="t s3_1531">Time-stamp counter </span>
<span id="t6h_1531" class="t s3_1531">counting clockticks</span><span id="t6i_1531" class="t s4_1531">, </span><span id="t6j_1531" class="t s5_1531">20-139 </span>
<span id="t6k_1531" class="t s3_1531">description of</span><span id="t6l_1531" class="t s4_1531">, </span><span id="t6m_1531" class="t s5_1531">18-42 </span>
<span id="t6n_1531" class="t s3_1531">IA32_TIME_STAMP_COUNTER MSR</span><span id="t6o_1531" class="t s4_1531">, </span><span id="t6p_1531" class="t s5_1531">18-42 </span>
<span id="t6q_1531" class="t s3_1531">RDTSC instruction</span><span id="t6r_1531" class="t s4_1531">, </span><span id="t6s_1531" class="t s5_1531">18-42 </span>
<span id="t6t_1531" class="t s3_1531">reading</span><span id="t6u_1531" class="t s4_1531">, </span><span id="t6v_1531" class="t s5_1531">2-26 </span>
<span id="t6w_1531" class="t s3_1531">software drivers for</span><span id="t6x_1531" class="t s4_1531">, </span><span id="t6y_1531" class="t s5_1531">20-135 </span>
<span id="t6z_1531" class="t s3_1531">TSC flag</span><span id="t70_1531" class="t s4_1531">, </span><span id="t71_1531" class="t s5_1531">18-42 </span>
<span id="t72_1531" class="t s3_1531">TSD flag</span><span id="t73_1531" class="t s4_1531">, </span><span id="t74_1531" class="t s5_1531">18-42 </span>
<span id="t75_1531" class="t s3_1531">TLBs </span>
<span id="t76_1531" class="t s3_1531">description of</span><span id="t77_1531" class="t s4_1531">, </span><span id="t78_1531" class="t s5_1531">12-1</span><span id="t79_1531" class="t s4_1531">, </span><span id="t7a_1531" class="t s5_1531">12-5 </span>
<span id="t7b_1531" class="t s3_1531">flushing</span><span id="t7c_1531" class="t s4_1531">, </span><span id="t7d_1531" class="t s5_1531">12-19 </span>
<span id="t7e_1531" class="t s3_1531">invalidating (flushing)</span><span id="t7f_1531" class="t s4_1531">, </span><span id="t7g_1531" class="t s5_1531">2-25 </span>
<span id="t7h_1531" class="t s3_1531">relationship to PGE flag</span><span id="t7i_1531" class="t s4_1531">, </span><span id="t7j_1531" class="t s5_1531">23-19 </span>
<span id="t7k_1531" class="t s3_1531">relationship to PSE flag</span><span id="t7l_1531" class="t s4_1531">, </span><span id="t7m_1531" class="t s5_1531">12-20 </span>
<span id="t7n_1531" class="t s3_1531">TM1 and TM2 </span>
<span id="t7o_1531" class="t s3_1531">See: thermal monitoring</span><span id="t7p_1531" class="t s4_1531">, </span><span id="t7q_1531" class="t s5_1531">15-37 </span>
<span id="t7r_1531" class="t s3_1531">TMR </span>
<span id="t7s_1531" class="t s3_1531">Trigger Mode Register</span><span id="t7t_1531" class="t s4_1531">, </span><span id="t7u_1531" class="t s5_1531">11-31</span><span id="t7v_1531" class="t s4_1531">, </span><span id="t7w_1531" class="t s5_1531">11-39</span><span id="t7x_1531" class="t s4_1531">, </span><span id="t7y_1531" class="t s5_1531">11-41</span><span id="t7z_1531" class="t s4_1531">, </span><span id="t80_1531" class="t s5_1531">11-47 </span>
<span id="t81_1531" class="t s3_1531">TMR (Trigger Mode Register), local APIC</span><span id="t82_1531" class="t s4_1531">, </span><span id="t83_1531" class="t s5_1531">11-30 </span>
<span id="t84_1531" class="t s3_1531">TPR </span>
<span id="t85_1531" class="t s3_1531">Task Priority Register</span><span id="t86_1531" class="t s4_1531">, </span><span id="t87_1531" class="t s5_1531">11-38</span><span id="t88_1531" class="t s4_1531">, </span><span id="t89_1531" class="t s5_1531">11-41 </span>
<span id="t8a_1531" class="t s3_1531">TR (trace message enable) flag </span>
<span id="t8b_1531" class="t s3_1531">DEBUGCTLMSR MSR</span><span id="t8c_1531" class="t s4_1531">, </span><span id="t8d_1531" class="t s5_1531">18-13</span><span id="t8e_1531" class="t s4_1531">, </span><span id="t8f_1531" class="t s5_1531">18-36</span><span id="t8g_1531" class="t s4_1531">, </span><span id="t8h_1531" class="t s5_1531">18-38</span><span id="t8i_1531" class="t s4_1531">, </span><span id="t8j_1531" class="t s5_1531">18-39</span><span id="t8k_1531" class="t s4_1531">, </span><span id="t8l_1531" class="t s5_1531">18-41 </span>
<span id="t8m_1531" class="t s3_1531">Trace cache</span><span id="t8n_1531" class="t s4_1531">, </span><span id="t8o_1531" class="t s5_1531">12-4</span><span id="t8p_1531" class="t s4_1531">, </span><span id="t8q_1531" class="t s5_1531">12-5 </span>
<span id="t8r_1531" class="t s3_1531">Transcendental instruction accuracy</span><span id="t8s_1531" class="t s4_1531">, </span><span id="t8t_1531" class="t s5_1531">23-8</span><span id="t8u_1531" class="t s4_1531">, </span><span id="t8v_1531" class="t s5_1531">23-14 </span>
<span id="t8w_1531" class="t s3_1531">Translation lookaside buffer (see TLB) </span>
<span id="t8x_1531" class="t s3_1531">Trap gates </span>
<span id="t8y_1531" class="t s3_1531">difference between interrupt and trap gates</span><span id="t8z_1531" class="t s4_1531">, </span><span id="t90_1531" class="t s5_1531">6-17 </span>
<span id="t91_1531" class="t s3_1531">for 16-bit and 32-bit code modules</span><span id="t92_1531" class="t s4_1531">, </span><span id="t93_1531" class="t s5_1531">22-1 </span>
<span id="t94_1531" class="t s3_1531">handling a virtual-8086 mode interrupt or exception through</span><span id="t95_1531" class="t s4_1531">, </span>
<span id="t96_1531" class="t s5_1531">21-12 </span>
<span id="t97_1531" class="t s3_1531">in IDT</span><span id="t98_1531" class="t s4_1531">, </span><span id="t99_1531" class="t s5_1531">6-10 </span>
<span id="t9a_1531" class="t s3_1531">introduction for IA-32e</span><span id="t9b_1531" class="t s4_1531">, </span><span id="t9c_1531" class="t s5_1531">2-4 </span>
<span id="t9d_1531" class="t s3_1531">introduction to</span><span id="t9e_1531" class="t s4_1531">, </span><span id="t9f_1531" class="t s5_1531">2-4</span><span id="t9g_1531" class="t s4_1531">, </span><span id="t9h_1531" class="t s5_1531">2-5 </span>
<span id="t9i_1531" class="t s3_1531">layout of</span><span id="t9j_1531" class="t s4_1531">, </span><span id="t9k_1531" class="t s5_1531">6-10 </span>
<span id="t9l_1531" class="t s3_1531">Traps </span>
<span id="t9m_1531" class="t s3_1531">description of</span><span id="t9n_1531" class="t s4_1531">, </span><span id="t9o_1531" class="t s5_1531">6-5 </span>
<span id="t9p_1531" class="t s3_1531">restarting a program or task after</span><span id="t9q_1531" class="t s4_1531">, </span><span id="t9r_1531" class="t s5_1531">6-5 </span>
<span id="t9s_1531" class="t s3_1531">TS (task switched) flag </span>
<span id="t9t_1531" class="t s3_1531">CR0 control register</span><span id="t9u_1531" class="t s4_1531">, </span><span id="t9v_1531" class="t s5_1531">2-15</span><span id="t9w_1531" class="t s4_1531">, </span><span id="t9x_1531" class="t s5_1531">2-24</span><span id="t9y_1531" class="t s4_1531">, </span><span id="t9z_1531" class="t s5_1531">6-32</span><span id="ta0_1531" class="t s4_1531">, </span><span id="ta1_1531" class="t s5_1531">13-1</span><span id="ta2_1531" class="t s4_1531">, </span><span id="ta3_1531" class="t s5_1531">14-3</span><span id="ta4_1531" class="t s4_1531">, </span><span id="ta5_1531" class="t s5_1531">14-7 </span>
<span id="ta6_1531" class="t s3_1531">TSD (time-stamp counter disable) flag </span>
<span id="ta7_1531" class="t s3_1531">CR4 control register</span><span id="ta8_1531" class="t s4_1531">, </span><span id="ta9_1531" class="t s5_1531">2-17</span><span id="taa_1531" class="t s4_1531">, </span><span id="tab_1531" class="t s5_1531">5-24</span><span id="tac_1531" class="t s4_1531">, </span><span id="tad_1531" class="t s5_1531">18-43</span><span id="tae_1531" class="t s4_1531">, </span><span id="taf_1531" class="t s5_1531">23-18 </span>
<span id="tag_1531" class="t s3_1531">TSS </span>
<span id="tah_1531" class="t s3_1531">16-bit TSS, structure of</span><span id="tai_1531" class="t s4_1531">, </span><span id="taj_1531" class="t s5_1531">8-18 </span>
<span id="tak_1531" class="t s3_1531">32-bit TSS, structure of</span><span id="tal_1531" class="t s4_1531">, </span><span id="tam_1531" class="t s5_1531">8-3 </span>
<span id="tan_1531" class="t s3_1531">64-bit mode</span><span id="tao_1531" class="t s4_1531">, </span><span id="tap_1531" class="t s5_1531">8-19 </span>
<span id="taq_1531" class="t s3_1531">CR3 control register (PDBR)</span><span id="tar_1531" class="t s4_1531">, </span><span id="tas_1531" class="t s5_1531">8-4</span><span id="tat_1531" class="t s4_1531">, </span><span id="tau_1531" class="t s5_1531">8-17 </span>
<span id="tav_1531" class="t s3_1531">description of</span><span id="taw_1531" class="t s4_1531">, </span><span id="tax_1531" class="t s5_1531">2-4</span><span id="tay_1531" class="t s4_1531">, </span><span id="taz_1531" class="t s5_1531">2-5</span><span id="tb0_1531" class="t s4_1531">, </span><span id="tb1_1531" class="t s5_1531">8-1</span><span id="tb2_1531" class="t s4_1531">, </span><span id="tb3_1531" class="t s5_1531">8-3 </span>
<span id="tb4_1531" class="t s3_1531">EFLAGS register</span><span id="tb5_1531" class="t s4_1531">, </span><span id="tb6_1531" class="t s5_1531">8-4 </span>
<span id="tb7_1531" class="t s3_1531">EFLAGS.NT</span><span id="tb8_1531" class="t s4_1531">, </span><span id="tb9_1531" class="t s5_1531">8-15 </span>
<span id="tba_1531" class="t s3_1531">EIP</span><span id="tbb_1531" class="t s4_1531">, </span><span id="tbc_1531" class="t s5_1531">8-5 </span>
<span id="tbd_1531" class="t s3_1531">executing a task</span><span id="tbe_1531" class="t s4_1531">, </span><span id="tbf_1531" class="t s5_1531">8-2 </span>
<span id="tbg_1531" class="t s3_1531">floating-point save area</span><span id="tbh_1531" class="t s4_1531">, </span><span id="tbi_1531" class="t s5_1531">23-12 </span>
<span id="tbj_1531" class="t s3_1531">format in 64-bit mode</span><span id="tbk_1531" class="t s4_1531">, </span><span id="tbl_1531" class="t s5_1531">8-19 </span>
<span id="tbm_1531" class="t s3_1531">general-purpose registers</span><span id="tbn_1531" class="t s4_1531">, </span><span id="tbo_1531" class="t s5_1531">8-4 </span>
<span id="tbp_1531" class="t s3_1531">IA-32e mode</span><span id="tbq_1531" class="t s4_1531">, </span><span id="tbr_1531" class="t s5_1531">2-5 </span>
<span id="tbs_1531" class="t s3_1531">initialization for multitasking</span><span id="tbt_1531" class="t s4_1531">, </span><span id="tbu_1531" class="t s5_1531">10-10 </span>
<span id="tbv_1531" class="t s3_1531">interrupt stack table</span><span id="tbw_1531" class="t s4_1531">, </span><span id="tbx_1531" class="t s5_1531">8-19 </span>
<span id="tby_1531" class="t s3_1531">invalid TSS exception</span><span id="tbz_1531" class="t s4_1531">, </span><span id="tc0_1531" class="t s5_1531">6-36 </span>
<span id="tc1_1531" class="t s3_1531">IRET instruction</span><span id="tc2_1531" class="t s4_1531">, </span><span id="tc3_1531" class="t s5_1531">8-15 </span>
<span id="tc4_1531" class="t s3_1531">I/O map base address field</span><span id="tc5_1531" class="t s4_1531">, </span><span id="tc6_1531" class="t s5_1531">8-5</span><span id="tc7_1531" class="t s4_1531">, </span><span id="tc8_1531" class="t s5_1531">23-29 </span>
<span id="tc9_1531" class="t s3_1531">I/O permission bit map</span><span id="tca_1531" class="t s4_1531">, </span><span id="tcb_1531" class="t s5_1531">8-5</span><span id="tcc_1531" class="t s4_1531">, </span><span id="tcd_1531" class="t s5_1531">8-19 </span>
<span id="tce_1531" class="t s3_1531">LDT segment selector field</span><span id="tcf_1531" class="t s4_1531">, </span><span id="tcg_1531" class="t s5_1531">8-5</span><span id="tch_1531" class="t s4_1531">, </span><span id="tci_1531" class="t s5_1531">8-16 </span>
<span id="tcj_1531" class="t s3_1531">link field</span><span id="tck_1531" class="t s4_1531">, </span><span id="tcl_1531" class="t s5_1531">6-17 </span>
<span id="tcm_1531" class="t s3_1531">order of reads/writes to</span><span id="tcn_1531" class="t s4_1531">, </span><span id="tco_1531" class="t s5_1531">23-29 </span>
<span id="tcp_1531" class="t s3_1531">pointed to by task-gate descriptor</span><span id="tcq_1531" class="t s4_1531">, </span><span id="tcr_1531" class="t s5_1531">8-8 </span>
<span id="tcs_1531" class="t s3_1531">previous task link field</span><span id="tct_1531" class="t s4_1531">, </span><span id="tcu_1531" class="t s5_1531">8-5</span><span id="tcv_1531" class="t s4_1531">, </span><span id="tcw_1531" class="t s5_1531">8-15</span><span id="tcx_1531" class="t s4_1531">, </span><span id="tcy_1531" class="t s5_1531">8-16 </span>
<span id="tcz_1531" class="t s3_1531">privilege-level 0, 1, and 2 stacks</span><span id="td0_1531" class="t s4_1531">, </span><span id="td1_1531" class="t s5_1531">5-17 </span>
<span id="td2_1531" class="t s3_1531">referenced by task gate</span><span id="td3_1531" class="t s4_1531">, </span><span id="td4_1531" class="t s5_1531">6-17 </span>
<span id="td5_1531" class="t s3_1531">segment registers</span><span id="td6_1531" class="t s4_1531">, </span><span id="td7_1531" class="t s5_1531">8-4 </span>
<span id="td8_1531" class="t s3_1531">T (debug trap) flag</span><span id="td9_1531" class="t s4_1531">, </span><span id="tda_1531" class="t s5_1531">8-5 </span>
<span id="tdb_1531" class="t s3_1531">task register</span><span id="tdc_1531" class="t s4_1531">, </span><span id="tdd_1531" class="t s5_1531">8-7 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
