Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Sep 27 18:25:53 2024
| Host         : DESKTOP-F0SHCEQ running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
| Design       : top_wrapper
| Device       : xcku040-ffva1156-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 55
+-----------+----------+------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                | Violations |
+-----------+----------+------------------------------------------------------------+------------+
| DFX-3     | Warning  | Multiple Input Ports of Reconfigurable Module Share Driver | 45         |
| LUTAR-1   | Warning  | LUT drives async reset alert                               | 7          |
| TIMING-9  | Warning  | Unknown CDC Logic                                          | 1          |
| TIMING-18 | Warning  | Missing input or output delay                              | 2          |
+-----------+----------+------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DFX-3#1 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_awaddr[0] S_AXI_araddr[0] S_AXI3_awaddr[0] S_AXI3_araddr[0] S_AXI2_awaddr[0] S_AXI2_araddr[0] S_AXI1_awaddr[0] S_AXI1_araddr[0] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#2 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_awaddr[1] S_AXI_araddr[1] S_AXI3_awaddr[1] S_AXI3_araddr[1] S_AXI2_awaddr[1] S_AXI2_araddr[1] S_AXI1_awaddr[1] S_AXI1_araddr[1] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#3 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_awaddr[2] S_AXI_araddr[2] S_AXI3_awaddr[2] S_AXI3_araddr[2] S_AXI2_awaddr[2] S_AXI2_araddr[2] S_AXI1_awaddr[2] S_AXI1_araddr[2] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#4 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_awaddr[3] S_AXI_araddr[3] S_AXI3_awaddr[3] S_AXI3_araddr[3] S_AXI2_awaddr[3] S_AXI2_araddr[3] S_AXI1_awaddr[3] S_AXI1_araddr[3] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#5 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_awaddr[4] S_AXI_araddr[4] S_AXI3_awaddr[4] S_AXI3_araddr[4] S_AXI1_awaddr[4] S_AXI1_araddr[4] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#6 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_awaddr[5] S_AXI_araddr[5] S_AXI3_awaddr[5] S_AXI3_araddr[5] S_AXI1_awaddr[5] S_AXI1_araddr[5] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#7 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_awaddr[6] S_AXI_araddr[6] S_AXI3_awaddr[6] S_AXI3_araddr[6] S_AXI1_awaddr[6] S_AXI1_araddr[6] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#8 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_awaddr[7] S_AXI_araddr[7] S_AXI3_awaddr[7] S_AXI3_araddr[7] S_AXI1_awaddr[7] S_AXI1_araddr[7] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#9 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_awaddr[8] S_AXI_araddr[8] S_AXI3_awaddr[8] S_AXI3_araddr[8] S_AXI1_awaddr[8] S_AXI1_araddr[8] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#10 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[0] S_AXI3_wdata[0] S_AXI2_wdata[0] S_AXI1_wdata[0] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[31]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#11 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[10] S_AXI3_wdata[10] S_AXI2_wdata[10] S_AXI1_wdata[10] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[21]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#12 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[11] S_AXI3_wdata[11] S_AXI2_wdata[11] S_AXI1_wdata[11] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[20]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#13 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[12] S_AXI3_wdata[12] S_AXI2_wdata[12] S_AXI1_wdata[12] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[19]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#14 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[13] S_AXI3_wdata[13] S_AXI2_wdata[13] S_AXI1_wdata[13] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[18]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#15 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[14] S_AXI3_wdata[14] S_AXI2_wdata[14] S_AXI1_wdata[14] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#16 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[15] S_AXI3_wdata[15] S_AXI2_wdata[15] S_AXI1_wdata[15] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[16]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#17 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[16] S_AXI3_wdata[16] S_AXI2_wdata[16] S_AXI1_wdata[16] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[15]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#18 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[17] S_AXI3_wdata[17] S_AXI2_wdata[17] S_AXI1_wdata[17] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#19 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[18] S_AXI3_wdata[18] S_AXI2_wdata[18] S_AXI1_wdata[18] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#20 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[19] S_AXI3_wdata[19] S_AXI2_wdata[19] S_AXI1_wdata[19] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#21 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[1] S_AXI3_wdata[1] S_AXI2_wdata[1] S_AXI1_wdata[1] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[30]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#22 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[20] S_AXI3_wdata[20] S_AXI2_wdata[20] S_AXI1_wdata[20] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[11]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#23 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[21] S_AXI3_wdata[21] S_AXI2_wdata[21] S_AXI1_wdata[21] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#24 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[22] S_AXI3_wdata[22] S_AXI2_wdata[22] S_AXI1_wdata[22] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[9]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#25 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[23] S_AXI3_wdata[23] S_AXI2_wdata[23] S_AXI1_wdata[23] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[8]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#26 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[24] S_AXI3_wdata[24] S_AXI2_wdata[24] S_AXI1_wdata[24] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[7]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#27 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[25] S_AXI3_wdata[25] S_AXI2_wdata[25] S_AXI1_wdata[25] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[6]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#28 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[26] S_AXI3_wdata[26] S_AXI2_wdata[26] S_AXI1_wdata[26] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#29 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[27] S_AXI3_wdata[27] S_AXI2_wdata[27] S_AXI1_wdata[27] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[4]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#30 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[28] S_AXI3_wdata[28] S_AXI2_wdata[28] S_AXI1_wdata[28] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#31 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[29] S_AXI3_wdata[29] S_AXI2_wdata[29] S_AXI1_wdata[29] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[2]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#32 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[2] S_AXI3_wdata[2] S_AXI2_wdata[2] S_AXI1_wdata[2] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[29]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#33 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[30] S_AXI3_wdata[30] S_AXI2_wdata[30] S_AXI1_wdata[30] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[1]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#34 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[31] S_AXI3_wdata[31] S_AXI2_wdata[31] S_AXI1_wdata[31] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[0]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#35 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[3] S_AXI3_wdata[3] S_AXI2_wdata[3] S_AXI1_wdata[3] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[28]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#36 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[4] S_AXI3_wdata[4] S_AXI2_wdata[4] S_AXI1_wdata[4] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[27]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#37 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[5] S_AXI3_wdata[5] S_AXI2_wdata[5] S_AXI1_wdata[5] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[26]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#38 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[6] S_AXI3_wdata[6] S_AXI2_wdata[6] S_AXI1_wdata[6] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#39 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[7] S_AXI3_wdata[7] S_AXI2_wdata[7] S_AXI1_wdata[7] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[24]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#40 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[8] S_AXI3_wdata[8] S_AXI2_wdata[8] S_AXI1_wdata[8] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[23]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#41 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wdata[9] S_AXI3_wdata[9] S_AXI2_wdata[9] S_AXI1_wdata[9] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[22]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#42 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wstrb[0] S_AXI3_wstrb[0] S_AXI2_wstrb[0] S_AXI1_wstrb[0] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_reg[3]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#43 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wstrb[1] S_AXI3_wstrb[1] S_AXI2_wstrb[1] S_AXI1_wstrb[1] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_reg[2]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#44 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wstrb[2] S_AXI3_wstrb[2] S_AXI2_wstrb[2] S_AXI1_wstrb[2] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_reg[1]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

DFX-3#45 Warning
Multiple Input Ports of Reconfigurable Module Share Driver  
Multiple input ports 'S_AXI_wstrb[3] S_AXI3_wstrb[3] S_AXI2_wstrb[3] S_AXI1_wstrb[3] ' of reconfigurable module 'top_i/peripherals' are driven by the same cell 'top_i/microblaze_ss/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Byte_Enable_reg[0]'. In Dynamic Function eXchange flow, this type of boundary connection is sub-optimal. It is recommended that input ports of reconfigurable module do not share the same driving cells.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/RST,
top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/RST
top_i/memory_ss/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_i/microblaze_ss/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) default_sysclk_300_clk_p
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on ddr4_sdram_062_reset_n relative to clock(s) default_sysclk_300_clk_p
Related violations: <none>


