

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_25_12_5_3_0_32u_config2_s'
================================================================
* Date:           Sun Aug 10 20:23:44 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 7.994 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     3921|    63505| 31.344 us | 0.508 ms |  3921|  63505|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                    |                                                                         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149  |compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s  |        2|       78| 15.988 ns | 0.624 us |    2|   78|   none  |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3920|    63504|  5 ~ 81  |          -|          -|   784|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     31|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      4|    3212|   2492|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    351|    -|
|Register         |        -|      -|      43|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      4|    3255|   2874|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|       3|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                      Instance                                      |                                  Module                                 | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149  |compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s  |        1|      4|  3212|  2492|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                               |                                                                         |        1|      4|  3212|  2492|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln84_fu_258_p2   |     +    |      0|  0|  14|          10|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln84_fu_252_p2  |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  31|          22|          12|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_V_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_138  |   9|          2|   10|         20|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_write    |   9|          2|    1|          2|
    |res_V_data_10_V_write   |   9|          2|    1|          2|
    |res_V_data_11_V_write   |   9|          2|    1|          2|
    |res_V_data_12_V_write   |   9|          2|    1|          2|
    |res_V_data_13_V_write   |   9|          2|    1|          2|
    |res_V_data_14_V_write   |   9|          2|    1|          2|
    |res_V_data_15_V_write   |   9|          2|    1|          2|
    |res_V_data_16_V_write   |   9|          2|    1|          2|
    |res_V_data_17_V_write   |   9|          2|    1|          2|
    |res_V_data_18_V_write   |   9|          2|    1|          2|
    |res_V_data_19_V_write   |   9|          2|    1|          2|
    |res_V_data_1_V_write    |   9|          2|    1|          2|
    |res_V_data_20_V_write   |   9|          2|    1|          2|
    |res_V_data_21_V_write   |   9|          2|    1|          2|
    |res_V_data_22_V_write   |   9|          2|    1|          2|
    |res_V_data_23_V_write   |   9|          2|    1|          2|
    |res_V_data_24_V_write   |   9|          2|    1|          2|
    |res_V_data_25_V_write   |   9|          2|    1|          2|
    |res_V_data_26_V_write   |   9|          2|    1|          2|
    |res_V_data_27_V_write   |   9|          2|    1|          2|
    |res_V_data_28_V_write   |   9|          2|    1|          2|
    |res_V_data_29_V_write   |   9|          2|    1|          2|
    |res_V_data_2_V_write    |   9|          2|    1|          2|
    |res_V_data_30_V_write   |   9|          2|    1|          2|
    |res_V_data_31_V_write   |   9|          2|    1|          2|
    |res_V_data_3_V_write    |   9|          2|    1|          2|
    |res_V_data_4_V_write    |   9|          2|    1|          2|
    |res_V_data_5_V_write    |   9|          2|    1|          2|
    |res_V_data_6_V_write    |   9|          2|    1|          2|
    |res_V_data_7_V_write    |   9|          2|    1|          2|
    |res_V_data_8_V_write    |   9|          2|    1|          2|
    |res_V_data_9_V_write    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 351|         77|   46|         95|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                              | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln84_reg_267                                                                                 |  10|   0|   10|          0|
    |ap_CS_fsm                                                                                        |   4|   0|    4|          0|
    |ap_done_reg                                                                                      |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_25_12_5_3_0_32u_config2_s_fu_149_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_138                                                                           |  10|   0|   10|          0|
    |start_once_reg                                                                                   |   1|   0|    1|          0|
    |tmp_data_0_V_reg_272                                                                             |  16|   0|   16|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                            |  43|   0|   43|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|start_out               | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|start_write             | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<25,12,5,3,0>,32u>,config2> | return value |
|data_V_data_V_dout      |  in |   16|   ap_fifo  |                              data_V_data_V                              |    pointer   |
|data_V_data_V_empty_n   |  in |    1|   ap_fifo  |                              data_V_data_V                              |    pointer   |
|data_V_data_V_read      | out |    1|   ap_fifo  |                              data_V_data_V                              |    pointer   |
|res_V_data_0_V_din      | out |   25|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write    | out |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din      | out |   25|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write    | out |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din      | out |   25|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write    | out |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din      | out |   25|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write    | out |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din      | out |   25|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write    | out |    1|   ap_fifo  |                              res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din      | out |   25|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write    | out |    1|   ap_fifo  |                              res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din      | out |   25|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write    | out |    1|   ap_fifo  |                              res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din      | out |   25|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write    | out |    1|   ap_fifo  |                              res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din      | out |   25|   ap_fifo  |                              res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                              res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write    | out |    1|   ap_fifo  |                              res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din      | out |   25|   ap_fifo  |                              res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                              res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write    | out |    1|   ap_fifo  |                              res_V_data_9_V                             |    pointer   |
|res_V_data_10_V_din     | out |   25|   ap_fifo  |                             res_V_data_10_V                             |    pointer   |
|res_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_10_V                             |    pointer   |
|res_V_data_10_V_write   | out |    1|   ap_fifo  |                             res_V_data_10_V                             |    pointer   |
|res_V_data_11_V_din     | out |   25|   ap_fifo  |                             res_V_data_11_V                             |    pointer   |
|res_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_11_V                             |    pointer   |
|res_V_data_11_V_write   | out |    1|   ap_fifo  |                             res_V_data_11_V                             |    pointer   |
|res_V_data_12_V_din     | out |   25|   ap_fifo  |                             res_V_data_12_V                             |    pointer   |
|res_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_12_V                             |    pointer   |
|res_V_data_12_V_write   | out |    1|   ap_fifo  |                             res_V_data_12_V                             |    pointer   |
|res_V_data_13_V_din     | out |   25|   ap_fifo  |                             res_V_data_13_V                             |    pointer   |
|res_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_13_V                             |    pointer   |
|res_V_data_13_V_write   | out |    1|   ap_fifo  |                             res_V_data_13_V                             |    pointer   |
|res_V_data_14_V_din     | out |   25|   ap_fifo  |                             res_V_data_14_V                             |    pointer   |
|res_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_14_V                             |    pointer   |
|res_V_data_14_V_write   | out |    1|   ap_fifo  |                             res_V_data_14_V                             |    pointer   |
|res_V_data_15_V_din     | out |   25|   ap_fifo  |                             res_V_data_15_V                             |    pointer   |
|res_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_15_V                             |    pointer   |
|res_V_data_15_V_write   | out |    1|   ap_fifo  |                             res_V_data_15_V                             |    pointer   |
|res_V_data_16_V_din     | out |   25|   ap_fifo  |                             res_V_data_16_V                             |    pointer   |
|res_V_data_16_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_16_V                             |    pointer   |
|res_V_data_16_V_write   | out |    1|   ap_fifo  |                             res_V_data_16_V                             |    pointer   |
|res_V_data_17_V_din     | out |   25|   ap_fifo  |                             res_V_data_17_V                             |    pointer   |
|res_V_data_17_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_17_V                             |    pointer   |
|res_V_data_17_V_write   | out |    1|   ap_fifo  |                             res_V_data_17_V                             |    pointer   |
|res_V_data_18_V_din     | out |   25|   ap_fifo  |                             res_V_data_18_V                             |    pointer   |
|res_V_data_18_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_18_V                             |    pointer   |
|res_V_data_18_V_write   | out |    1|   ap_fifo  |                             res_V_data_18_V                             |    pointer   |
|res_V_data_19_V_din     | out |   25|   ap_fifo  |                             res_V_data_19_V                             |    pointer   |
|res_V_data_19_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_19_V                             |    pointer   |
|res_V_data_19_V_write   | out |    1|   ap_fifo  |                             res_V_data_19_V                             |    pointer   |
|res_V_data_20_V_din     | out |   25|   ap_fifo  |                             res_V_data_20_V                             |    pointer   |
|res_V_data_20_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_20_V                             |    pointer   |
|res_V_data_20_V_write   | out |    1|   ap_fifo  |                             res_V_data_20_V                             |    pointer   |
|res_V_data_21_V_din     | out |   25|   ap_fifo  |                             res_V_data_21_V                             |    pointer   |
|res_V_data_21_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_21_V                             |    pointer   |
|res_V_data_21_V_write   | out |    1|   ap_fifo  |                             res_V_data_21_V                             |    pointer   |
|res_V_data_22_V_din     | out |   25|   ap_fifo  |                             res_V_data_22_V                             |    pointer   |
|res_V_data_22_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_22_V                             |    pointer   |
|res_V_data_22_V_write   | out |    1|   ap_fifo  |                             res_V_data_22_V                             |    pointer   |
|res_V_data_23_V_din     | out |   25|   ap_fifo  |                             res_V_data_23_V                             |    pointer   |
|res_V_data_23_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_23_V                             |    pointer   |
|res_V_data_23_V_write   | out |    1|   ap_fifo  |                             res_V_data_23_V                             |    pointer   |
|res_V_data_24_V_din     | out |   25|   ap_fifo  |                             res_V_data_24_V                             |    pointer   |
|res_V_data_24_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_24_V                             |    pointer   |
|res_V_data_24_V_write   | out |    1|   ap_fifo  |                             res_V_data_24_V                             |    pointer   |
|res_V_data_25_V_din     | out |   25|   ap_fifo  |                             res_V_data_25_V                             |    pointer   |
|res_V_data_25_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_25_V                             |    pointer   |
|res_V_data_25_V_write   | out |    1|   ap_fifo  |                             res_V_data_25_V                             |    pointer   |
|res_V_data_26_V_din     | out |   25|   ap_fifo  |                             res_V_data_26_V                             |    pointer   |
|res_V_data_26_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_26_V                             |    pointer   |
|res_V_data_26_V_write   | out |    1|   ap_fifo  |                             res_V_data_26_V                             |    pointer   |
|res_V_data_27_V_din     | out |   25|   ap_fifo  |                             res_V_data_27_V                             |    pointer   |
|res_V_data_27_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_27_V                             |    pointer   |
|res_V_data_27_V_write   | out |    1|   ap_fifo  |                             res_V_data_27_V                             |    pointer   |
|res_V_data_28_V_din     | out |   25|   ap_fifo  |                             res_V_data_28_V                             |    pointer   |
|res_V_data_28_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_28_V                             |    pointer   |
|res_V_data_28_V_write   | out |    1|   ap_fifo  |                             res_V_data_28_V                             |    pointer   |
|res_V_data_29_V_din     | out |   25|   ap_fifo  |                             res_V_data_29_V                             |    pointer   |
|res_V_data_29_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_29_V                             |    pointer   |
|res_V_data_29_V_write   | out |    1|   ap_fifo  |                             res_V_data_29_V                             |    pointer   |
|res_V_data_30_V_din     | out |   25|   ap_fifo  |                             res_V_data_30_V                             |    pointer   |
|res_V_data_30_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_30_V                             |    pointer   |
|res_V_data_30_V_write   | out |    1|   ap_fifo  |                             res_V_data_30_V                             |    pointer   |
|res_V_data_31_V_din     | out |   25|   ap_fifo  |                             res_V_data_31_V                             |    pointer   |
|res_V_data_31_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_31_V                             |    pointer   |
|res_V_data_31_V_write   | out |    1|   ap_fifo  |                             res_V_data_31_V                             |    pointer   |
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

