Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module anton_mcu_top_tb.uut.core_top_inst1.mmu_inst1.register_file_inst1.BRAM_32B_SDP_RPORTA.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module anton_mcu_top_tb.uut.core_top_inst1.mmu_inst1.register_file_inst1.BRAM_32B_SDP_RPORTB.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module anton_mcu_top_tb.uut.instr_mem_inst1.Instr_ROM_1.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module anton_mcu_top_tb.uut.data_mem_inst1.Data_RAM_1.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 770000, Instance: anton_mcu_top_tb.uut.data_mem_inst1.Data_RAM_1.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1f4, B read address: 1f4
blk_mem_gen_v8_4_4 collision detected at time: 790000, Instance: anton_mcu_top_tb.uut.data_mem_inst1.Data_RAM_1.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1f4, B read address: 1f4
blk_mem_gen_v8_4_4 collision detected at time: 1370000, Instance: anton_mcu_top_tb.uut.core_top_inst1.mmu_inst1.register_file_inst1.BRAM_32B_SDP_RPORTA.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 9, B  read address: 9
$finish called at time : 2200 ns : File "D:/Harid/College/Win 2020/ECE3003/Project/RISC-V/Vivado Project/rv32i/rv32i.srcs/sim_1/new/anton_mcu_top_tb.sv" Line 88
