source ./vvv/bin/activate
export PYTHONPATH=${PYTHONPATH}
export SIM=verilator
export TOPLEVEL_LANG=verilog