{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 31 10:41:12 2018 " "Info: Processing started: Fri Aug 31 10:41:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off svm -c svm " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off svm -c svm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "svm EP2C20Q240C8 " "Info: Selected device EP2C20Q240C8 for design \"svm\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll0:inst3\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll0:inst3\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:inst3\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll0:inst3\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:inst3\|altpll:altpll_component\|_clk1 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for pll0:inst3\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Info: Pin ~ASDO~ is reserved at location 4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 9806 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Info: Pin ~nCSO~ is reserved at location 5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 9807 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 31 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node clk (placed in PIN 31 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst41 " "Info: Destination node inst41" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1024 1000 1064 1104 "inst41" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 1718 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 856 728 896 872 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 1712 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:inst3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll0:inst3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll0:inst3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 1055 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll0:inst3\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node pll0:inst3\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll0:inst3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 1055 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst51  " "Info: Automatically promoted node inst51 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "Info: Destination node SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/spi_master_v2.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst6|SB-ethernet:inst|spi_master_v2:inst1|cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 1031 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " "Info: Destination node SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|cs" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/spi_master_v2.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst4|SB-ethernet:inst|spi_master_v2:inst1|cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 2612 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst51~0 " "Info: Destination node inst51~0" {  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1024 1360 1424 1104 "inst51" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst51~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 9004 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1024 1360 1424 1104 "inst51" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 1714 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "u_dev_f:inst5\|clk1  " "Info: Automatically promoted node u_dev_f:inst5\|clk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "u_dev_f.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/u_dev_f.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { u_dev_f:inst5|clk1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 915 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "Info: Automatically promoted node SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0 " "Info: Destination node SB-All-EthernetSPI:inst4\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/spi_master_v2.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst4|SB-ethernet:inst|spi_master_v2:inst1|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 3513 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_cs_1 " "Info: Destination node eth_cs_1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { eth_cs_1 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "eth_cs_1" } } } } { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 1712 3496 3672 1728 "eth_cs_1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { eth_cs_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 1749 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/spi_master_v2.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst4|SB-ethernet:inst|spi_master_v2:inst1|cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 2612 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle  " "Info: Automatically promoted node SVM_2_level:inst1\|pwm_triangle:inst\|new_cycle " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pwm_triangle.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pwm_triangle.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|pwm_triangle:inst|new_cycle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 529 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SVM_2_level:inst2\|pwm_triangle:inst\|new_cycle  " "Info: Automatically promoted node SVM_2_level:inst2\|pwm_triangle:inst\|new_cycle " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pwm_triangle.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pwm_triangle.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst2|pwm_triangle:inst|new_cycle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 2171 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SVM_2_level:inst1\|pwm_triangle:inst\|data_capture  " "Info: Automatically promoted node SVM_2_level:inst1\|pwm_triangle:inst\|data_capture " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVM_2_level:inst1\|define_vectors_time:inst6\|old_synchr " "Info: Destination node SVM_2_level:inst1\|define_vectors_time:inst6\|old_synchr" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 28 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|define_vectors_time:inst6|old_synchr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 490 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVM_2_level:inst1\|define_vectors_time:inst6\|always1~7 " "Info: Destination node SVM_2_level:inst1\|define_vectors_time:inst6\|always1~7" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|define_vectors_time:inst6|always1~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 6952 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pwm_triangle.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pwm_triangle.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst1|pwm_triangle:inst|data_capture } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 530 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SVM_2_level:inst2\|pwm_triangle:inst\|data_capture  " "Info: Automatically promoted node SVM_2_level:inst2\|pwm_triangle:inst\|data_capture " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVM_2_level:inst2\|define_vectors_time:inst6\|old_synchr " "Info: Destination node SVM_2_level:inst2\|define_vectors_time:inst6\|old_synchr" {  } { { "define_vectors_time.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/define_vectors_time.v" 28 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst2|define_vectors_time:inst6|old_synchr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 2120 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SVM_2_level:inst2\|define_vectors_time:inst6\|always1~7 " "Info: Destination node SVM_2_level:inst2\|define_vectors_time:inst6\|always1~7" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst2|define_vectors_time:inst6|always1~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 7167 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pwm_triangle.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/pwm_triangle.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SVM_2_level:inst2|pwm_triangle:inst|data_capture } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 2172 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs  " "Info: Automatically promoted node SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|cs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0 " "Info: Destination node SB-All-EthernetSPI:inst6\|SB-ethernet:inst\|spi_master_v2:inst1\|Selector0~0" {  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/spi_master_v2.v" 33 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst6|SB-ethernet:inst|spi_master_v2:inst1|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 3659 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_cs_2 " "Info: Destination node eth_cs_2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { eth_cs_2 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "eth_cs_2" } } } } { "svm.bdf" "" { Schematic "E:/3_machine/2_level_svm_plis_3_mac/svm.bdf" { { 2208 3496 3672 2224 "eth_cs_2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { eth_cs_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 1752 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ethrnet_can/spi_master_v2.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/ethrnet_can/spi_master_v2.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SB-All-EthernetSPI:inst6|SB-ethernet:inst|spi_master_v2:inst1|cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/3_machine/2_level_svm_plis_3_mac/" 0 { } { { 0 { 0 ""} 0 1031 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "56 Embedded multiplier output " "Extra Info: Packed 56 registers into blocks of type Embedded multiplier output" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Info: Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "54.836 ns register register " "Info: Estimated most critical path is register to register delay of 54.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|i\[4\] 1 REG LAB_X39_Y11 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X39_Y11; Fanout = 24; REG Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|i\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|i[4] } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.370 ns) 0.881 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Message~16 2 COMB LAB_X39_Y11 46 " "Info: 2: + IC(0.511 ns) + CELL(0.370 ns) = 0.881 ns; Loc. = LAB_X39_Y11; Fanout = 46; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Message~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|i[4] SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Message~16 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.370 ns) 2.415 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Message~101 3 COMB LAB_X40_Y12 2 " "Info: 3: + IC(1.164 ns) + CELL(0.370 ns) = 2.415 ns; Loc. = LAB_X40_Y12; Fanout = 2; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Message~101'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Message~16 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Message~101 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.370 ns) 4.332 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~103 4 COMB LAB_X38_Y14 9 " "Info: 4: + IC(1.547 ns) + CELL(0.370 ns) = 4.332 ns; Loc. = LAB_X38_Y14; Fanout = 9; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~103'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Message~101 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~103 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 5.143 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~105 5 COMB LAB_X38_Y14 2 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 5.143 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~105'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~103 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~105 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.370 ns) 6.677 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~107 6 COMB LAB_X37_Y15 6 " "Info: 6: + IC(1.164 ns) + CELL(0.370 ns) = 6.677 ns; Loc. = LAB_X37_Y15; Fanout = 6; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~107'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~105 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~107 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 7.487 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~127 7 COMB LAB_X37_Y15 12 " "Info: 7: + IC(0.160 ns) + CELL(0.650 ns) = 7.487 ns; Loc. = LAB_X37_Y15; Fanout = 12; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~107 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~127 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.370 ns) 9.012 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~161 8 COMB LAB_X37_Y16 3 " "Info: 8: + IC(1.155 ns) + CELL(0.370 ns) = 9.012 ns; Loc. = LAB_X37_Y16; Fanout = 3; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~161'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~127 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~161 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.624 ns) 10.537 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~166 9 COMB LAB_X37_Y17 1 " "Info: 9: + IC(0.901 ns) + CELL(0.624 ns) = 10.537 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~166'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~161 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~166 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 11.348 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~167 10 COMB LAB_X37_Y17 2 " "Info: 10: + IC(0.605 ns) + CELL(0.206 ns) = 11.348 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~167'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~166 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~167 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 12.159 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~168 11 COMB LAB_X37_Y17 13 " "Info: 11: + IC(0.605 ns) + CELL(0.206 ns) = 12.159 ns; Loc. = LAB_X37_Y17; Fanout = 13; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~168'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~167 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~168 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.370 ns) 13.684 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~171 12 COMB LAB_X36_Y16 7 " "Info: 12: + IC(1.155 ns) + CELL(0.370 ns) = 13.684 ns; Loc. = LAB_X36_Y16; Fanout = 7; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~171'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~168 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~171 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 14.494 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~204 13 COMB LAB_X36_Y16 15 " "Info: 13: + IC(0.160 ns) + CELL(0.650 ns) = 14.494 ns; Loc. = LAB_X36_Y16; Fanout = 15; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~204'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~171 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~204 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.370 ns) 16.401 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~250 14 COMB LAB_X34_Y17 5 " "Info: 14: + IC(1.537 ns) + CELL(0.370 ns) = 16.401 ns; Loc. = LAB_X34_Y17; Fanout = 5; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~250'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~204 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~250 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 17.211 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~256 15 COMB LAB_X34_Y17 13 " "Info: 15: + IC(0.160 ns) + CELL(0.650 ns) = 17.211 ns; Loc. = LAB_X34_Y17; Fanout = 13; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~256'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~250 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~256 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 18.022 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~260 16 COMB LAB_X34_Y17 12 " "Info: 16: + IC(0.187 ns) + CELL(0.624 ns) = 18.022 ns; Loc. = LAB_X34_Y17; Fanout = 12; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~260'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~256 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~260 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 18.833 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~272 17 COMB LAB_X34_Y17 3 " "Info: 17: + IC(0.187 ns) + CELL(0.624 ns) = 18.833 ns; Loc. = LAB_X34_Y17; Fanout = 3; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~272'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~260 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~272 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 19.643 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~287 18 COMB LAB_X34_Y17 9 " "Info: 18: + IC(0.160 ns) + CELL(0.650 ns) = 19.643 ns; Loc. = LAB_X34_Y17; Fanout = 9; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~287'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~272 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~287 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.206 ns) 21.138 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~288 19 COMB LAB_X32_Y17 5 " "Info: 19: + IC(1.289 ns) + CELL(0.206 ns) = 21.138 ns; Loc. = LAB_X32_Y17; Fanout = 5; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~288'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~287 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~288 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.206 ns) 22.635 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~289 20 COMB LAB_X36_Y17 6 " "Info: 20: + IC(1.291 ns) + CELL(0.206 ns) = 22.635 ns; Loc. = LAB_X36_Y17; Fanout = 6; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~289'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~288 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~289 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.624 ns) 24.558 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~352 21 COMB LAB_X34_Y14 4 " "Info: 21: + IC(1.299 ns) + CELL(0.624 ns) = 24.558 ns; Loc. = LAB_X34_Y14; Fanout = 4; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~352'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~289 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~352 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 25.368 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~354 22 COMB LAB_X34_Y14 7 " "Info: 22: + IC(0.160 ns) + CELL(0.650 ns) = 25.368 ns; Loc. = LAB_X34_Y14; Fanout = 7; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~354'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~352 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~354 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.650 ns) 26.485 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~377 23 COMB LAB_X35_Y14 6 " "Info: 23: + IC(0.467 ns) + CELL(0.650 ns) = 26.485 ns; Loc. = LAB_X35_Y14; Fanout = 6; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~377'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~354 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~377 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.624 ns) 27.980 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~390 24 COMB LAB_X33_Y14 2 " "Info: 24: + IC(0.871 ns) + CELL(0.624 ns) = 27.980 ns; Loc. = LAB_X33_Y14; Fanout = 2; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~390'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~377 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~390 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 28.790 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~430 25 COMB LAB_X33_Y14 10 " "Info: 25: + IC(0.160 ns) + CELL(0.650 ns) = 28.790 ns; Loc. = LAB_X33_Y14; Fanout = 10; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~430'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~390 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~430 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 29.601 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~441 26 COMB LAB_X33_Y14 13 " "Info: 26: + IC(0.441 ns) + CELL(0.370 ns) = 29.601 ns; Loc. = LAB_X33_Y14; Fanout = 13; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~441'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~430 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~441 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 30.412 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~458 27 COMB LAB_X33_Y14 4 " "Info: 27: + IC(0.187 ns) + CELL(0.624 ns) = 30.412 ns; Loc. = LAB_X33_Y14; Fanout = 4; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~458'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~441 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~458 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.650 ns) 31.951 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~483 28 COMB LAB_X32_Y11 13 " "Info: 28: + IC(0.889 ns) + CELL(0.650 ns) = 31.951 ns; Loc. = LAB_X32_Y11; Fanout = 13; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~483'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~458 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~483 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 33.069 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~1010 29 COMB LAB_X31_Y11 9 " "Info: 29: + IC(0.912 ns) + CELL(0.206 ns) = 33.069 ns; Loc. = LAB_X31_Y11; Fanout = 9; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~1010'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~483 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~1010 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.650 ns) 34.563 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~636 30 COMB LAB_X33_Y11 1 " "Info: 30: + IC(0.844 ns) + CELL(0.650 ns) = 34.563 ns; Loc. = LAB_X33_Y11; Fanout = 1; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~636'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~1010 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~636 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 35.374 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~637 31 COMB LAB_X33_Y11 3 " "Info: 31: + IC(0.187 ns) + CELL(0.624 ns) = 35.374 ns; Loc. = LAB_X33_Y11; Fanout = 3; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~637'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~636 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~637 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 36.492 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~651 32 COMB LAB_X34_Y11 7 " "Info: 32: + IC(0.494 ns) + CELL(0.624 ns) = 36.492 ns; Loc. = LAB_X34_Y11; Fanout = 7; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~651'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~637 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~651 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.370 ns) 37.987 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~660 33 COMB LAB_X32_Y11 8 " "Info: 33: + IC(1.125 ns) + CELL(0.370 ns) = 37.987 ns; Loc. = LAB_X32_Y11; Fanout = 8; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~660'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~651 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~660 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.650 ns) 39.526 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~807 34 COMB LAB_X33_Y8 1 " "Info: 34: + IC(0.889 ns) + CELL(0.650 ns) = 39.526 ns; Loc. = LAB_X33_Y8; Fanout = 1; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~807'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~660 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~807 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.206 ns) 41.051 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~808 35 COMB LAB_X34_Y9 2 " "Info: 35: + IC(1.319 ns) + CELL(0.206 ns) = 41.051 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~808'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~807 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~808 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 41.862 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~809 36 COMB LAB_X34_Y9 2 " "Info: 36: + IC(0.605 ns) + CELL(0.206 ns) = 41.862 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~809'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~808 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~809 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 42.673 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~818 37 COMB LAB_X34_Y9 1 " "Info: 37: + IC(0.187 ns) + CELL(0.624 ns) = 42.673 ns; Loc. = LAB_X34_Y9; Fanout = 1; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~818'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~809 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~818 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 43.484 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~819 38 COMB LAB_X34_Y9 6 " "Info: 38: + IC(0.605 ns) + CELL(0.206 ns) = 43.484 ns; Loc. = LAB_X34_Y9; Fanout = 6; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~819'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~818 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~819 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 44.295 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~851 39 COMB LAB_X34_Y9 7 " "Info: 39: + IC(0.187 ns) + CELL(0.624 ns) = 44.295 ns; Loc. = LAB_X34_Y9; Fanout = 7; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~851'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~819 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~851 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 45.106 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~963 40 COMB LAB_X34_Y9 2 " "Info: 40: + IC(0.441 ns) + CELL(0.370 ns) = 45.106 ns; Loc. = LAB_X34_Y9; Fanout = 2; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|y~963'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~851 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~963 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.370 ns) 46.631 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Equal4~83 41 COMB LAB_X34_Y10 2 " "Info: 41: + IC(1.155 ns) + CELL(0.370 ns) = 46.631 ns; Loc. = LAB_X34_Y10; Fanout = 2; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Equal4~83'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~963 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Equal4~83 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 47.441 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Equal4~86 42 COMB LAB_X34_Y10 1 " "Info: 42: + IC(0.187 ns) + CELL(0.623 ns) = 47.441 ns; Loc. = LAB_X34_Y10; Fanout = 1; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Equal4~86'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Equal4~83 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Equal4~86 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.206 ns) 49.348 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Equal4~87 43 COMB LAB_X36_Y9 1 " "Info: 43: + IC(1.701 ns) + CELL(0.206 ns) = 49.348 ns; Loc. = LAB_X36_Y9; Fanout = 1; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Equal4~87'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Equal4~86 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Equal4~87 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.646 ns) 50.154 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|flagEnable~3 44 COMB LAB_X36_Y9 1 " "Info: 44: + IC(0.160 ns) + CELL(0.646 ns) = 50.154 ns; Loc. = LAB_X36_Y9; Fanout = 1; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|flagEnable~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Equal4~87 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|flagEnable~3 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 50.965 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|flagEnable~4 45 COMB LAB_X36_Y9 5 " "Info: 45: + IC(0.441 ns) + CELL(0.370 ns) = 50.965 ns; Loc. = LAB_X36_Y9; Fanout = 5; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|flagEnable~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|flagEnable~3 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|flagEnable~4 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.650 ns) 52.505 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Reg346\[0\]~0 46 COMB LAB_X35_Y13 85 " "Info: 46: + IC(0.890 ns) + CELL(0.650 ns) = 52.505 ns; Loc. = LAB_X35_Y13; Fanout = 85; COMB Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Reg346\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|flagEnable~4 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Reg346[0]~0 } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.855 ns) 54.836 ns SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Reg343\[2\] 47 REG LAB_X32_Y17 10 " "Info: 47: + IC(1.476 ns) + CELL(0.855 ns) = 54.836 ns; Loc. = LAB_X32_Y17; Fanout = 10; REG Node = 'SP270ModbusMasterRTU:inst13\|modbus_Rx_v7:ins2313t\|Reg343\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Reg346[0]~0 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Reg343[2] } "NODE_NAME" } } { "sp270crc4020/modbus_Rx_v7.v" "" { Text "E:/3_machine/2_level_svm_plis_3_mac/sp270crc4020/modbus_Rx_v7.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.178 ns ( 40.44 % ) " "Info: Total cell delay = 22.178 ns ( 40.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "32.658 ns ( 59.56 % ) " "Info: Total interconnect delay = 32.658 ns ( 59.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "54.836 ns" { SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|i[4] SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Message~16 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Message~101 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~103 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~105 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~107 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~127 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~161 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~166 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~167 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~168 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~171 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~204 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~250 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~256 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~260 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~272 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~287 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~288 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~289 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~352 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~354 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~377 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~390 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~430 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~441 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~458 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~483 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~1010 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~636 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~637 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~651 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~660 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~807 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~808 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~809 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~818 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~819 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~851 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|y~963 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Equal4~83 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Equal4~86 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Equal4~87 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|flagEnable~3 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|flagEnable~4 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Reg346[0]~0 SP270ModbusMasterRTU:inst13|modbus_Rx_v7:ins2313t|Reg343[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X25_Y0 X37_Y13 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Info: Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mod_bus_tx 0 " "Info: Pin \"mod_bus_tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mod_bus_adm 0 " "Info: Pin \"mod_bus_adm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_clk_1 0 " "Info: Pin \"eth_clk_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_cs_1 0 " "Info: Pin \"eth_cs_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_mosi_1 0 " "Info: Pin \"eth_mosi_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_clk_2 0 " "Info: Pin \"eth_clk_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_cs_2 0 " "Info: Pin \"eth_cs_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eth_mosi_2 0 " "Info: Pin \"eth_mosi_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_P_1 0 " "Info: Pin \"U_P_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_N_1 0 " "Info: Pin \"U_N_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_P_1 0 " "Info: Pin \"V_P_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_N_1 0 " "Info: Pin \"V_N_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_P_1 0 " "Info: Pin \"W_P_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_N_1 0 " "Info: Pin \"W_N_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_P_2 0 " "Info: Pin \"U_P_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U_N_2 0 " "Info: Pin \"U_N_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_P_2 0 " "Info: Pin \"V_P_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_N_2 0 " "Info: Pin \"V_N_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_P_2 0 " "Info: Pin \"W_P_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W_N_2 0 " "Info: Pin \"W_N_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BRAKE_1 0 " "Info: Pin \"BRAKE_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BRAKE_2 0 " "Info: Pin \"BRAKE_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U1 0 " "Info: Pin \"U1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U2 0 " "Info: Pin \"U2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/3_machine/2_level_svm_plis_3_mac/svm.fit.smsg " "Info: Generated suppressed messages file E:/3_machine/2_level_svm_plis_3_mac/svm.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 31 10:41:52 2018 " "Info: Processing ended: Fri Aug 31 10:41:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Info: Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Info: Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
