  logic [7:0] _000_;
  logic [7:0] _000__T ;
  logic [7:0] _001_;
  logic [7:0] _001__T ;
  logic [7:0] _002_;
  logic [7:0] _002__T ;
  logic [7:0] _003_;
  logic [7:0] _003__T ;
  logic [7:0] _004_;
  logic [7:0] _004__T ;
  logic [7:0] _005_;
  logic [7:0] _005__T ;
  logic [7:0] _006_;
  logic [7:0] _006__T ;
  logic [7:0] _007_;
  logic [7:0] _007__T ;
  logic [7:0] _008_;
  logic [7:0] _008__T ;
  logic _009_;
  logic _009__T ;
  logic _010_;
  logic _010__T ;
  logic _011_;
  logic _011__T ;
  logic _012_;
  logic _012__T ;
  logic _013_;
  logic _013__T ;
  logic _014_;
  logic _014__T ;
  logic _015_;
  logic _015__T ;
  logic _016_;
  logic _016__T ;
  logic _017_;
  logic _017__T ;
  logic _018_;
  logic _018__T ;
  logic _019_;
  logic _019__T ;
  logic _020_;
  logic _020__T ;
  logic _021_;
  logic _021__T ;
  logic _022_;
  logic _022__T ;
  logic _023_;
  logic _023__T ;
  logic _024_;
  logic _024__T ;
  logic _025_;
  logic _025__T ;
  logic _026_;
  logic _026__T ;
  logic _027_;
  logic _027__T ;
  logic _028_;
  logic _028__T ;
  logic _029_;
  logic _029__T ;
  logic _030_;
  logic _030__T ;
  logic _031_;
  logic _031__T ;
  logic _032_;
  logic _032__T ;
  logic _033_;
  logic _033__T ;
  logic _034_;
  logic _034__T ;
  logic _035_;
  logic _035__T ;
  logic _036_;
  logic _036__T ;
  logic _037_;
  logic _037__T ;
  logic _038_;
  logic _038__T ;
  logic _039_;
  logic _039__T ;
  logic _040_;
  logic _040__T ;
  logic _041_;
  logic _041__T ;
  logic _042_;
  logic _042__T ;
  logic _043_;
  logic _043__T ;
  logic _044_;
  logic _044__T ;
  logic _045_;
  logic _045__T ;
  logic _046_;
  logic _046__T ;
  logic _047_;
  logic _047__T ;
  logic _048_;
  logic _048__T ;
  logic _049_;
  logic _049__T ;
  logic _050_;
  logic _050__T ;
  logic _051_;
  logic _051__T ;
  logic _052_;
  logic _052__T ;
  logic _053_;
  logic _053__T ;
  logic _054_;
  logic _054__T ;
  logic _055_;
  logic _055__T ;
  logic _056_;
  logic _056__T ;
  logic _057_;
  logic _057__T ;
  logic _058_;
  logic _058__T ;
  logic _059_;
  logic _059__T ;
  logic _060_;
  logic _060__T ;
  logic _061_;
  logic _061__T ;
  logic _062_;
  logic _062__T ;
  logic _063_;
  logic _063__T ;
  logic _064_;
  logic _064__T ;
  logic _065_;
  logic _065__T ;
  logic _066_;
  logic _066__T ;
  logic _067_;
  logic _067__T ;
  logic _068_;
  logic _068__T ;
  logic _069_;
  logic _069__T ;
  logic _070_;
  logic _070__T ;
  logic _071_;
  logic _071__T ;
  logic _072_;
  logic _072__T ;
  logic _073_;
  logic _073__T ;
  logic _074_;
  logic _074__T ;
  logic _075_;
  logic _075__T ;
  logic _076_;
  logic _076__T ;
  logic _077_;
  logic _077__T ;
  logic _078_;
  logic _078__T ;
  logic _079_;
  logic _079__T ;
  logic _080_;
  logic _080__T ;
  logic _081_;
  logic _081__T ;
  logic _082_;
  logic _082__T ;
  logic _083_;
  logic _083__T ;
  logic _084_;
  logic _084__T ;
  logic _085_;
  logic _085__T ;
  logic _086_;
  logic _086__T ;
  logic _087_;
  logic _087__T ;
  logic _088_;
  logic _088__T ;
  logic _089_;
  logic _089__T ;
  logic _090_;
  logic _090__T ;
  logic _091_;
  logic _091__T ;
  logic _092_;
  logic _092__T ;
  logic _093_;
  logic _093__T ;
  logic _094_;
  logic _094__T ;
  logic _095_;
  logic _095__T ;
  logic _096_;
  logic _096__T ;
  logic _097_;
  logic _097__T ;
  logic _098_;
  logic _098__T ;
  logic _099_;
  logic _099__T ;
  logic _100_;
  logic _100__T ;
  logic _101_;
  logic _101__T ;
  logic _102_;
  logic _102__T ;
  logic _103_;
  logic _103__T ;
  logic _104_;
  logic _104__T ;
  logic _105_;
  logic _105__T ;
  logic _106_;
  logic _106__T ;
  logic _107_;
  logic _107__T ;
  logic _108_;
  logic _108__T ;
  logic _109_;
  logic _109__T ;
  logic _110_;
  logic _110__T ;
  logic _111_;
  logic _111__T ;
  logic _112_;
  logic _112__T ;
  logic _113_;
  logic _113__T ;
  logic _114_;
  logic _114__T ;
  logic _115_;
  logic _115__T ;
  logic _116_;
  logic _116__T ;
  logic _117_;
  logic _117__T ;
  logic _118_;
  logic _118__T ;
  logic _119_;
  logic _119__T ;
  logic _120_;
  logic _120__T ;
  logic _121_;
  logic _121__T ;
  logic _122_;
  logic _122__T ;
  logic _123_;
  logic _123__T ;
  logic _124_;
  logic _124__T ;
  logic _125_;
  logic _125__T ;
  logic _126_;
  logic _126__T ;
  logic _127_;
  logic _127__T ;
  logic _128_;
  logic _128__T ;
  logic _129_;
  logic _129__T ;
  logic _130_;
  logic _130__T ;
  logic _131_;
  logic _131__T ;
  logic _132_;
  logic _132__T ;
  logic _133_;
  logic _133__T ;
  logic _134_;
  logic _134__T ;
  logic _135_;
  logic _135__T ;
  logic _136_;
  logic _136__T ;
  logic _137_;
  logic _137__T ;
  logic _138_;
  logic _138__T ;
  logic _139_;
  logic _139__T ;
  logic _140_;
  logic _140__T ;
  logic _141_;
  logic _141__T ;
  logic _142_;
  logic _142__T ;
  logic _143_;
  logic _143__T ;
  logic _144_;
  logic _144__T ;
  logic _145_;
  logic _145__T ;
  logic _146_;
  logic _146__T ;
  logic _147_;
  logic _147__T ;
  logic _148_;
  logic _148__T ;
  logic _149_;
  logic _149__T ;
  logic _150_;
  logic _150__T ;
  logic _151_;
  logic _151__T ;
  logic _152_;
  logic _152__T ;
  logic _153_;
  logic _153__T ;
  logic _154_;
  logic _154__T ;
  logic _155_;
  logic _155__T ;
  logic _156_;
  logic _156__T ;
  logic _157_;
  logic _157__T ;
  logic _158_;
  logic _158__T ;
  logic _159_;
  logic _159__T ;
  logic _160_;
  logic _160__T ;
  logic _161_;
  logic _161__T ;
  logic _162_;
  logic _162__T ;
  logic _163_;
  logic _163__T ;
  logic _164_;
  logic _164__T ;
  logic _165_;
  logic _165__T ;
  logic _166_;
  logic _166__T ;
  logic _167_;
  logic _167__T ;
  logic _168_;
  logic _168__T ;
  logic _169_;
  logic _169__T ;
  logic _170_;
  logic _170__T ;
  logic _171_;
  logic _171__T ;
  logic _172_;
  logic _172__T ;
  logic _173_;
  logic _173__T ;
  logic _174_;
  logic _174__T ;
  logic _175_;
  logic _175__T ;
  logic _176_;
  logic _176__T ;
  logic _177_;
  logic _177__T ;
  logic _178_;
  logic _178__T ;
  logic _179_;
  logic _179__T ;
  logic _180_;
  logic _180__T ;
  logic _181_;
  logic _181__T ;
  logic _182_;
  logic _182__T ;
  logic _183_;
  logic _183__T ;
  logic _184_;
  logic _184__T ;
  logic _185_;
  logic _185__T ;
  logic _186_;
  logic _186__T ;
  logic _187_;
  logic _187__T ;
  logic _188_;
  logic _188__T ;
  logic _189_;
  logic _189__T ;
  logic _190_;
  logic _190__T ;
  logic _191_;
  logic _191__T ;
  logic _192_;
  logic _192__T ;
  logic _193_;
  logic _193__T ;
  logic _194_;
  logic _194__T ;
  logic _195_;
  logic _195__T ;
  logic _196_;
  logic _196__T ;
  logic _197_;
  logic _197__T ;
  logic _198_;
  logic _198__T ;
  logic _199_;
  logic _199__T ;
  logic _200_;
  logic _200__T ;
  logic _201_;
  logic _201__T ;
  logic _202_;
  logic _202__T ;
  logic _203_;
  logic _203__T ;
  logic _204_;
  logic _204__T ;
  logic _205_;
  logic _205__T ;
  logic _206_;
  logic _206__T ;
  logic _207_;
  logic _207__T ;
  logic _208_;
  logic _208__T ;
  logic _209_;
  logic _209__T ;
  logic _210_;
  logic _210__T ;
  logic _211_;
  logic _211__T ;
  logic _212_;
  logic _212__T ;
  logic _213_;
  logic _213__T ;
  logic _214_;
  logic _214__T ;
  logic _215_;
  logic _215__T ;
  logic _216_;
  logic _216__T ;
  logic _217_;
  logic _217__T ;
  logic _218_;
  logic _218__T ;
  logic _219_;
  logic _219__T ;
  logic _220_;
  logic _220__T ;
  logic _221_;
  logic _221__T ;
  logic _222_;
  logic _222__T ;
  logic _223_;
  logic _223__T ;
  logic _224_;
  logic _224__T ;
  logic _225_;
  logic _225__T ;
  logic _226_;
  logic _226__T ;
  logic _227_;
  logic _227__T ;
  logic _228_;
  logic _228__T ;
  logic _229_;
  logic _229__T ;
  logic _230_;
  logic _230__T ;
  logic _231_;
  logic _231__T ;
  logic _232_;
  logic _232__T ;
  output ack;
  logic ack ;
  output ack_T ;
  logic ack_T ;
  input [15:0] addr_in;
  input [15:0] addr_in_T ;
  input clk;
  input [7:0] data_in;
  input [7:0] data_in_T ;
  output [7:0] data_out;
  logic [7:0] data_out ;
  output [7:0] data_out_T ;
  logic [7:0] data_out_T ;
  logic [7:0] data_out;
  logic [7:0]  data_out_T ;
  logic [7:0]  data_out_TZ ;
  logic [7:0]  data_out_PREV_VAL1 ;
  logic [7:0]  data_out_PREV_VAL2 ;
  assign data_out_T = data_out_TZ | { 8{ YZC[0] && data_out != 0 }} ;
  logic [7:0] mem0;
  logic [7:0]  mem0_T ;
  logic [7:0]  mem0_TZ ;
  logic [7:0]  mem0_PREV_VAL1 ;
  logic [7:0]  mem0_PREV_VAL2 ;
  assign mem0_T = mem0_TZ | { 8{ YZC[1] && mem0 != 0 }} ;
  logic [7:0] mem1;
  logic [7:0]  mem1_T ;
  logic [7:0]  mem1_TZ ;
  logic [7:0]  mem1_PREV_VAL1 ;
  logic [7:0]  mem1_PREV_VAL2 ;
  assign mem1_T = mem1_TZ | { 8{ YZC[2] && mem1 != 0 }} ;
  logic [7:0] mem2;
  logic [7:0]  mem2_T ;
  logic [7:0]  mem2_TZ ;
  logic [7:0]  mem2_PREV_VAL1 ;
  logic [7:0]  mem2_PREV_VAL2 ;
  assign mem2_T = mem2_TZ | { 8{ YZC[3] && mem2 != 0 }} ;
  logic [7:0] mem3;
  logic [7:0]  mem3_T ;
  logic [7:0]  mem3_TZ ;
  logic [7:0]  mem3_PREV_VAL1 ;
  logic [7:0]  mem3_PREV_VAL2 ;
  assign mem3_T = mem3_TZ | { 8{ YZC[4] && mem3 != 0 }} ;
  logic [7:0] mem4;
  logic [7:0]  mem4_T ;
  logic [7:0]  mem4_TZ ;
  logic [7:0]  mem4_PREV_VAL1 ;
  logic [7:0]  mem4_PREV_VAL2 ;
  assign mem4_T = mem4_TZ | { 8{ YZC[5] && mem4 != 0 }} ;
  logic [7:0] mem5;
  logic [7:0]  mem5_T ;
  logic [7:0]  mem5_TZ ;
  logic [7:0]  mem5_PREV_VAL1 ;
  logic [7:0]  mem5_PREV_VAL2 ;
  assign mem5_T = mem5_TZ | { 8{ YZC[6] && mem5 != 0 }} ;
  logic [7:0] mem6;
  logic [7:0]  mem6_T ;
  logic [7:0]  mem6_TZ ;
  logic [7:0]  mem6_PREV_VAL1 ;
  logic [7:0]  mem6_PREV_VAL2 ;
  assign mem6_T = mem6_TZ | { 8{ YZC[7] && mem6 != 0 }} ;
  logic [7:0] mem7;
  logic [7:0]  mem7_T ;
  logic [7:0]  mem7_TZ ;
  logic [7:0]  mem7_PREV_VAL1 ;
  logic [7:0]  mem7_PREV_VAL2 ;
  assign mem7_T = mem7_TZ | { 8{ YZC[8] && mem7 != 0 }} ;
  input rst;
  input rst_T ;
  input stb;
  input stb_T ;
  input wr;
  input wr_T ;
  always @(posedge clk)
      data_out <= _000_;
  always @( posedge clk )
      data_out_TZ 		<= rst ? 0 : ( _000__T );
  always @(posedge clk)
      mem0 <= _001_;
  always @( posedge clk )
      mem0_TZ 		<= rst ? 0 : ( _001__T );
  always @(posedge clk)
      mem1 <= _002_;
  always @( posedge clk )
      mem1_TZ 		<= rst ? 0 : ( _002__T );
  always @(posedge clk)
      mem2 <= _003_;
  always @( posedge clk )
      mem2_TZ 		<= rst ? 0 : ( _003__T );
  always @(posedge clk)
      mem3 <= _004_;
  always @( posedge clk )
      mem3_TZ 		<= rst ? 0 : ( _004__T );
  always @(posedge clk)
      mem4 <= _005_;
  always @( posedge clk )
      mem4_TZ 		<= rst ? 0 : ( _005__T );
  always @(posedge clk)
      mem5 <= _006_;
  always @( posedge clk )
      mem5_TZ 		<= rst ? 0 : ( _006__T );
  always @(posedge clk)
      mem6 <= _007_;
  always @( posedge clk )
      mem6_TZ 		<= rst ? 0 : ( _007__T );
  always @(posedge clk)
      mem7 <= _008_;
  always @( posedge clk )
      mem7_TZ 		<= rst ? 0 : ( _008__T );
  assign _009_ = wr ? data_out[7] : _232_;
  assign _009__T = wr ? ( { 1{ wr_T  }} | data_out_T [7] ) : ( { 1{ wr_T  }} | _232__T );
  assign _010_ = stb ? _009_ : data_out[7];
  assign _010__T = stb ? ( { 1{ stb_T  }} | _009__T ) : ( { 1{ stb_T  }} | data_out_T [7] );
  assign _000_[7] = rst ? data_out[7] : _010_;
  assign _000__T [7] = rst ? ( { 1{ rst_T  }} | data_out_T [7] ) : ( { 1{ rst_T  }} | _010__T );
  assign _011_ = wr ? data_out[6] : _231_;
  assign _011__T = wr ? ( { 1{ wr_T  }} | data_out_T [6] ) : ( { 1{ wr_T  }} | _231__T );
  assign _012_ = stb ? _011_ : data_out[6];
  assign _012__T = stb ? ( { 1{ stb_T  }} | _011__T ) : ( { 1{ stb_T  }} | data_out_T [6] );
  assign _000_[6] = rst ? data_out[6] : _012_;
  assign _000__T [6] = rst ? ( { 1{ rst_T  }} | data_out_T [6] ) : ( { 1{ rst_T  }} | _012__T );
  assign _013_ = wr ? data_out[5] : _230_;
  assign _013__T = wr ? ( { 1{ wr_T  }} | data_out_T [5] ) : ( { 1{ wr_T  }} | _230__T );
  assign _014_ = stb ? _013_ : data_out[5];
  assign _014__T = stb ? ( { 1{ stb_T  }} | _013__T ) : ( { 1{ stb_T  }} | data_out_T [5] );
  assign _000_[5] = rst ? data_out[5] : _014_;
  assign _000__T [5] = rst ? ( { 1{ rst_T  }} | data_out_T [5] ) : ( { 1{ rst_T  }} | _014__T );
  assign _015_ = wr ? data_out[4] : _229_;
  assign _015__T = wr ? ( { 1{ wr_T  }} | data_out_T [4] ) : ( { 1{ wr_T  }} | _229__T );
  assign _016_ = stb ? _015_ : data_out[4];
  assign _016__T = stb ? ( { 1{ stb_T  }} | _015__T ) : ( { 1{ stb_T  }} | data_out_T [4] );
  assign _000_[4] = rst ? data_out[4] : _016_;
  assign _000__T [4] = rst ? ( { 1{ rst_T  }} | data_out_T [4] ) : ( { 1{ rst_T  }} | _016__T );
  assign _017_ = wr ? data_out[3] : _228_;
  assign _017__T = wr ? ( { 1{ wr_T  }} | data_out_T [3] ) : ( { 1{ wr_T  }} | _228__T );
  assign _018_ = stb ? _017_ : data_out[3];
  assign _018__T = stb ? ( { 1{ stb_T  }} | _017__T ) : ( { 1{ stb_T  }} | data_out_T [3] );
  assign _000_[3] = rst ? data_out[3] : _018_;
  assign _000__T [3] = rst ? ( { 1{ rst_T  }} | data_out_T [3] ) : ( { 1{ rst_T  }} | _018__T );
  assign _019_ = wr ? data_out[2] : _227_;
  assign _019__T = wr ? ( { 1{ wr_T  }} | data_out_T [2] ) : ( { 1{ wr_T  }} | _227__T );
  assign _020_ = stb ? _019_ : data_out[2];
  assign _020__T = stb ? ( { 1{ stb_T  }} | _019__T ) : ( { 1{ stb_T  }} | data_out_T [2] );
  assign _000_[2] = rst ? data_out[2] : _020_;
  assign _000__T [2] = rst ? ( { 1{ rst_T  }} | data_out_T [2] ) : ( { 1{ rst_T  }} | _020__T );
  assign _021_ = wr ? data_out[1] : _226_;
  assign _021__T = wr ? ( { 1{ wr_T  }} | data_out_T [1] ) : ( { 1{ wr_T  }} | _226__T );
  assign _022_ = stb ? _021_ : data_out[1];
  assign _022__T = stb ? ( { 1{ stb_T  }} | _021__T ) : ( { 1{ stb_T  }} | data_out_T [1] );
  assign _000_[1] = rst ? data_out[1] : _022_;
  assign _000__T [1] = rst ? ( { 1{ rst_T  }} | data_out_T [1] ) : ( { 1{ rst_T  }} | _022__T );
  assign _023_ = wr ? data_out[0] : _225_;
  assign _023__T = wr ? ( { 1{ wr_T  }} | data_out_T [0] ) : ( { 1{ wr_T  }} | _225__T );
  assign _024_ = stb ? _023_ : data_out[0];
  assign _024__T = stb ? ( { 1{ stb_T  }} | _023__T ) : ( { 1{ stb_T  }} | data_out_T [0] );
  assign _000_[0] = rst ? data_out[0] : _024_;
  assign _000__T [0] = rst ? ( { 1{ rst_T  }} | data_out_T [0] ) : ( { 1{ rst_T  }} | _024__T );
  assign _025_ = _026_ ? data_in[7] : mem7[6];
  assign _025__T = _026_ ? ( { 1{ _026__T  }} | data_in_T [7] ) : ( { 1{ _026__T  }} | mem7_T [6] );
  assign _026_ = addr_in == 3'b110;
  assign _026__T = (| addr_in_T ) & ( addr_in == 3'b110 ) ;
  assign _027_ = wr ? _025_ : mem7[6];
  assign _027__T = wr ? ( { 1{ wr_T  }} | _025__T ) : ( { 1{ wr_T  }} | mem7_T [6] );
  assign _028_ = stb ? _027_ : mem7[6];
  assign _028__T = stb ? ( { 1{ stb_T  }} | _027__T ) : ( { 1{ stb_T  }} | mem7_T [6] );
  assign _008_[6] = rst ? 1'b0 : _028_;
  assign _008__T [6] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _028__T );
  assign _029_ = _030_ ? data_in[7] : mem7[5];
  assign _029__T = _030_ ? ( { 1{ _030__T  }} | data_in_T [7] ) : ( { 1{ _030__T  }} | mem7_T [5] );
  assign _030_ = addr_in == 3'b101;
  assign _030__T = (| addr_in_T ) & ( addr_in == 3'b101 ) ;
  assign _031_ = wr ? _029_ : mem7[5];
  assign _031__T = wr ? ( { 1{ wr_T  }} | _029__T ) : ( { 1{ wr_T  }} | mem7_T [5] );
  assign _032_ = stb ? _031_ : mem7[5];
  assign _032__T = stb ? ( { 1{ stb_T  }} | _031__T ) : ( { 1{ stb_T  }} | mem7_T [5] );
  assign _008_[5] = rst ? 1'b0 : _032_;
  assign _008__T [5] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _032__T );
  assign _033_ = _034_ ? data_in[7] : mem7[4];
  assign _033__T = _034_ ? ( { 1{ _034__T  }} | data_in_T [7] ) : ( { 1{ _034__T  }} | mem7_T [4] );
  assign _034_ = addr_in == 3'b100;
  assign _034__T = (| addr_in_T ) & ( addr_in == 3'b100 ) ;
  assign _035_ = wr ? _033_ : mem7[4];
  assign _035__T = wr ? ( { 1{ wr_T  }} | _033__T ) : ( { 1{ wr_T  }} | mem7_T [4] );
  assign _036_ = stb ? _035_ : mem7[4];
  assign _036__T = stb ? ( { 1{ stb_T  }} | _035__T ) : ( { 1{ stb_T  }} | mem7_T [4] );
  assign _008_[4] = rst ? 1'b0 : _036_;
  assign _008__T [4] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _036__T );
  assign _037_ = _038_ ? data_in[7] : mem7[3];
  assign _037__T = _038_ ? ( { 1{ _038__T  }} | data_in_T [7] ) : ( { 1{ _038__T  }} | mem7_T [3] );
  assign _038_ = addr_in == 2'b11;
  assign _038__T = (| addr_in_T ) & ( addr_in == 2'b11 ) ;
  assign _039_ = wr ? _037_ : mem7[3];
  assign _039__T = wr ? ( { 1{ wr_T  }} | _037__T ) : ( { 1{ wr_T  }} | mem7_T [3] );
  assign _040_ = stb ? _039_ : mem7[3];
  assign _040__T = stb ? ( { 1{ stb_T  }} | _039__T ) : ( { 1{ stb_T  }} | mem7_T [3] );
  assign _008_[3] = rst ? 1'b0 : _040_;
  assign _008__T [3] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _040__T );
  assign _041_ = _042_ ? data_in[7] : mem7[2];
  assign _041__T = _042_ ? ( { 1{ _042__T  }} | data_in_T [7] ) : ( { 1{ _042__T  }} | mem7_T [2] );
  assign _042_ = addr_in == 2'b10;
  assign _042__T = (| addr_in_T ) & ( addr_in == 2'b10 ) ;
  assign _043_ = wr ? _041_ : mem7[2];
  assign _043__T = wr ? ( { 1{ wr_T  }} | _041__T ) : ( { 1{ wr_T  }} | mem7_T [2] );
  assign _044_ = stb ? _043_ : mem7[2];
  assign _044__T = stb ? ( { 1{ stb_T  }} | _043__T ) : ( { 1{ stb_T  }} | mem7_T [2] );
  assign _008_[2] = rst ? 1'b0 : _044_;
  assign _008__T [2] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _044__T );
  assign _045_ = _046_ ? data_in[7] : mem7[1];
  assign _045__T = _046_ ? ( { 1{ _046__T  }} | data_in_T [7] ) : ( { 1{ _046__T  }} | mem7_T [1] );
  assign _046_ = addr_in == 1'b1;
  assign _046__T = (| addr_in_T ) & ( addr_in == 1'b1 ) ;
  assign _047_ = wr ? _045_ : mem7[1];
  assign _047__T = wr ? ( { 1{ wr_T  }} | _045__T ) : ( { 1{ wr_T  }} | mem7_T [1] );
  assign _048_ = stb ? _047_ : mem7[1];
  assign _048__T = stb ? ( { 1{ stb_T  }} | _047__T ) : ( { 1{ stb_T  }} | mem7_T [1] );
  assign _008_[1] = rst ? 1'b0 : _048_;
  assign _008__T [1] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _048__T );
  assign _049_ = _050_ ? data_in[7] : mem7[0];
  assign _049__T = _050_ ? ( { 1{ _050__T  }} | data_in_T [7] ) : ( { 1{ _050__T  }} | mem7_T [0] );
  assign _050_ = ! addr_in;
  assign _050__T = | addr_in_T ;
  assign _051_ = wr ? _049_ : mem7[0];
  assign _051__T = wr ? ( { 1{ wr_T  }} | _049__T ) : ( { 1{ wr_T  }} | mem7_T [0] );
  assign _052_ = stb ? _051_ : mem7[0];
  assign _052__T = stb ? ( { 1{ stb_T  }} | _051__T ) : ( { 1{ stb_T  }} | mem7_T [0] );
  assign _008_[0] = rst ? 1'b0 : _052_;
  assign _008__T [0] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _052__T );
  assign _053_ = _026_ ? data_in[6] : mem6[6];
  assign _053__T = _026_ ? ( { 1{ _026__T  }} | data_in_T [6] ) : ( { 1{ _026__T  }} | mem6_T [6] );
  assign _054_ = wr ? _053_ : mem6[6];
  assign _054__T = wr ? ( { 1{ wr_T  }} | _053__T ) : ( { 1{ wr_T  }} | mem6_T [6] );
  assign _055_ = stb ? _054_ : mem6[6];
  assign _055__T = stb ? ( { 1{ stb_T  }} | _054__T ) : ( { 1{ stb_T  }} | mem6_T [6] );
  assign _007_[6] = rst ? 1'b0 : _055_;
  assign _007__T [6] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _055__T );
  assign _056_ = _030_ ? data_in[6] : mem6[5];
  assign _056__T = _030_ ? ( { 1{ _030__T  }} | data_in_T [6] ) : ( { 1{ _030__T  }} | mem6_T [5] );
  assign _057_ = wr ? _056_ : mem6[5];
  assign _057__T = wr ? ( { 1{ wr_T  }} | _056__T ) : ( { 1{ wr_T  }} | mem6_T [5] );
  assign _058_ = stb ? _057_ : mem6[5];
  assign _058__T = stb ? ( { 1{ stb_T  }} | _057__T ) : ( { 1{ stb_T  }} | mem6_T [5] );
  assign _007_[5] = rst ? 1'b0 : _058_;
  assign _007__T [5] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _058__T );
  assign _059_ = _034_ ? data_in[6] : mem6[4];
  assign _059__T = _034_ ? ( { 1{ _034__T  }} | data_in_T [6] ) : ( { 1{ _034__T  }} | mem6_T [4] );
  assign _060_ = wr ? _059_ : mem6[4];
  assign _060__T = wr ? ( { 1{ wr_T  }} | _059__T ) : ( { 1{ wr_T  }} | mem6_T [4] );
  assign _061_ = stb ? _060_ : mem6[4];
  assign _061__T = stb ? ( { 1{ stb_T  }} | _060__T ) : ( { 1{ stb_T  }} | mem6_T [4] );
  assign _007_[4] = rst ? 1'b0 : _061_;
  assign _007__T [4] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _061__T );
  assign _062_ = _038_ ? data_in[6] : mem6[3];
  assign _062__T = _038_ ? ( { 1{ _038__T  }} | data_in_T [6] ) : ( { 1{ _038__T  }} | mem6_T [3] );
  assign _063_ = wr ? _062_ : mem6[3];
  assign _063__T = wr ? ( { 1{ wr_T  }} | _062__T ) : ( { 1{ wr_T  }} | mem6_T [3] );
  assign _064_ = stb ? _063_ : mem6[3];
  assign _064__T = stb ? ( { 1{ stb_T  }} | _063__T ) : ( { 1{ stb_T  }} | mem6_T [3] );
  assign _007_[3] = rst ? 1'b0 : _064_;
  assign _007__T [3] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _064__T );
  assign _065_ = _042_ ? data_in[6] : mem6[2];
  assign _065__T = _042_ ? ( { 1{ _042__T  }} | data_in_T [6] ) : ( { 1{ _042__T  }} | mem6_T [2] );
  assign _066_ = wr ? _065_ : mem6[2];
  assign _066__T = wr ? ( { 1{ wr_T  }} | _065__T ) : ( { 1{ wr_T  }} | mem6_T [2] );
  assign _067_ = stb ? _066_ : mem6[2];
  assign _067__T = stb ? ( { 1{ stb_T  }} | _066__T ) : ( { 1{ stb_T  }} | mem6_T [2] );
  assign _007_[2] = rst ? 1'b0 : _067_;
  assign _007__T [2] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _067__T );
  assign _068_ = _046_ ? data_in[6] : mem6[1];
  assign _068__T = _046_ ? ( { 1{ _046__T  }} | data_in_T [6] ) : ( { 1{ _046__T  }} | mem6_T [1] );
  assign _069_ = wr ? _068_ : mem6[1];
  assign _069__T = wr ? ( { 1{ wr_T  }} | _068__T ) : ( { 1{ wr_T  }} | mem6_T [1] );
  assign _070_ = stb ? _069_ : mem6[1];
  assign _070__T = stb ? ( { 1{ stb_T  }} | _069__T ) : ( { 1{ stb_T  }} | mem6_T [1] );
  assign _007_[1] = rst ? 1'b0 : _070_;
  assign _007__T [1] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _070__T );
  assign _071_ = _050_ ? data_in[6] : mem6[0];
  assign _071__T = _050_ ? ( { 1{ _050__T  }} | data_in_T [6] ) : ( { 1{ _050__T  }} | mem6_T [0] );
  assign _072_ = wr ? _071_ : mem6[0];
  assign _072__T = wr ? ( { 1{ wr_T  }} | _071__T ) : ( { 1{ wr_T  }} | mem6_T [0] );
  assign _073_ = stb ? _072_ : mem6[0];
  assign _073__T = stb ? ( { 1{ stb_T  }} | _072__T ) : ( { 1{ stb_T  }} | mem6_T [0] );
  assign _007_[0] = rst ? 1'b0 : _073_;
  assign _007__T [0] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _073__T );
  assign _074_ = _026_ ? data_in[5] : mem5[6];
  assign _074__T = _026_ ? ( { 1{ _026__T  }} | data_in_T [5] ) : ( { 1{ _026__T  }} | mem5_T [6] );
  assign _075_ = wr ? _074_ : mem5[6];
  assign _075__T = wr ? ( { 1{ wr_T  }} | _074__T ) : ( { 1{ wr_T  }} | mem5_T [6] );
  assign _076_ = stb ? _075_ : mem5[6];
  assign _076__T = stb ? ( { 1{ stb_T  }} | _075__T ) : ( { 1{ stb_T  }} | mem5_T [6] );
  assign _006_[6] = rst ? 1'b0 : _076_;
  assign _006__T [6] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _076__T );
  assign _077_ = _030_ ? data_in[5] : mem5[5];
  assign _077__T = _030_ ? ( { 1{ _030__T  }} | data_in_T [5] ) : ( { 1{ _030__T  }} | mem5_T [5] );
  assign _078_ = wr ? _077_ : mem5[5];
  assign _078__T = wr ? ( { 1{ wr_T  }} | _077__T ) : ( { 1{ wr_T  }} | mem5_T [5] );
  assign _079_ = stb ? _078_ : mem5[5];
  assign _079__T = stb ? ( { 1{ stb_T  }} | _078__T ) : ( { 1{ stb_T  }} | mem5_T [5] );
  assign _006_[5] = rst ? 1'b0 : _079_;
  assign _006__T [5] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _079__T );
  assign _080_ = _034_ ? data_in[5] : mem5[4];
  assign _080__T = _034_ ? ( { 1{ _034__T  }} | data_in_T [5] ) : ( { 1{ _034__T  }} | mem5_T [4] );
  assign _081_ = wr ? _080_ : mem5[4];
  assign _081__T = wr ? ( { 1{ wr_T  }} | _080__T ) : ( { 1{ wr_T  }} | mem5_T [4] );
  assign _082_ = stb ? _081_ : mem5[4];
  assign _082__T = stb ? ( { 1{ stb_T  }} | _081__T ) : ( { 1{ stb_T  }} | mem5_T [4] );
  assign _006_[4] = rst ? 1'b0 : _082_;
  assign _006__T [4] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _082__T );
  assign _083_ = _038_ ? data_in[5] : mem5[3];
  assign _083__T = _038_ ? ( { 1{ _038__T  }} | data_in_T [5] ) : ( { 1{ _038__T  }} | mem5_T [3] );
  assign _084_ = wr ? _083_ : mem5[3];
  assign _084__T = wr ? ( { 1{ wr_T  }} | _083__T ) : ( { 1{ wr_T  }} | mem5_T [3] );
  assign _085_ = stb ? _084_ : mem5[3];
  assign _085__T = stb ? ( { 1{ stb_T  }} | _084__T ) : ( { 1{ stb_T  }} | mem5_T [3] );
  assign _006_[3] = rst ? 1'b0 : _085_;
  assign _006__T [3] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _085__T );
  assign _086_ = _042_ ? data_in[5] : mem5[2];
  assign _086__T = _042_ ? ( { 1{ _042__T  }} | data_in_T [5] ) : ( { 1{ _042__T  }} | mem5_T [2] );
  assign _087_ = wr ? _086_ : mem5[2];
  assign _087__T = wr ? ( { 1{ wr_T  }} | _086__T ) : ( { 1{ wr_T  }} | mem5_T [2] );
  assign _088_ = stb ? _087_ : mem5[2];
  assign _088__T = stb ? ( { 1{ stb_T  }} | _087__T ) : ( { 1{ stb_T  }} | mem5_T [2] );
  assign _006_[2] = rst ? 1'b0 : _088_;
  assign _006__T [2] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _088__T );
  assign _089_ = _046_ ? data_in[5] : mem5[1];
  assign _089__T = _046_ ? ( { 1{ _046__T  }} | data_in_T [5] ) : ( { 1{ _046__T  }} | mem5_T [1] );
  assign _090_ = wr ? _089_ : mem5[1];
  assign _090__T = wr ? ( { 1{ wr_T  }} | _089__T ) : ( { 1{ wr_T  }} | mem5_T [1] );
  assign _091_ = stb ? _090_ : mem5[1];
  assign _091__T = stb ? ( { 1{ stb_T  }} | _090__T ) : ( { 1{ stb_T  }} | mem5_T [1] );
  assign _006_[1] = rst ? 1'b0 : _091_;
  assign _006__T [1] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _091__T );
  assign _092_ = _050_ ? data_in[5] : mem5[0];
  assign _092__T = _050_ ? ( { 1{ _050__T  }} | data_in_T [5] ) : ( { 1{ _050__T  }} | mem5_T [0] );
  assign _093_ = wr ? _092_ : mem5[0];
  assign _093__T = wr ? ( { 1{ wr_T  }} | _092__T ) : ( { 1{ wr_T  }} | mem5_T [0] );
  assign _094_ = stb ? _093_ : mem5[0];
  assign _094__T = stb ? ( { 1{ stb_T  }} | _093__T ) : ( { 1{ stb_T  }} | mem5_T [0] );
  assign _006_[0] = rst ? 1'b0 : _094_;
  assign _006__T [0] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _094__T );
  assign _095_ = _026_ ? data_in[4] : mem4[6];
  assign _095__T = _026_ ? ( { 1{ _026__T  }} | data_in_T [4] ) : ( { 1{ _026__T  }} | mem4_T [6] );
  assign _096_ = wr ? _095_ : mem4[6];
  assign _096__T = wr ? ( { 1{ wr_T  }} | _095__T ) : ( { 1{ wr_T  }} | mem4_T [6] );
  assign _097_ = stb ? _096_ : mem4[6];
  assign _097__T = stb ? ( { 1{ stb_T  }} | _096__T ) : ( { 1{ stb_T  }} | mem4_T [6] );
  assign _005_[6] = rst ? 1'b0 : _097_;
  assign _005__T [6] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _097__T );
  assign _098_ = _030_ ? data_in[4] : mem4[5];
  assign _098__T = _030_ ? ( { 1{ _030__T  }} | data_in_T [4] ) : ( { 1{ _030__T  }} | mem4_T [5] );
  assign _099_ = wr ? _098_ : mem4[5];
  assign _099__T = wr ? ( { 1{ wr_T  }} | _098__T ) : ( { 1{ wr_T  }} | mem4_T [5] );
  assign _100_ = stb ? _099_ : mem4[5];
  assign _100__T = stb ? ( { 1{ stb_T  }} | _099__T ) : ( { 1{ stb_T  }} | mem4_T [5] );
  assign _005_[5] = rst ? 1'b0 : _100_;
  assign _005__T [5] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _100__T );
  assign _101_ = _034_ ? data_in[4] : mem4[4];
  assign _101__T = _034_ ? ( { 1{ _034__T  }} | data_in_T [4] ) : ( { 1{ _034__T  }} | mem4_T [4] );
  assign _102_ = wr ? _101_ : mem4[4];
  assign _102__T = wr ? ( { 1{ wr_T  }} | _101__T ) : ( { 1{ wr_T  }} | mem4_T [4] );
  assign _103_ = stb ? _102_ : mem4[4];
  assign _103__T = stb ? ( { 1{ stb_T  }} | _102__T ) : ( { 1{ stb_T  }} | mem4_T [4] );
  assign _005_[4] = rst ? 1'b0 : _103_;
  assign _005__T [4] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _103__T );
  assign _104_ = _038_ ? data_in[4] : mem4[3];
  assign _104__T = _038_ ? ( { 1{ _038__T  }} | data_in_T [4] ) : ( { 1{ _038__T  }} | mem4_T [3] );
  assign _105_ = wr ? _104_ : mem4[3];
  assign _105__T = wr ? ( { 1{ wr_T  }} | _104__T ) : ( { 1{ wr_T  }} | mem4_T [3] );
  assign _106_ = stb ? _105_ : mem4[3];
  assign _106__T = stb ? ( { 1{ stb_T  }} | _105__T ) : ( { 1{ stb_T  }} | mem4_T [3] );
  assign _005_[3] = rst ? 1'b0 : _106_;
  assign _005__T [3] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _106__T );
  assign _107_ = _042_ ? data_in[4] : mem4[2];
  assign _107__T = _042_ ? ( { 1{ _042__T  }} | data_in_T [4] ) : ( { 1{ _042__T  }} | mem4_T [2] );
  assign _108_ = wr ? _107_ : mem4[2];
  assign _108__T = wr ? ( { 1{ wr_T  }} | _107__T ) : ( { 1{ wr_T  }} | mem4_T [2] );
  assign _109_ = stb ? _108_ : mem4[2];
  assign _109__T = stb ? ( { 1{ stb_T  }} | _108__T ) : ( { 1{ stb_T  }} | mem4_T [2] );
  assign _005_[2] = rst ? 1'b0 : _109_;
  assign _005__T [2] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _109__T );
  assign _110_ = _046_ ? data_in[4] : mem4[1];
  assign _110__T = _046_ ? ( { 1{ _046__T  }} | data_in_T [4] ) : ( { 1{ _046__T  }} | mem4_T [1] );
  assign _111_ = wr ? _110_ : mem4[1];
  assign _111__T = wr ? ( { 1{ wr_T  }} | _110__T ) : ( { 1{ wr_T  }} | mem4_T [1] );
  assign _112_ = stb ? _111_ : mem4[1];
  assign _112__T = stb ? ( { 1{ stb_T  }} | _111__T ) : ( { 1{ stb_T  }} | mem4_T [1] );
  assign _005_[1] = rst ? 1'b0 : _112_;
  assign _005__T [1] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _112__T );
  assign _113_ = _050_ ? data_in[4] : mem4[0];
  assign _113__T = _050_ ? ( { 1{ _050__T  }} | data_in_T [4] ) : ( { 1{ _050__T  }} | mem4_T [0] );
  assign _114_ = wr ? _113_ : mem4[0];
  assign _114__T = wr ? ( { 1{ wr_T  }} | _113__T ) : ( { 1{ wr_T  }} | mem4_T [0] );
  assign _115_ = stb ? _114_ : mem4[0];
  assign _115__T = stb ? ( { 1{ stb_T  }} | _114__T ) : ( { 1{ stb_T  }} | mem4_T [0] );
  assign _005_[0] = rst ? 1'b0 : _115_;
  assign _005__T [0] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _115__T );
  assign _116_ = _026_ ? data_in[3] : mem3[6];
  assign _116__T = _026_ ? ( { 1{ _026__T  }} | data_in_T [3] ) : ( { 1{ _026__T  }} | mem3_T [6] );
  assign _117_ = wr ? _116_ : mem3[6];
  assign _117__T = wr ? ( { 1{ wr_T  }} | _116__T ) : ( { 1{ wr_T  }} | mem3_T [6] );
  assign _118_ = stb ? _117_ : mem3[6];
  assign _118__T = stb ? ( { 1{ stb_T  }} | _117__T ) : ( { 1{ stb_T  }} | mem3_T [6] );
  assign _004_[6] = rst ? 1'b0 : _118_;
  assign _004__T [6] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _118__T );
  assign _119_ = _030_ ? data_in[3] : mem3[5];
  assign _119__T = _030_ ? ( { 1{ _030__T  }} | data_in_T [3] ) : ( { 1{ _030__T  }} | mem3_T [5] );
  assign _120_ = wr ? _119_ : mem3[5];
  assign _120__T = wr ? ( { 1{ wr_T  }} | _119__T ) : ( { 1{ wr_T  }} | mem3_T [5] );
  assign _121_ = stb ? _120_ : mem3[5];
  assign _121__T = stb ? ( { 1{ stb_T  }} | _120__T ) : ( { 1{ stb_T  }} | mem3_T [5] );
  assign _004_[5] = rst ? 1'b0 : _121_;
  assign _004__T [5] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _121__T );
  assign _122_ = _034_ ? data_in[3] : mem3[4];
  assign _122__T = _034_ ? ( { 1{ _034__T  }} | data_in_T [3] ) : ( { 1{ _034__T  }} | mem3_T [4] );
  assign _123_ = wr ? _122_ : mem3[4];
  assign _123__T = wr ? ( { 1{ wr_T  }} | _122__T ) : ( { 1{ wr_T  }} | mem3_T [4] );
  assign _124_ = stb ? _123_ : mem3[4];
  assign _124__T = stb ? ( { 1{ stb_T  }} | _123__T ) : ( { 1{ stb_T  }} | mem3_T [4] );
  assign _004_[4] = rst ? 1'b0 : _124_;
  assign _004__T [4] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _124__T );
  assign _125_ = _038_ ? data_in[3] : mem3[3];
  assign _125__T = _038_ ? ( { 1{ _038__T  }} | data_in_T [3] ) : ( { 1{ _038__T  }} | mem3_T [3] );
  assign _126_ = wr ? _125_ : mem3[3];
  assign _126__T = wr ? ( { 1{ wr_T  }} | _125__T ) : ( { 1{ wr_T  }} | mem3_T [3] );
  assign _127_ = stb ? _126_ : mem3[3];
  assign _127__T = stb ? ( { 1{ stb_T  }} | _126__T ) : ( { 1{ stb_T  }} | mem3_T [3] );
  assign _004_[3] = rst ? 1'b0 : _127_;
  assign _004__T [3] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _127__T );
  assign _128_ = _042_ ? data_in[3] : mem3[2];
  assign _128__T = _042_ ? ( { 1{ _042__T  }} | data_in_T [3] ) : ( { 1{ _042__T  }} | mem3_T [2] );
  assign _129_ = wr ? _128_ : mem3[2];
  assign _129__T = wr ? ( { 1{ wr_T  }} | _128__T ) : ( { 1{ wr_T  }} | mem3_T [2] );
  assign _130_ = stb ? _129_ : mem3[2];
  assign _130__T = stb ? ( { 1{ stb_T  }} | _129__T ) : ( { 1{ stb_T  }} | mem3_T [2] );
  assign _004_[2] = rst ? 1'b0 : _130_;
  assign _004__T [2] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _130__T );
  assign _131_ = _046_ ? data_in[3] : mem3[1];
  assign _131__T = _046_ ? ( { 1{ _046__T  }} | data_in_T [3] ) : ( { 1{ _046__T  }} | mem3_T [1] );
  assign _132_ = wr ? _131_ : mem3[1];
  assign _132__T = wr ? ( { 1{ wr_T  }} | _131__T ) : ( { 1{ wr_T  }} | mem3_T [1] );
  assign _133_ = stb ? _132_ : mem3[1];
  assign _133__T = stb ? ( { 1{ stb_T  }} | _132__T ) : ( { 1{ stb_T  }} | mem3_T [1] );
  assign _004_[1] = rst ? 1'b0 : _133_;
  assign _004__T [1] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _133__T );
  assign _134_ = _050_ ? data_in[3] : mem3[0];
  assign _134__T = _050_ ? ( { 1{ _050__T  }} | data_in_T [3] ) : ( { 1{ _050__T  }} | mem3_T [0] );
  assign _135_ = wr ? _134_ : mem3[0];
  assign _135__T = wr ? ( { 1{ wr_T  }} | _134__T ) : ( { 1{ wr_T  }} | mem3_T [0] );
  assign _136_ = stb ? _135_ : mem3[0];
  assign _136__T = stb ? ( { 1{ stb_T  }} | _135__T ) : ( { 1{ stb_T  }} | mem3_T [0] );
  assign _004_[0] = rst ? 1'b0 : _136_;
  assign _004__T [0] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _136__T );
  assign _137_ = _026_ ? data_in[2] : mem2[6];
  assign _137__T = _026_ ? ( { 1{ _026__T  }} | data_in_T [2] ) : ( { 1{ _026__T  }} | mem2_T [6] );
  assign _138_ = wr ? _137_ : mem2[6];
  assign _138__T = wr ? ( { 1{ wr_T  }} | _137__T ) : ( { 1{ wr_T  }} | mem2_T [6] );
  assign _139_ = stb ? _138_ : mem2[6];
  assign _139__T = stb ? ( { 1{ stb_T  }} | _138__T ) : ( { 1{ stb_T  }} | mem2_T [6] );
  assign _003_[6] = rst ? 1'b0 : _139_;
  assign _003__T [6] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _139__T );
  assign _140_ = _030_ ? data_in[2] : mem2[5];
  assign _140__T = _030_ ? ( { 1{ _030__T  }} | data_in_T [2] ) : ( { 1{ _030__T  }} | mem2_T [5] );
  assign _141_ = wr ? _140_ : mem2[5];
  assign _141__T = wr ? ( { 1{ wr_T  }} | _140__T ) : ( { 1{ wr_T  }} | mem2_T [5] );
  assign _142_ = stb ? _141_ : mem2[5];
  assign _142__T = stb ? ( { 1{ stb_T  }} | _141__T ) : ( { 1{ stb_T  }} | mem2_T [5] );
  assign _003_[5] = rst ? 1'b0 : _142_;
  assign _003__T [5] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _142__T );
  assign _143_ = _034_ ? data_in[2] : mem2[4];
  assign _143__T = _034_ ? ( { 1{ _034__T  }} | data_in_T [2] ) : ( { 1{ _034__T  }} | mem2_T [4] );
  assign _144_ = wr ? _143_ : mem2[4];
  assign _144__T = wr ? ( { 1{ wr_T  }} | _143__T ) : ( { 1{ wr_T  }} | mem2_T [4] );
  assign _145_ = stb ? _144_ : mem2[4];
  assign _145__T = stb ? ( { 1{ stb_T  }} | _144__T ) : ( { 1{ stb_T  }} | mem2_T [4] );
  assign _003_[4] = rst ? 1'b0 : _145_;
  assign _003__T [4] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _145__T );
  assign _146_ = _038_ ? data_in[2] : mem2[3];
  assign _146__T = _038_ ? ( { 1{ _038__T  }} | data_in_T [2] ) : ( { 1{ _038__T  }} | mem2_T [3] );
  assign _147_ = wr ? _146_ : mem2[3];
  assign _147__T = wr ? ( { 1{ wr_T  }} | _146__T ) : ( { 1{ wr_T  }} | mem2_T [3] );
  assign _148_ = stb ? _147_ : mem2[3];
  assign _148__T = stb ? ( { 1{ stb_T  }} | _147__T ) : ( { 1{ stb_T  }} | mem2_T [3] );
  assign _003_[3] = rst ? 1'b0 : _148_;
  assign _003__T [3] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _148__T );
  assign _149_ = _042_ ? data_in[2] : mem2[2];
  assign _149__T = _042_ ? ( { 1{ _042__T  }} | data_in_T [2] ) : ( { 1{ _042__T  }} | mem2_T [2] );
  assign _150_ = wr ? _149_ : mem2[2];
  assign _150__T = wr ? ( { 1{ wr_T  }} | _149__T ) : ( { 1{ wr_T  }} | mem2_T [2] );
  assign _151_ = stb ? _150_ : mem2[2];
  assign _151__T = stb ? ( { 1{ stb_T  }} | _150__T ) : ( { 1{ stb_T  }} | mem2_T [2] );
  assign _003_[2] = rst ? 1'b0 : _151_;
  assign _003__T [2] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _151__T );
  assign _152_ = _046_ ? data_in[2] : mem2[1];
  assign _152__T = _046_ ? ( { 1{ _046__T  }} | data_in_T [2] ) : ( { 1{ _046__T  }} | mem2_T [1] );
  assign _153_ = wr ? _152_ : mem2[1];
  assign _153__T = wr ? ( { 1{ wr_T  }} | _152__T ) : ( { 1{ wr_T  }} | mem2_T [1] );
  assign _154_ = stb ? _153_ : mem2[1];
  assign _154__T = stb ? ( { 1{ stb_T  }} | _153__T ) : ( { 1{ stb_T  }} | mem2_T [1] );
  assign _003_[1] = rst ? 1'b0 : _154_;
  assign _003__T [1] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _154__T );
  assign _155_ = _050_ ? data_in[2] : mem2[0];
  assign _155__T = _050_ ? ( { 1{ _050__T  }} | data_in_T [2] ) : ( { 1{ _050__T  }} | mem2_T [0] );
  assign _156_ = wr ? _155_ : mem2[0];
  assign _156__T = wr ? ( { 1{ wr_T  }} | _155__T ) : ( { 1{ wr_T  }} | mem2_T [0] );
  assign _157_ = stb ? _156_ : mem2[0];
  assign _157__T = stb ? ( { 1{ stb_T  }} | _156__T ) : ( { 1{ stb_T  }} | mem2_T [0] );
  assign _003_[0] = rst ? 1'b0 : _157_;
  assign _003__T [0] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _157__T );
  assign _158_ = _026_ ? data_in[1] : mem1[6];
  assign _158__T = _026_ ? ( { 1{ _026__T  }} | data_in_T [1] ) : ( { 1{ _026__T  }} | mem1_T [6] );
  assign _159_ = wr ? _158_ : mem1[6];
  assign _159__T = wr ? ( { 1{ wr_T  }} | _158__T ) : ( { 1{ wr_T  }} | mem1_T [6] );
  assign _160_ = stb ? _159_ : mem1[6];
  assign _160__T = stb ? ( { 1{ stb_T  }} | _159__T ) : ( { 1{ stb_T  }} | mem1_T [6] );
  assign _002_[6] = rst ? 1'b0 : _160_;
  assign _002__T [6] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _160__T );
  assign _161_ = _030_ ? data_in[1] : mem1[5];
  assign _161__T = _030_ ? ( { 1{ _030__T  }} | data_in_T [1] ) : ( { 1{ _030__T  }} | mem1_T [5] );
  assign _162_ = wr ? _161_ : mem1[5];
  assign _162__T = wr ? ( { 1{ wr_T  }} | _161__T ) : ( { 1{ wr_T  }} | mem1_T [5] );
  assign _163_ = stb ? _162_ : mem1[5];
  assign _163__T = stb ? ( { 1{ stb_T  }} | _162__T ) : ( { 1{ stb_T  }} | mem1_T [5] );
  assign _002_[5] = rst ? 1'b0 : _163_;
  assign _002__T [5] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _163__T );
  assign _164_ = _034_ ? data_in[1] : mem1[4];
  assign _164__T = _034_ ? ( { 1{ _034__T  }} | data_in_T [1] ) : ( { 1{ _034__T  }} | mem1_T [4] );
  assign _165_ = wr ? _164_ : mem1[4];
  assign _165__T = wr ? ( { 1{ wr_T  }} | _164__T ) : ( { 1{ wr_T  }} | mem1_T [4] );
  assign _166_ = stb ? _165_ : mem1[4];
  assign _166__T = stb ? ( { 1{ stb_T  }} | _165__T ) : ( { 1{ stb_T  }} | mem1_T [4] );
  assign _002_[4] = rst ? 1'b0 : _166_;
  assign _002__T [4] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _166__T );
  assign _167_ = _038_ ? data_in[1] : mem1[3];
  assign _167__T = _038_ ? ( { 1{ _038__T  }} | data_in_T [1] ) : ( { 1{ _038__T  }} | mem1_T [3] );
  assign _168_ = wr ? _167_ : mem1[3];
  assign _168__T = wr ? ( { 1{ wr_T  }} | _167__T ) : ( { 1{ wr_T  }} | mem1_T [3] );
  assign _169_ = stb ? _168_ : mem1[3];
  assign _169__T = stb ? ( { 1{ stb_T  }} | _168__T ) : ( { 1{ stb_T  }} | mem1_T [3] );
  assign _002_[3] = rst ? 1'b0 : _169_;
  assign _002__T [3] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _169__T );
  assign _170_ = _042_ ? data_in[1] : mem1[2];
  assign _170__T = _042_ ? ( { 1{ _042__T  }} | data_in_T [1] ) : ( { 1{ _042__T  }} | mem1_T [2] );
  assign _171_ = wr ? _170_ : mem1[2];
  assign _171__T = wr ? ( { 1{ wr_T  }} | _170__T ) : ( { 1{ wr_T  }} | mem1_T [2] );
  assign _172_ = stb ? _171_ : mem1[2];
  assign _172__T = stb ? ( { 1{ stb_T  }} | _171__T ) : ( { 1{ stb_T  }} | mem1_T [2] );
  assign _002_[2] = rst ? 1'b0 : _172_;
  assign _002__T [2] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _172__T );
  assign _173_ = _046_ ? data_in[1] : mem1[1];
  assign _173__T = _046_ ? ( { 1{ _046__T  }} | data_in_T [1] ) : ( { 1{ _046__T  }} | mem1_T [1] );
  assign _174_ = wr ? _173_ : mem1[1];
  assign _174__T = wr ? ( { 1{ wr_T  }} | _173__T ) : ( { 1{ wr_T  }} | mem1_T [1] );
  assign _175_ = stb ? _174_ : mem1[1];
  assign _175__T = stb ? ( { 1{ stb_T  }} | _174__T ) : ( { 1{ stb_T  }} | mem1_T [1] );
  assign _002_[1] = rst ? 1'b0 : _175_;
  assign _002__T [1] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _175__T );
  assign _176_ = _050_ ? data_in[1] : mem1[0];
  assign _176__T = _050_ ? ( { 1{ _050__T  }} | data_in_T [1] ) : ( { 1{ _050__T  }} | mem1_T [0] );
  assign _177_ = wr ? _176_ : mem1[0];
  assign _177__T = wr ? ( { 1{ wr_T  }} | _176__T ) : ( { 1{ wr_T  }} | mem1_T [0] );
  assign _178_ = stb ? _177_ : mem1[0];
  assign _178__T = stb ? ( { 1{ stb_T  }} | _177__T ) : ( { 1{ stb_T  }} | mem1_T [0] );
  assign _002_[0] = rst ? 1'b0 : _178_;
  assign _002__T [0] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _178__T );
  assign _179_ = _026_ ? data_in[0] : mem0[6];
  assign _179__T = _026_ ? ( { 1{ _026__T  }} | data_in_T [0] ) : ( { 1{ _026__T  }} | mem0_T [6] );
  assign _180_ = wr ? _179_ : mem0[6];
  assign _180__T = wr ? ( { 1{ wr_T  }} | _179__T ) : ( { 1{ wr_T  }} | mem0_T [6] );
  assign _181_ = stb ? _180_ : mem0[6];
  assign _181__T = stb ? ( { 1{ stb_T  }} | _180__T ) : ( { 1{ stb_T  }} | mem0_T [6] );
  assign _001_[6] = rst ? 1'b0 : _181_;
  assign _001__T [6] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _181__T );
  assign _182_ = _030_ ? data_in[0] : mem0[5];
  assign _182__T = _030_ ? ( { 1{ _030__T  }} | data_in_T [0] ) : ( { 1{ _030__T  }} | mem0_T [5] );
  assign _183_ = wr ? _182_ : mem0[5];
  assign _183__T = wr ? ( { 1{ wr_T  }} | _182__T ) : ( { 1{ wr_T  }} | mem0_T [5] );
  assign _184_ = stb ? _183_ : mem0[5];
  assign _184__T = stb ? ( { 1{ stb_T  }} | _183__T ) : ( { 1{ stb_T  }} | mem0_T [5] );
  assign _001_[5] = rst ? 1'b0 : _184_;
  assign _001__T [5] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _184__T );
  assign _185_ = _034_ ? data_in[0] : mem0[4];
  assign _185__T = _034_ ? ( { 1{ _034__T  }} | data_in_T [0] ) : ( { 1{ _034__T  }} | mem0_T [4] );
  assign _186_ = wr ? _185_ : mem0[4];
  assign _186__T = wr ? ( { 1{ wr_T  }} | _185__T ) : ( { 1{ wr_T  }} | mem0_T [4] );
  assign _187_ = stb ? _186_ : mem0[4];
  assign _187__T = stb ? ( { 1{ stb_T  }} | _186__T ) : ( { 1{ stb_T  }} | mem0_T [4] );
  assign _001_[4] = rst ? 1'b0 : _187_;
  assign _001__T [4] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _187__T );
  assign _188_ = _038_ ? data_in[0] : mem0[3];
  assign _188__T = _038_ ? ( { 1{ _038__T  }} | data_in_T [0] ) : ( { 1{ _038__T  }} | mem0_T [3] );
  assign _189_ = wr ? _188_ : mem0[3];
  assign _189__T = wr ? ( { 1{ wr_T  }} | _188__T ) : ( { 1{ wr_T  }} | mem0_T [3] );
  assign _190_ = stb ? _189_ : mem0[3];
  assign _190__T = stb ? ( { 1{ stb_T  }} | _189__T ) : ( { 1{ stb_T  }} | mem0_T [3] );
  assign _001_[3] = rst ? 1'b0 : _190_;
  assign _001__T [3] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _190__T );
  assign _191_ = _042_ ? data_in[0] : mem0[2];
  assign _191__T = _042_ ? ( { 1{ _042__T  }} | data_in_T [0] ) : ( { 1{ _042__T  }} | mem0_T [2] );
  assign _192_ = wr ? _191_ : mem0[2];
  assign _192__T = wr ? ( { 1{ wr_T  }} | _191__T ) : ( { 1{ wr_T  }} | mem0_T [2] );
  assign _193_ = stb ? _192_ : mem0[2];
  assign _193__T = stb ? ( { 1{ stb_T  }} | _192__T ) : ( { 1{ stb_T  }} | mem0_T [2] );
  assign _001_[2] = rst ? 1'b0 : _193_;
  assign _001__T [2] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _193__T );
  assign _194_ = _046_ ? data_in[0] : mem0[1];
  assign _194__T = _046_ ? ( { 1{ _046__T  }} | data_in_T [0] ) : ( { 1{ _046__T  }} | mem0_T [1] );
  assign _195_ = wr ? _194_ : mem0[1];
  assign _195__T = wr ? ( { 1{ wr_T  }} | _194__T ) : ( { 1{ wr_T  }} | mem0_T [1] );
  assign _196_ = stb ? _195_ : mem0[1];
  assign _196__T = stb ? ( { 1{ stb_T  }} | _195__T ) : ( { 1{ stb_T  }} | mem0_T [1] );
  assign _001_[1] = rst ? 1'b0 : _196_;
  assign _001__T [1] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _196__T );
  assign _197_ = _050_ ? data_in[0] : mem0[0];
  assign _197__T = _050_ ? ( { 1{ _050__T  }} | data_in_T [0] ) : ( { 1{ _050__T  }} | mem0_T [0] );
  assign _198_ = wr ? _197_ : mem0[0];
  assign _198__T = wr ? ( { 1{ wr_T  }} | _197__T ) : ( { 1{ wr_T  }} | mem0_T [0] );
  assign _199_ = stb ? _198_ : mem0[0];
  assign _199__T = stb ? ( { 1{ stb_T  }} | _198__T ) : ( { 1{ stb_T  }} | mem0_T [0] );
  assign _001_[0] = rst ? 1'b0 : _199_;
  assign _001__T [0] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _199__T );
  assign _200_ = _201_ ? data_in[5] : mem5[7];
  assign _200__T = _201_ ? ( { 1{ _201__T  }} | data_in_T [5] ) : ( { 1{ _201__T  }} | mem5_T [7] );
  assign _201_ = addr_in == 3'b111;
  assign _201__T = (| addr_in_T ) & ( addr_in == 3'b111 ) ;
  assign _202_ = wr ? _200_ : mem5[7];
  assign _202__T = wr ? ( { 1{ wr_T  }} | _200__T ) : ( { 1{ wr_T  }} | mem5_T [7] );
  assign _203_ = stb ? _202_ : mem5[7];
  assign _203__T = stb ? ( { 1{ stb_T  }} | _202__T ) : ( { 1{ stb_T  }} | mem5_T [7] );
  assign _006_[7] = rst ? 1'b0 : _203_;
  assign _006__T [7] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _203__T );
  assign _204_ = _201_ ? data_in[4] : mem4[7];
  assign _204__T = _201_ ? ( { 1{ _201__T  }} | data_in_T [4] ) : ( { 1{ _201__T  }} | mem4_T [7] );
  assign _205_ = wr ? _204_ : mem4[7];
  assign _205__T = wr ? ( { 1{ wr_T  }} | _204__T ) : ( { 1{ wr_T  }} | mem4_T [7] );
  assign _206_ = stb ? _205_ : mem4[7];
  assign _206__T = stb ? ( { 1{ stb_T  }} | _205__T ) : ( { 1{ stb_T  }} | mem4_T [7] );
  assign _005_[7] = rst ? 1'b0 : _206_;
  assign _005__T [7] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _206__T );
  assign _207_ = _201_ ? data_in[3] : mem3[7];
  assign _207__T = _201_ ? ( { 1{ _201__T  }} | data_in_T [3] ) : ( { 1{ _201__T  }} | mem3_T [7] );
  assign _208_ = wr ? _207_ : mem3[7];
  assign _208__T = wr ? ( { 1{ wr_T  }} | _207__T ) : ( { 1{ wr_T  }} | mem3_T [7] );
  assign _209_ = stb ? _208_ : mem3[7];
  assign _209__T = stb ? ( { 1{ stb_T  }} | _208__T ) : ( { 1{ stb_T  }} | mem3_T [7] );
  assign _004_[7] = rst ? 1'b0 : _209_;
  assign _004__T [7] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _209__T );
  assign _210_ = _201_ ? data_in[2] : mem2[7];
  assign _210__T = _201_ ? ( { 1{ _201__T  }} | data_in_T [2] ) : ( { 1{ _201__T  }} | mem2_T [7] );
  assign _211_ = wr ? _210_ : mem2[7];
  assign _211__T = wr ? ( { 1{ wr_T  }} | _210__T ) : ( { 1{ wr_T  }} | mem2_T [7] );
  assign _212_ = stb ? _211_ : mem2[7];
  assign _212__T = stb ? ( { 1{ stb_T  }} | _211__T ) : ( { 1{ stb_T  }} | mem2_T [7] );
  assign _003_[7] = rst ? 1'b0 : _212_;
  assign _003__T [7] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _212__T );
  assign _213_ = _201_ ? data_in[1] : mem1[7];
  assign _213__T = _201_ ? ( { 1{ _201__T  }} | data_in_T [1] ) : ( { 1{ _201__T  }} | mem1_T [7] );
  assign _214_ = wr ? _213_ : mem1[7];
  assign _214__T = wr ? ( { 1{ wr_T  }} | _213__T ) : ( { 1{ wr_T  }} | mem1_T [7] );
  assign _215_ = stb ? _214_ : mem1[7];
  assign _215__T = stb ? ( { 1{ stb_T  }} | _214__T ) : ( { 1{ stb_T  }} | mem1_T [7] );
  assign _002_[7] = rst ? 1'b0 : _215_;
  assign _002__T [7] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _215__T );
  assign _216_ = _201_ ? data_in[0] : mem0[7];
  assign _216__T = _201_ ? ( { 1{ _201__T  }} | data_in_T [0] ) : ( { 1{ _201__T  }} | mem0_T [7] );
  assign _217_ = wr ? _216_ : mem0[7];
  assign _217__T = wr ? ( { 1{ wr_T  }} | _216__T ) : ( { 1{ wr_T  }} | mem0_T [7] );
  assign _218_ = stb ? _217_ : mem0[7];
  assign _218__T = stb ? ( { 1{ stb_T  }} | _217__T ) : ( { 1{ stb_T  }} | mem0_T [7] );
  assign _001_[7] = rst ? 1'b0 : _218_;
  assign _001__T [7] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _218__T );
  assign _219_ = _201_ ? data_in[6] : mem6[7];
  assign _219__T = _201_ ? ( { 1{ _201__T  }} | data_in_T [6] ) : ( { 1{ _201__T  }} | mem6_T [7] );
  assign _220_ = wr ? _219_ : mem6[7];
  assign _220__T = wr ? ( { 1{ wr_T  }} | _219__T ) : ( { 1{ wr_T  }} | mem6_T [7] );
  assign _221_ = stb ? _220_ : mem6[7];
  assign _221__T = stb ? ( { 1{ stb_T  }} | _220__T ) : ( { 1{ stb_T  }} | mem6_T [7] );
  assign _007_[7] = rst ? 1'b0 : _221_;
  assign _007__T [7] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _221__T );
  assign _222_ = _201_ ? data_in[7] : mem7[7];
  assign _222__T = _201_ ? ( { 1{ _201__T  }} | data_in_T [7] ) : ( { 1{ _201__T  }} | mem7_T [7] );
  assign _223_ = wr ? _222_ : mem7[7];
  assign _223__T = wr ? ( { 1{ wr_T  }} | _222__T ) : ( { 1{ wr_T  }} | mem7_T [7] );
  assign _224_ = stb ? _223_ : mem7[7];
  assign _224__T = stb ? ( { 1{ stb_T  }} | _223__T ) : ( { 1{ stb_T  }} | mem7_T [7] );
  assign _008_[7] = rst ? 1'b0 : _224_;
  assign _008__T [7] = rst ? { 1{ | rst_T  }} : ( { 1{ | rst_T  }} | _224__T );
  assign _225_ = mem0[addr_in[2:0] +: 1];
  assign _225__T = mem0_T[addr_in[2:0] +: 1] | { 1{ | addr_in_T [2:0] }} ;
  assign _226_ = mem1[addr_in[2:0] +: 1];
  assign _226__T = mem1_T[addr_in[2:0] +: 1] | { 1{ | addr_in_T [2:0] }} ;
  assign _227_ = mem2[addr_in[2:0] +: 1];
  assign _227__T = mem2_T[addr_in[2:0] +: 1] | { 1{ | addr_in_T [2:0] }} ;
  assign _228_ = mem3[addr_in[2:0] +: 1];
  assign _228__T = mem3_T[addr_in[2:0] +: 1] | { 1{ | addr_in_T [2:0] }} ;
  assign _229_ = mem4[addr_in[2:0] +: 1];
  assign _229__T = mem4_T[addr_in[2:0] +: 1] | { 1{ | addr_in_T [2:0] }} ;
  assign _230_ = mem5[addr_in[2:0] +: 1];
  assign _230__T = mem5_T[addr_in[2:0] +: 1] | { 1{ | addr_in_T [2:0] }} ;
  assign _231_ = mem6[addr_in[2:0] +: 1];
  assign _231__T = mem6_T[addr_in[2:0] +: 1] | { 1{ | addr_in_T [2:0] }} ;
  assign _232_ = mem7[addr_in[2:0] +: 1];
  assign _232__T = mem7_T[addr_in[2:0] +: 1] | { 1{ | addr_in_T [2:0] }} ;
  assign ack = stb;
  assign ack_T = stb_T ;
  assign rst_zy = rst ;
endmodule
