// Seed: 3868780560
module module_0 ();
  assign id_1 = id_1;
  assign module_1.id_2 = 0;
  assign id_1 = 1;
  uwire id_2;
  assign id_1 = 1;
  wor id_3, id_4;
  logic [7:0] id_5 = id_5, id_6;
  id_7(
      .id_0(1), .id_1(id_3), .id_2(id_1), .id_3(1), .id_4((id_4) - id_6[1'h0]), .id_5(id_5)
  );
  uwire id_8 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    input supply0 id_3
);
  module_0 modCall_1 ();
endmodule
