{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720228744828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720228744829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 19:19:04 2024 " "Processing started: Fri Jul  5 19:19:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720228744829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228744829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS2_test -c PS2_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PS2_test -c PS2_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228744829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720228745403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720228745403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2 " "Found entity 1: PS2" {  } { { "PS2/synthesis/PS2.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/PS2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720228752028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "PS2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720228752031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "PS2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720228752034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "PS2/synthesis/submodules/altera_up_ps2.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720228752037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "PS2/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720228752040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "PS2/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720228752042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/synthesis/submodules/ps2_ps2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/ps2_ps2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_ps2_0 " "Found entity 1: PS2_ps2_0" {  } { { "PS2/synthesis/submodules/PS2_ps2_0.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720228752045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_test " "Found entity 1: PS2_test" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720228752048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/hex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720228752051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752051 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "PS2_DATA PS2_test.v(18) " "Verilog HDL error at PS2_test.v(18): can't index object \"PS2_DATA\" with zero packed or unpacked array dimensions" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 18 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1720228752053 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "PS2_DATA PS2_test.v(18) " "Verilog HDL Expression error at PS2_test.v(18): indexed name specifies too many indices for array \"PS2_DATA\"" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 18 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720228752053 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "PS2_DATA PS2_test.v(19) " "Verilog HDL error at PS2_test.v(19): can't index object \"PS2_DATA\" with zero packed or unpacked array dimensions" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 19 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1720228752053 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "PS2_DATA PS2_test.v(19) " "Verilog HDL Expression error at PS2_test.v(19): indexed name specifies too many indices for array \"PS2_DATA\"" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 19 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720228752053 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "PS2_DATA PS2_test.v(20) " "Verilog HDL error at PS2_test.v(20): can't index object \"PS2_DATA\" with zero packed or unpacked array dimensions" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 20 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1720228752053 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "PS2_DATA PS2_test.v(20) " "Verilog HDL Expression error at PS2_test.v(20): indexed name specifies too many indices for array \"PS2_DATA\"" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 20 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720228752053 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "PS2_DATA PS2_test.v(21) " "Verilog HDL error at PS2_test.v(21): can't index object \"PS2_DATA\" with zero packed or unpacked array dimensions" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 21 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1720228752053 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "PS2_DATA PS2_test.v(21) " "Verilog HDL Expression error at PS2_test.v(21): indexed name specifies too many indices for array \"PS2_DATA\"" {  } { { "PS2_test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v" 21 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720228752053 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720228752120 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul  5 19:19:12 2024 " "Processing ended: Fri Jul  5 19:19:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720228752120 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720228752120 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720228752120 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752120 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720228752704 ""}
