TimeQuest Timing Analyzer report for CAMstreamVGA
Mon May 20 01:10:02 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'
 13. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 14. Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'
 15. Slow 1200mV 85C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 16. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 17. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'
 18. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'
 19. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'
 20. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'
 21. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'
 22. Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'
 23. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'
 24. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'
 25. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'
 26. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'
 27. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'
 28. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'
 30. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 31. Slow 1200mV 85C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 32. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 33. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Propagation Delay
 50. Minimum Propagation Delay
 51. Slow 1200mV 85C Model Metastability Report
 52. Slow 1200mV 0C Model Fmax Summary
 53. Slow 1200mV 0C Model Setup Summary
 54. Slow 1200mV 0C Model Hold Summary
 55. Slow 1200mV 0C Model Recovery Summary
 56. Slow 1200mV 0C Model Removal Summary
 57. Slow 1200mV 0C Model Minimum Pulse Width Summary
 58. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
 59. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 60. Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'
 61. Slow 1200mV 0C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 62. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 63. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
 64. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
 65. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
 66. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
 67. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
 68. Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'
 69. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
 70. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
 71. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 72. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
 73. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
 74. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
 75. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
 76. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 77. Slow 1200mV 0C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 78. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 79. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Propagation Delay
 96. Minimum Propagation Delay
 97. Slow 1200mV 0C Model Metastability Report
 98. Fast 1200mV 0C Model Setup Summary
 99. Fast 1200mV 0C Model Hold Summary
100. Fast 1200mV 0C Model Recovery Summary
101. Fast 1200mV 0C Model Removal Summary
102. Fast 1200mV 0C Model Minimum Pulse Width Summary
103. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
104. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
105. Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'
106. Fast 1200mV 0C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
107. Fast 1200mV 0C Model Setup: 'CLOCK_50'
108. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
109. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
110. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
111. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
112. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
113. Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'
114. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
115. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
116. Fast 1200mV 0C Model Hold: 'CLOCK_50'
117. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
118. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
119. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
120. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
121. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
122. Fast 1200mV 0C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
123. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
124. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'
129. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
130. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
136. Setup Times
137. Hold Times
138. Clock to Output Times
139. Minimum Clock to Output Times
140. Propagation Delay
141. Minimum Propagation Delay
142. Fast 1200mV 0C Model Metastability Report
143. Multicorner Timing Analysis Summary
144. Setup Times
145. Hold Times
146. Clock to Output Times
147. Minimum Clock to Output Times
148. Propagation Delay
149. Minimum Propagation Delay
150. Board Trace Model Assignments
151. Input Transition Times
152. Slow Corner Signal Integrity Metrics
153. Fast Corner Signal Integrity Metrics
154. Setup Transfers
155. Hold Transfers
156. Recovery Transfers
157. Removal Transfers
158. Report TCCS
159. Report RSKM
160. Unconstrained Paths
161. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CAMstreamVGA                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { capture_driver:CAPdrive|div_clk:DIV|Clk_aux }         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; div800k:DIV800|Qaux[0]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[0] }                              ;
; div800k:DIV800|Qaux[1]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[1] }                              ;
; div800k:DIV800|Qaux[2]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[2] }                              ;
; div800k:DIV800|Qaux[3]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[3] }                              ;
; div800k:DIV800|Qaux[4]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[4] }                              ;
; div800k:DIV800|Qaux[5]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[5] }                              ;
; GPIO1_D[8]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[8] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 158.78 MHz ; 158.78 MHz      ; div800k:DIV800|Qaux[5]          ;                                                               ;
; 275.79 MHz ; 250.0 MHz       ; GPIO1_D[8]                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 377.79 MHz ; 377.79 MHz      ; SCCBdrive:SCCBdriver|clk400data ;                                                               ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                      ; -2.649 ; -7.304        ;
; SCCBdrive:SCCBdriver|clk400data             ; -1.647 ; -32.265       ;
; GPIO1_D[8]                                  ; -1.332 ; -6.743        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.117 ; -0.233        ;
; CLOCK_50                                    ; -0.077 ; -0.077        ;
; div800k:DIV800|Qaux[2]                      ; 0.005  ; 0.000         ;
; div800k:DIV800|Qaux[1]                      ; 0.046  ; 0.000         ;
; div800k:DIV800|Qaux[3]                      ; 0.094  ; 0.000         ;
; div800k:DIV800|Qaux[4]                      ; 0.195  ; 0.000         ;
; div800k:DIV800|Qaux[0]                      ; 0.205  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -0.604 ; -2.339        ;
; div800k:DIV800|Qaux[5]                      ; -0.379 ; -0.664        ;
; div800k:DIV800|Qaux[4]                      ; -0.072 ; -0.072        ;
; div800k:DIV800|Qaux[1]                      ; 0.016  ; 0.000         ;
; div800k:DIV800|Qaux[0]                      ; 0.023  ; 0.000         ;
; div800k:DIV800|Qaux[3]                      ; 0.034  ; 0.000         ;
; CLOCK_50                                    ; 0.050  ; 0.000         ;
; div800k:DIV800|Qaux[2]                      ; 0.135  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data             ; 0.372  ; 0.000         ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.452  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.340 ; -1.340        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.138 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -3.000 ; -18.000       ;
; SCCBdrive:SCCBdriver|clk400data             ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                      ; -1.000 ; -8.000        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -1.000 ; -4.000        ;
; div800k:DIV800|Qaux[0]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                      ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                    ; 0.464  ; 0.000         ;
; CLOCK_50                                    ; 4.653  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.649 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.832     ; 1.312      ;
; -2.525 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.841     ; 1.179      ;
; -2.500 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.832     ; 1.163      ;
; -2.217 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.906     ; 1.306      ;
; -1.876 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.016     ; 2.355      ;
; -1.155 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.067     ; 2.083      ;
; -1.144 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.067     ; 2.072      ;
; -0.699 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.137     ; 1.057      ;
; -0.697 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.137     ; 1.055      ;
; -0.671 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.612      ;
; -0.647 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.650      ; 2.792      ;
; -0.355 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.063     ; 1.287      ;
; -0.228 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.383      ; 2.106      ;
; -0.182 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.063     ; 1.114      ;
; -0.016 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.654      ; 2.165      ;
; -0.014 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.654      ; 2.163      ;
; 0.273  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.063     ; 0.659      ;
; 0.295  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.063     ; 0.637      ;
; 0.298  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.038     ; 0.659      ;
; 0.301  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.556      ; 2.959      ;
; 0.377  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.617      ; 2.934      ;
; 0.852  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.617      ; 2.959      ;
; 0.975  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.556      ; 2.785      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.815     ; 0.827      ;
; -1.542 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.815     ; 0.722      ;
; -0.721 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.652      ;
; -0.721 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.652      ;
; -0.719 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.650      ;
; -0.696 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.627      ;
; -0.695 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.626      ;
; -0.694 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.625      ;
; -0.693 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.624      ;
; -0.693 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.624      ;
; -0.692 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.623      ;
; -0.692 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.623      ;
; -0.690 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.621      ;
; -0.690 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.621      ;
; -0.689 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.620      ;
; -0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.619      ;
; -0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.619      ;
; -0.687 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.618      ;
; -0.686 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.617      ;
; -0.685 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.616      ;
; -0.685 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.616      ;
; -0.684 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.615      ;
; -0.684 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.615      ;
; -0.683 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.614      ;
; -0.678 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.609      ;
; -0.677 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.608      ;
; -0.676 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.607      ;
; -0.675 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.606      ;
; -0.675 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.606      ;
; -0.675 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.606      ;
; -0.674 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.605      ;
; -0.674 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.605      ;
; -0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.412      ;
; -0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.411      ;
; -0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.411      ;
; -0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.410      ;
; -0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.410      ;
; -0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.410      ;
; -0.476 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.408      ;
; -0.475 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.407      ;
; -0.474 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.406      ;
; -0.474 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.406      ;
; -0.473 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.405      ;
; -0.473 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.405      ;
; -0.472 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.404      ;
; -0.460 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.391      ;
; -0.459 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.390      ;
; -0.458 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.389      ;
; -0.457 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.388      ;
; -0.457 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.388      ;
; -0.457 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.388      ;
; -0.454 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.385      ;
; -0.452 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 1.383      ;
; -0.437 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.369      ;
; -0.385 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.317      ;
; -0.222 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.154      ;
; -0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.128      ;
; -0.190 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.122      ;
; -0.184 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.117      ;
; -0.184 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.117      ;
; -0.178 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.111      ;
; -0.124 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.056      ;
; -0.119 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.996      ;
; -0.119 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.996      ;
; -0.118 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.995      ;
; -0.116 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.049      ;
; -0.116 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.993      ;
; -0.115 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.992      ;
; -0.111 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.988      ;
; -0.111 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.988      ;
; -0.109 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.986      ;
; -0.108 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.985      ;
; -0.106 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.983      ;
; -0.102 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.979      ;
; -0.102 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.979      ;
; -0.100 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.977      ;
; -0.099 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.976      ;
; -0.099 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.976      ;
; -0.098 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.975      ;
; -0.098 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.975      ;
; -0.097 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.974      ;
; -0.097 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.974      ;
; -0.096 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.030      ;
; -0.095 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.972      ;
; -0.095 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.972      ;
; -0.095 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.972      ;
; -0.094 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.971      ;
; -0.081 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.958      ;
; -0.079 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.956      ;
; -0.069 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.118     ; 0.946      ;
; -0.062 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.994      ;
; -0.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.993      ;
; -0.060 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.992      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.991      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.990      ;
; -0.041 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.973      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.973      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.972      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
; -0.039 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.972      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[8]'                                                                                                                                                                   ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.332 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.265      ;
; -1.326 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.259      ;
; -1.313 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.914      ;
; -1.289 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.890      ;
; -1.283 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.884      ;
; -1.276 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.877      ;
; -1.270 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.871      ;
; -1.201 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.802      ;
; -1.197 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.798      ;
; -1.193 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.794      ;
; -1.160 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.761      ;
; -1.154 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.755      ;
; -1.140 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.073      ;
; -1.113 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 2.046      ;
; -1.085 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.686      ;
; -1.081 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.682      ;
; -1.079 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.680      ;
; -1.077 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.678      ;
; -1.024 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.957      ;
; -1.013 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.614      ;
; -1.013 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.614      ;
; -1.007 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.608      ;
; -0.996 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.929      ;
; -0.990 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.923      ;
; -0.979 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.912      ;
; -0.933 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.534      ;
; -0.910 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.843      ;
; -0.897 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.498      ;
; -0.897 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.498      ;
; -0.897 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.498      ;
; -0.894 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.495      ;
; -0.891 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.492      ;
; -0.891 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.492      ;
; -0.880 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.813      ;
; -0.874 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.807      ;
; -0.863 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.796      ;
; -0.820 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.421      ;
; -0.817 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.418      ;
; -0.812 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.745      ;
; -0.794 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.727      ;
; -0.781 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.382      ;
; -0.778 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.379      ;
; -0.769 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.370      ;
; -0.747 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.680      ;
; -0.661 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.594      ;
; -0.647 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.248      ;
; -0.640 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.241      ;
; -0.623 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 1.224      ;
; -0.469 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.402      ;
; -0.385 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 0.986      ;
; -0.377 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 0.978      ;
; -0.377 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 0.978      ;
; -0.372 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.106      ; 0.973      ;
; -0.364 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.297      ;
; -0.360 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.293      ;
; -0.157 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.588      ; 3.429      ;
; -0.124 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.588      ; 3.396      ;
; -0.080 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 1.013      ;
; -0.052 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.062     ; 0.985      ;
; -0.008 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.588      ; 3.780      ;
; 0.054  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.588      ; 3.218      ;
; 0.095  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.421      ; 3.010      ;
; 0.109  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.588      ; 3.163      ;
; 0.170  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.588      ; 3.102      ;
; 0.275  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.588      ; 3.497      ;
; 0.462  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.588      ; 3.310      ;
; 0.512  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.588      ; 3.260      ;
; 0.613  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.588      ; 3.159      ;
; 0.623  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.588      ; 2.649      ;
; 0.637  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.421      ; 2.968      ;
; 1.023  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.588      ; 2.749      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                   ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; -0.117 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.368      ; 0.970      ;
; -0.116 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.368      ; 0.969      ;
; 0.000  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.368      ; 0.853      ;
; 0.025  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.368      ; 0.828      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                  ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.077 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.993      ; 2.764      ;
; 0.423  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.993      ; 2.764      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.005 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.734      ; 1.443      ;
; 0.557 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.734      ; 1.391      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.046 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.875      ; 1.543      ;
; 0.556 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.875      ; 1.533      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.094 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 1.140      ; 1.760      ;
; 0.591 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 1.140      ; 1.763      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.195 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 1.050      ; 1.559      ;
; 0.685 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 1.050      ; 1.569      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.205 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.746      ; 1.255      ;
; 0.742 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.746      ; 1.218      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[8]'                                                                                                                                                                    ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.604 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.679      ; 2.461      ;
; -0.594 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.679      ; 2.471      ;
; -0.442 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.679      ; 2.623      ;
; -0.304 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.679      ; 2.761      ;
; -0.220 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.679      ; 2.845      ;
; -0.147 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.679      ; 2.418      ;
; -0.139 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.679      ; 2.426      ;
; -0.110 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.679      ; 2.955      ;
; -0.065 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.511      ; 2.832      ;
; -0.048 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.679      ; 2.517      ;
; 0.091  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.679      ; 2.656      ;
; 0.237  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.679      ; 2.802      ;
; 0.314  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.679      ; 2.879      ;
; 0.485  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.511      ; 2.882      ;
; 0.585  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 0.804      ;
; 0.621  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 0.840      ;
; 0.848  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.067      ;
; 0.856  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.075      ;
; 0.861  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.080      ;
; 0.865  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 0.770      ;
; 0.866  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 0.771      ;
; 0.867  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 0.772      ;
; 0.879  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 0.784      ;
; 1.082  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.301      ;
; 1.120  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.339      ;
; 1.130  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.349      ;
; 1.132  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.351      ;
; 1.140  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.045      ;
; 1.141  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.046      ;
; 1.143  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.048      ;
; 1.146  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.051      ;
; 1.154  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.059      ;
; 1.155  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.060      ;
; 1.156  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.061      ;
; 1.157  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.062      ;
; 1.159  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.064      ;
; 1.218  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.437      ;
; 1.230  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.449      ;
; 1.232  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.451      ;
; 1.242  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.461      ;
; 1.244  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.463      ;
; 1.250  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.155      ;
; 1.251  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.156      ;
; 1.253  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.158      ;
; 1.266  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.171      ;
; 1.269  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.174      ;
; 1.271  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.176      ;
; 1.281  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.186      ;
; 1.342  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.561      ;
; 1.354  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.573      ;
; 1.363  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.268      ;
; 1.371  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.590      ;
; 1.373  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.592      ;
; 1.381  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.286      ;
; 1.418  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.323      ;
; 1.420  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.325      ;
; 1.429  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.334      ;
; 1.431  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.336      ;
; 1.434  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.339      ;
; 1.483  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.702      ;
; 1.490  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.709      ;
; 1.509  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.414      ;
; 1.530  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.435      ;
; 1.532  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.437      ;
; 1.541  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.446      ;
; 1.543  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.448      ;
; 1.553  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.458      ;
; 1.600  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.062      ; 1.819      ;
; 1.621  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.526      ;
; 1.634  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.539      ;
; 1.653  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.228      ; 1.558      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.379 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.680      ; 2.667      ;
; -0.285 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.745      ; 2.836      ;
; 0.182  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.745      ; 2.803      ;
; 0.280  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.680      ; 2.826      ;
; 0.357  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 0.577      ;
; 0.385  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.038      ; 0.580      ;
; 0.438  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.832      ; 1.947      ;
; 0.458  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.832      ; 1.967      ;
; 0.656  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.550      ; 1.883      ;
; 0.749  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 0.969      ;
; 0.963  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 1.183      ;
; 1.038  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.827      ; 2.542      ;
; 1.177  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.388      ;
; 1.290  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.007     ; 0.960      ;
; 1.293  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.007     ; 0.963      ;
; 1.677  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.058      ; 1.892      ;
; 1.716  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.058      ; 1.931      ;
; 2.370  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.142      ; 2.189      ;
; 2.730  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.724     ; 1.163      ;
; 3.044  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.663     ; 1.058      ;
; 3.063  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.654     ; 1.086      ;
; 3.193  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.654     ; 1.216      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.072 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.112      ; 1.406      ;
; 0.453  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.112      ; 1.431      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.016 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.930      ; 1.302      ;
; 0.561 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.930      ; 1.347      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.023 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.795      ; 1.174      ;
; 0.561 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.795      ; 1.212      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.034 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 1.205      ; 1.595      ;
; 0.561 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 1.205      ; 1.622      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.050 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.061      ; 2.487      ;
; 0.572 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.061      ; 2.509      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.135 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.782      ; 1.273      ;
; 0.678 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.782      ; 1.316      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.595      ;
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.467 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.775      ;
; 0.503 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.723      ;
; 0.504 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.812      ;
; 0.507 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.815      ;
; 0.509 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.817      ;
; 0.512 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.820      ;
; 0.514 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.733      ;
; 0.515 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.823      ;
; 0.516 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.824      ;
; 0.516 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.824      ;
; 0.517 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.825      ;
; 0.519 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.827      ;
; 0.519 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.827      ;
; 0.519 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.827      ;
; 0.520 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.828      ;
; 0.521 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.829      ;
; 0.522 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.742      ;
; 0.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.745      ;
; 0.536 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.755      ;
; 0.546 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.854      ;
; 0.547 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.855      ;
; 0.550 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.860      ;
; 0.552 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.860      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.861      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.774      ;
; 0.554 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.862      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.775      ;
; 0.555 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.863      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.776      ;
; 0.556 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.864      ;
; 0.557 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.865      ;
; 0.558 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.866      ;
; 0.561 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.869      ;
; 0.562 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.870      ;
; 0.563 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.131      ; 0.871      ;
; 0.580 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.800      ;
; 0.679 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.899      ;
; 0.681 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.901      ;
; 0.686 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.906      ;
; 0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.908      ;
; 0.688 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.908      ;
; 0.725 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 0.946      ;
; 0.727 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.947      ;
; 0.739 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 0.960      ;
; 0.743 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.962      ;
; 0.878 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.098      ;
; 0.943 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.163      ;
; 1.011 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.230      ;
; 1.011 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.230      ;
; 1.011 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.230      ;
; 1.012 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.231      ;
; 1.012 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.231      ;
; 1.014 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.233      ;
; 1.015 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.234      ;
; 1.016 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.235      ;
; 1.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.260      ;
; 1.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.260      ;
; 1.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.260      ;
; 1.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.260      ;
; 1.042 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.262      ;
; 1.043 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.263      ;
; 1.043 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.263      ;
; 1.044 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.264      ;
; 1.044 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.264      ;
; 1.044 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.264      ;
; 1.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.265      ;
; 1.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.266      ;
; 1.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 1.266      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                   ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; 0.452 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.604      ; 0.743      ;
; 0.472 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.604      ; 0.763      ;
; 0.556 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.604      ; 0.847      ;
; 0.563 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.604      ; 0.854      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.340 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.403     ; 1.432      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.084  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.697      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.091  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.690      ;
; 0.095  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.686      ;
; 0.095  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.686      ;
; 0.095  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.686      ;
; 0.095  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.686      ;
; 0.095  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.686      ;
; 0.095  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.686      ;
; 0.095  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.686      ;
; 0.095  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.286      ; 1.686      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
; 0.350  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.287      ; 1.432      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.481      ; 1.296      ;
; 0.369 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.526      ;
; 0.369 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.526      ;
; 0.369 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.526      ;
; 0.369 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.526      ;
; 0.369 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.526      ;
; 0.369 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.526      ;
; 0.369 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.526      ;
; 0.369 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.526      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.374 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.480      ; 1.531      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 0.376 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.479      ; 1.532      ;
; 1.899 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.280     ; 1.296      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; 0.129  ; 0.345        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.469  ; 0.653        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; 0.469  ; 0.653        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; 0.469  ; 0.653        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; 0.469  ; 0.653        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; 0.469  ; 0.653        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; 0.469  ; 0.653        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.283  ; 0.467        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.380  ; 0.564        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.604  ; 0.604        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.653 ; 4.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.815 ; 4.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.943 ; 5.159        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 5.183 ; 5.183        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.698 ; 2.098 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; 1.379 ; 1.798 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; 1.368 ; 1.787 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; 1.369 ; 1.778 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; 1.342 ; 1.755 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; 1.413 ; 1.820 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; 1.187 ; 1.598 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; 1.652 ; 2.057 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; 1.637 ; 2.041 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.698 ; 2.098 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.502 ; 1.896 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.502 ; 1.896 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.997 ; 1.381 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.997 ; 1.381 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.819 ; -1.211 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; -1.016 ; -1.425 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; -1.005 ; -1.415 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; -1.006 ; -1.406 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; -0.980 ; -1.383 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; -1.037 ; -1.425 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; -0.819 ; -1.211 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; -1.266 ; -1.652 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; -1.252 ; -1.636 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -1.430 ; -1.820 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -1.233 ; -1.617 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -1.233 ; -1.617 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.676 ; -1.050 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.676 ; -1.050 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                                    ; 2.153 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ; 2.153 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                                    ;       ; 2.102 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ;       ; 2.102 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 5.708 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 5.708 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 5.854 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 5.854 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 7.191 ; 7.256 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 7.191 ; 7.256 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.190 ; 6.161 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.190 ; 6.161 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.617 ; 7.760 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.318 ; 7.381 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.617 ; 7.760 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.377 ; 7.481 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.503 ; 7.611 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.868 ; 8.034 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.328 ; 7.390 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.868 ; 8.034 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.344 ; 7.434 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.502 ; 7.622 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.895 ; 8.064 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.019 ; 7.096 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.895 ; 8.064 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.060 ; 7.156 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.523 ; 7.631 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 6.421 ; 6.489 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 6.421 ; 6.489 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 5.858 ; 5.872 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 5.858 ; 5.872 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                                    ; 1.782 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ; 1.782 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                                    ;       ; 1.731 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ;       ; 1.731 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 5.558 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 5.558 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 5.703 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 5.703 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.979 ; 7.037 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.979 ; 7.037 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.017 ; 5.986 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.017 ; 5.986 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.105 ; 7.165 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.105 ; 7.165 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.392 ; 7.529 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.162 ; 7.261 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.282 ; 7.385 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.115 ; 7.174 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.115 ; 7.174 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.633 ; 7.791 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.129 ; 7.216 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.281 ; 7.397 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.818 ; 6.892 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.818 ; 6.892 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.658 ; 7.820 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.857 ; 6.949 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.302 ; 7.405 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 6.192 ; 6.242 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 6.192 ; 6.242 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 5.704 ; 5.718 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 5.704 ; 5.718 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 6.162 ;    ;    ; 6.605 ;
; GPIO1_D[10] ; VGA_VS      ; 6.090 ;    ;    ; 6.532 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 6.024 ;    ;    ; 6.456 ;
; GPIO1_D[10] ; VGA_VS      ; 5.954 ;    ;    ; 6.386 ;
+-------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 176.18 MHz ; 176.18 MHz      ; div800k:DIV800|Qaux[5]          ;                                                               ;
; 313.68 MHz ; 250.0 MHz       ; GPIO1_D[8]                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 423.55 MHz ; 423.55 MHz      ; SCCBdrive:SCCBdriver|clk400data ;                                                               ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                      ; -2.338 ; -6.097        ;
; SCCBdrive:SCCBdriver|clk400data             ; -1.361 ; -23.014       ;
; GPIO1_D[8]                                  ; -1.094 ; -5.509        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.097 ; -0.193        ;
; CLOCK_50                                    ; 0.061  ; 0.000         ;
; div800k:DIV800|Qaux[2]                      ; 0.068  ; 0.000         ;
; div800k:DIV800|Qaux[1]                      ; 0.112  ; 0.000         ;
; div800k:DIV800|Qaux[3]                      ; 0.160  ; 0.000         ;
; div800k:DIV800|Qaux[0]                      ; 0.237  ; 0.000         ;
; div800k:DIV800|Qaux[4]                      ; 0.248  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -0.616 ; -2.570        ;
; div800k:DIV800|Qaux[5]                      ; -0.303 ; -0.502        ;
; div800k:DIV800|Qaux[4]                      ; -0.093 ; -0.093        ;
; CLOCK_50                                    ; -0.032 ; -0.032        ;
; div800k:DIV800|Qaux[1]                      ; -0.012 ; -0.012        ;
; div800k:DIV800|Qaux[3]                      ; 0.002  ; 0.000         ;
; div800k:DIV800|Qaux[0]                      ; 0.011  ; 0.000         ;
; div800k:DIV800|Qaux[2]                      ; 0.114  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data             ; 0.338  ; 0.000         ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.512  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -1.137 ; -1.137        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.194 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -3.000 ; -18.000       ;
; SCCBdrive:SCCBdriver|clk400data             ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                      ; -1.000 ; -8.000        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -1.000 ; -4.000        ;
; div800k:DIV800|Qaux[0]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                      ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                    ; 0.475  ; 0.000         ;
; CLOCK_50                                    ; 4.626  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.338 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.657     ; 1.176      ;
; -2.243 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.665     ; 1.073      ;
; -2.214 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.657     ; 1.052      ;
; -1.842 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.681     ; 1.156      ;
; -1.671 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.052     ; 2.114      ;
; -0.984 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.918      ;
; -0.952 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.886      ;
; -0.538 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.492      ; 2.525      ;
; -0.519 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.079     ; 0.935      ;
; -0.518 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.079     ; 0.934      ;
; -0.508 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.047     ; 1.456      ;
; -0.199 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 1.139      ;
; -0.067 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.318      ; 1.880      ;
; -0.049 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 0.989      ;
; 0.055  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.498      ; 1.938      ;
; 0.058  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.498      ; 1.935      ;
; 0.331  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.321      ; 2.665      ;
; 0.357  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 0.583      ;
; 0.378  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.034     ; 0.583      ;
; 0.378  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 0.562      ;
; 0.383  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.305      ; 2.607      ;
; 0.807  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.321      ; 2.689      ;
; 0.933  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.305      ; 2.557      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.618     ; 0.738      ;
; -1.272 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.618     ; 0.649      ;
; -0.526 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.465      ;
; -0.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.464      ;
; -0.524 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.463      ;
; -0.517 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.456      ;
; -0.512 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.451      ;
; -0.511 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.450      ;
; -0.510 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.449      ;
; -0.509 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.448      ;
; -0.509 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.448      ;
; -0.508 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.447      ;
; -0.508 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.447      ;
; -0.507 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.446      ;
; -0.506 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.445      ;
; -0.506 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.445      ;
; -0.505 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.444      ;
; -0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.443      ;
; -0.503 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.442      ;
; -0.503 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.442      ;
; -0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.441      ;
; -0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.441      ;
; -0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.439      ;
; -0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.439      ;
; -0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.438      ;
; -0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.434      ;
; -0.494 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.433      ;
; -0.493 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.432      ;
; -0.493 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.432      ;
; -0.491 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.430      ;
; -0.491 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.430      ;
; -0.490 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.429      ;
; -0.322 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.262      ;
; -0.321 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.261      ;
; -0.320 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.260      ;
; -0.320 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.260      ;
; -0.319 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.259      ;
; -0.319 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.259      ;
; -0.319 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.259      ;
; -0.319 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.259      ;
; -0.318 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.258      ;
; -0.315 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.255      ;
; -0.315 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.255      ;
; -0.314 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.254      ;
; -0.313 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.253      ;
; -0.300 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.239      ;
; -0.299 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.238      ;
; -0.299 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.238      ;
; -0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.237      ;
; -0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.236      ;
; -0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.235      ;
; -0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.233      ;
; -0.293 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.056     ; 1.232      ;
; -0.267 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.207      ;
; -0.222 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.162      ;
; -0.078 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.018      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.995      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.995      ;
; -0.049 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.990      ;
; -0.049 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.990      ;
; -0.046 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.987      ;
; 0.001  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.883      ;
; 0.001  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.883      ;
; 0.005  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.879      ;
; 0.007  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.877      ;
; 0.007  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.877      ;
; 0.010  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.930      ;
; 0.011  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.873      ;
; 0.011  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.873      ;
; 0.012  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.872      ;
; 0.012  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.872      ;
; 0.013  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.928      ;
; 0.013  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.871      ;
; 0.013  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.871      ;
; 0.014  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.870      ;
; 0.015  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.869      ;
; 0.018  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.866      ;
; 0.022  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.053     ; 0.920      ;
; 0.022  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.862      ;
; 0.023  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.861      ;
; 0.024  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.860      ;
; 0.024  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.860      ;
; 0.025  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.859      ;
; 0.025  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.859      ;
; 0.026  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.858      ;
; 0.026  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.858      ;
; 0.027  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.857      ;
; 0.028  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.856      ;
; 0.033  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.851      ;
; 0.042  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.111     ; 0.842      ;
; 0.058  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.882      ;
; 0.060  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.880      ;
; 0.061  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.879      ;
; 0.061  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.879      ;
; 0.062  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.878      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.864      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.863      ;
; 0.077  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.863      ;
; 0.079  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.862      ;
; 0.079  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.862      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                                                                                    ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.094 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.698      ;
; -1.069 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.673      ;
; -1.069 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 2.009      ;
; -1.057 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.661      ;
; -1.051 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.655      ;
; -1.051 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.991      ;
; -1.039 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.643      ;
; -0.998 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.602      ;
; -0.994 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.598      ;
; -0.989 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.593      ;
; -0.957 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.561      ;
; -0.939 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.543      ;
; -0.911 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.851      ;
; -0.898 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.502      ;
; -0.894 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.498      ;
; -0.889 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.493      ;
; -0.885 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.489      ;
; -0.880 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.820      ;
; -0.828 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.432      ;
; -0.826 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.430      ;
; -0.811 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.751      ;
; -0.808 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.412      ;
; -0.770 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.710      ;
; -0.764 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.704      ;
; -0.759 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.363      ;
; -0.752 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.692      ;
; -0.728 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.332      ;
; -0.726 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.330      ;
; -0.725 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.329      ;
; -0.724 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.328      ;
; -0.708 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.312      ;
; -0.707 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.311      ;
; -0.699 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.639      ;
; -0.670 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.610      ;
; -0.664 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.604      ;
; -0.663 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.267      ;
; -0.659 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.263      ;
; -0.652 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.592      ;
; -0.628 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.232      ;
; -0.624 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.228      ;
; -0.615 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.219      ;
; -0.612 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.552      ;
; -0.599 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.539      ;
; -0.564 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.504      ;
; -0.501 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.105      ;
; -0.500 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.104      ;
; -0.480 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 1.084      ;
; -0.475 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.415      ;
; -0.310 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.250      ;
; -0.271 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 0.875      ;
; -0.271 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 0.875      ;
; -0.270 ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 0.874      ;
; -0.259 ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.109      ; 0.863      ;
; -0.213 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.153      ;
; -0.211 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 1.151      ;
; -0.080 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.386      ; 3.131      ;
; -0.027 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.386      ; 3.078      ;
; 0.042  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.898      ;
; 0.066  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.055     ; 0.874      ;
; 0.135  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.386      ; 2.916      ;
; 0.162  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.221      ; 2.724      ;
; 0.185  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.386      ; 3.366      ;
; 0.192  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.386      ; 2.859      ;
; 0.235  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.386      ; 2.816      ;
; 0.431  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.386      ; 3.120      ;
; 0.589  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.386      ; 2.962      ;
; 0.648  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 2.386      ; 2.403      ;
; 0.648  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.386      ; 2.903      ;
; 0.686  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.221      ; 2.700      ;
; 0.735  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.386      ; 2.816      ;
; 1.102  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 2.386      ; 2.449      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                    ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; -0.097 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.285      ; 0.867      ;
; -0.096 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.285      ; 0.866      ;
; 0.011  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.285      ; 0.759      ;
; 0.033  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; 0.285      ; 0.737      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.061 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.868      ; 2.482      ;
; 0.558 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.868      ; 2.485      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.068 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.666      ; 1.293      ;
; 0.610 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.666      ; 1.251      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.112 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.803      ; 1.386      ;
; 0.631 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.803      ; 1.367      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.160 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 1.050      ; 1.585      ;
; 0.659 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 1.050      ; 1.586      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.237 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.677      ; 1.135      ;
; 0.776 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.677      ; 1.096      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.248 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.967      ; 1.404      ;
; 0.743 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.967      ; 1.409      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.616 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.465      ; 2.203      ;
; -0.606 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.465      ; 2.213      ;
; -0.461 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.465      ; 2.358      ;
; -0.344 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.465      ; 2.475      ;
; -0.277 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.465      ; 2.542      ;
; -0.188 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.465      ; 2.631      ;
; -0.110 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.465      ; 2.209      ;
; -0.105 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.465      ; 2.214      ;
; -0.078 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 2.301      ; 2.577      ;
; -0.009 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.465      ; 2.310      ;
; 0.114  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.465      ; 2.433      ;
; 0.229  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.465      ; 2.548      ;
; 0.292  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.465      ; 2.611      ;
; 0.453  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 2.301      ; 2.608      ;
; 0.529  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.728      ;
; 0.556  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.755      ;
; 0.766  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.965      ;
; 0.768  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.967      ;
; 0.775  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 0.974      ;
; 0.810  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.694      ;
; 0.812  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.696      ;
; 0.812  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.696      ;
; 0.825  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.709      ;
; 0.975  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.174      ;
; 1.010  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.209      ;
; 1.011  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.210      ;
; 1.017  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.216      ;
; 1.055  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.939      ;
; 1.055  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.939      ;
; 1.059  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.943      ;
; 1.060  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.944      ;
; 1.062  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.946      ;
; 1.064  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.948      ;
; 1.067  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.951      ;
; 1.071  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.955      ;
; 1.071  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 0.955      ;
; 1.099  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.298      ;
; 1.100  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.299      ;
; 1.106  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.305      ;
; 1.107  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.306      ;
; 1.113  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.312      ;
; 1.144  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.028      ;
; 1.144  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.028      ;
; 1.151  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.035      ;
; 1.156  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.040      ;
; 1.160  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.044      ;
; 1.167  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.051      ;
; 1.183  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.067      ;
; 1.196  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.395      ;
; 1.202  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.401      ;
; 1.226  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.425      ;
; 1.233  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.432      ;
; 1.240  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.124      ;
; 1.256  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.140      ;
; 1.296  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.180      ;
; 1.304  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.188      ;
; 1.305  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.189      ;
; 1.313  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.197      ;
; 1.317  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.201      ;
; 1.322  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.521      ;
; 1.342  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.541      ;
; 1.374  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.258      ;
; 1.392  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.276      ;
; 1.400  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.284      ;
; 1.401  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.285      ;
; 1.409  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.293      ;
; 1.430  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.314      ;
; 1.431  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.055      ; 1.630      ;
; 1.470  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.354      ;
; 1.481  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.365      ;
; 1.496  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.220      ; 1.380      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.303 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.417      ; 2.448      ;
; -0.199 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.433      ; 2.578      ;
; 0.240  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.417      ; 2.491      ;
; 0.270  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.433      ; 2.547      ;
; 0.312  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.511      ;
; 0.341  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.034      ; 0.519      ;
; 0.470  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.657      ; 1.791      ;
; 0.478  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.657      ; 1.799      ;
; 0.590  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.469      ; 1.723      ;
; 0.682  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.881      ;
; 0.879  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 1.078      ;
; 1.000  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.651      ; 2.315      ;
; 1.079  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.047      ; 1.270      ;
; 1.188  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.031      ; 0.883      ;
; 1.191  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.031      ; 0.886      ;
; 1.511  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.049      ; 1.704      ;
; 1.552  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.049      ; 1.745      ;
; 2.265  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.084      ; 2.013      ;
; 2.447  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.522     ; 1.069      ;
; 2.784  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.506     ; 0.942      ;
; 2.825  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.498     ; 0.991      ;
; 2.942  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.498     ; 1.108      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.093 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.023      ; 1.264      ;
; 0.430  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.023      ; 1.287      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.032 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.929      ; 2.241      ;
; 0.479  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.929      ; 2.252      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.012 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.853      ; 1.165      ;
; 0.530  ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.853      ; 1.207      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.002 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 1.110      ; 1.436      ;
; 0.524 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 1.110      ; 1.458      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.011 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.721      ; 1.056      ;
; 0.549 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.721      ; 1.094      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.114 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.710      ; 1.148      ;
; 0.647 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.710      ; 1.181      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.338 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.423 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.700      ;
; 0.439 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.716      ;
; 0.449 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.726      ;
; 0.450 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.727      ;
; 0.451 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.728      ;
; 0.452 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.729      ;
; 0.454 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.731      ;
; 0.457 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.734      ;
; 0.458 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.735      ;
; 0.460 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.737      ;
; 0.460 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.737      ;
; 0.461 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.738      ;
; 0.461 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.738      ;
; 0.463 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.740      ;
; 0.464 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.663      ;
; 0.476 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.674      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.678      ;
; 0.482 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.681      ;
; 0.494 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.696      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.776      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.700      ;
; 0.503 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.781      ;
; 0.504 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.781      ;
; 0.505 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.782      ;
; 0.506 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.783      ;
; 0.512 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.789      ;
; 0.513 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.790      ;
; 0.514 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.791      ;
; 0.515 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.792      ;
; 0.515 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.792      ;
; 0.515 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.792      ;
; 0.515 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.792      ;
; 0.517 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.113      ; 0.794      ;
; 0.523 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.722      ;
; 0.618 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.817      ;
; 0.620 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.819      ;
; 0.629 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.828      ;
; 0.630 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.829      ;
; 0.631 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.830      ;
; 0.667 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.866      ;
; 0.667 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.056      ; 0.867      ;
; 0.675 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.056      ; 0.875      ;
; 0.681 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.879      ;
; 0.804 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.003      ;
; 0.864 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.063      ;
; 0.921 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.119      ;
; 0.922 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.120      ;
; 0.922 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.120      ;
; 0.923 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.121      ;
; 0.923 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.121      ;
; 0.925 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.123      ;
; 0.925 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.123      ;
; 0.926 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.124      ;
; 0.930 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.129      ;
; 0.930 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.129      ;
; 0.930 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.129      ;
; 0.930 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.129      ;
; 0.932 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.131      ;
; 0.933 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.132      ;
; 0.933 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.132      ;
; 0.933 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.132      ;
; 0.933 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.132      ;
; 0.934 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.133      ;
; 0.935 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.134      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; 0.512 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.495      ; 0.681      ;
; 0.529 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.495      ; 0.698      ;
; 0.604 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.495      ; 0.773      ;
; 0.614 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.495      ; 0.783      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.137 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.355     ; 1.277      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.140  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.505      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.142  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.503      ;
; 0.147  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.498      ;
; 0.147  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.498      ;
; 0.147  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.498      ;
; 0.147  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.498      ;
; 0.147  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.498      ;
; 0.147  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.498      ;
; 0.147  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.498      ;
; 0.147  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.150      ; 1.498      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
; 0.369  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.277      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.194 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.325      ; 1.183      ;
; 0.407 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.395      ;
; 0.407 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.395      ;
; 0.407 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.395      ;
; 0.407 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.395      ;
; 0.407 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.395      ;
; 0.407 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.395      ;
; 0.407 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.395      ;
; 0.407 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.395      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.411 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.324      ; 1.399      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 0.414 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.323      ; 1.401      ;
; 1.763 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.244     ; 1.183      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; 0.132  ; 0.348        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; 0.425  ; 0.641        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.466  ; 0.650        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; 0.466  ; 0.650        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; 0.466  ; 0.650        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; 0.466  ; 0.650        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; 0.466  ; 0.650        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; 0.466  ; 0.650        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.279  ; 0.463        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.214  ; 0.430        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.362  ; 0.546        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.384  ; 0.568        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.290  ; 0.474        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.290  ; 0.474        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.290  ; 0.474        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.290  ; 0.474        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.626 ; 4.810        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.786 ; 4.786        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.971 ; 5.187        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.211 ; 5.211        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.443 ; 1.792 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; 1.163 ; 1.513 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; 1.153 ; 1.502 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; 1.144 ; 1.497 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; 1.126 ; 1.476 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; 1.200 ; 1.524 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; 0.985 ; 1.327 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; 1.421 ; 1.734 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; 1.401 ; 1.722 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.443 ; 1.792 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.250 ; 1.594 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.250 ; 1.594 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.840 ; 1.178 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.840 ; 1.178 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.660 ; -0.988 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; -0.843 ; -1.184 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; -0.832 ; -1.173 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; -0.824 ; -1.168 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; -0.806 ; -1.148 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; -0.867 ; -1.178 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; -0.660 ; -0.988 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; -1.078 ; -1.379 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; -1.059 ; -1.367 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -1.206 ; -1.546 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -1.015 ; -1.351 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -1.015 ; -1.351 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.555 ; -0.885 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.555 ; -0.885 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                                    ; 2.262 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ; 2.262 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                                    ;       ; 2.191 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ;       ; 2.191 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 5.380 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 5.380 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 5.462 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 5.462 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.748 ; 6.727 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.748 ; 6.727 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 5.828 ; 5.773 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 5.828 ; 5.773 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.129 ; 7.176 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.863 ; 6.872 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.129 ; 7.176 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.913 ; 6.935 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.028 ; 7.034 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.362 ; 7.414 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.873 ; 6.881 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.362 ; 7.414 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.878 ; 6.894 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.028 ; 7.046 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.384 ; 7.438 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.587 ; 6.601 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.384 ; 7.438 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.622 ; 6.647 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.048 ; 7.054 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 6.091 ; 6.100 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 6.091 ; 6.100 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 5.526 ; 5.503 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 5.526 ; 5.503 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                                    ; 1.933 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ; 1.933 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                                    ;       ; 1.863 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ;       ; 1.863 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 5.243 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 5.243 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 5.327 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 5.327 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.553 ; 6.533 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.553 ; 6.533 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 5.670 ; 5.615 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 5.670 ; 5.615 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.669 ; 6.677 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.669 ; 6.677 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.924 ; 6.969 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.717 ; 6.737 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.827 ; 6.832 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.679 ; 6.686 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.679 ; 6.686 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.148 ; 7.198 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.683 ; 6.697 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.827 ; 6.844 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.404 ; 6.417 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.404 ; 6.417 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.169 ; 7.220 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.437 ; 6.461 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 6.847 ; 6.852 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 5.880 ; 5.877 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 5.880 ; 5.877 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 5.385 ; 5.362 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 5.385 ; 5.362 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 5.734 ;    ;    ; 6.096 ;
; GPIO1_D[10] ; VGA_VS      ; 5.667 ;    ;    ; 6.032 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 5.617 ;    ;    ; 5.970 ;
; GPIO1_D[10] ; VGA_VS      ; 5.552 ;    ;    ; 5.909 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; div800k:DIV800|Qaux[5]                      ; -1.325 ; -3.011        ;
; SCCBdrive:SCCBdriver|clk400data             ; -0.550 ; -0.611        ;
; GPIO1_D[8]                                  ; -0.312 ; -0.963        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.166 ; -0.530        ;
; CLOCK_50                                    ; 0.228  ; 0.000         ;
; div800k:DIV800|Qaux[2]                      ; 0.240  ; 0.000         ;
; div800k:DIV800|Qaux[1]                      ; 0.249  ; 0.000         ;
; div800k:DIV800|Qaux[3]                      ; 0.275  ; 0.000         ;
; div800k:DIV800|Qaux[4]                      ; 0.325  ; 0.000         ;
; div800k:DIV800|Qaux[0]                      ; 0.360  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -0.650 ; -3.149        ;
; div800k:DIV800|Qaux[5]                      ; -0.239 ; -0.469        ;
; div800k:DIV800|Qaux[4]                      ; -0.040 ; -0.040        ;
; CLOCK_50                                    ; -0.026 ; -0.026        ;
; div800k:DIV800|Qaux[0]                      ; -0.006 ; -0.006        ;
; div800k:DIV800|Qaux[3]                      ; 0.006  ; 0.000         ;
; div800k:DIV800|Qaux[1]                      ; 0.012  ; 0.000         ;
; div800k:DIV800|Qaux[2]                      ; 0.052  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data             ; 0.192  ; 0.000         ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.748  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; -0.548 ; -0.548        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; SCCBdrive:SCCBdriver|clk400data ; 0.191 ; 0.000         ;
+---------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; GPIO1_D[8]                                  ; -3.000 ; -19.092       ;
; SCCBdrive:SCCBdriver|clk400data             ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                      ; -1.000 ; -8.000        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -1.000 ; -4.000        ;
; div800k:DIV800|Qaux[0]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                      ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                      ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                    ; 0.468  ; 0.000         ;
; CLOCK_50                                    ; 4.469  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.325 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.067     ; 0.745      ;
; -1.234 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.073     ; 0.648      ;
; -1.234 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.067     ; 0.654      ;
; -0.915 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.164     ; 0.738      ;
; -0.865 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.040      ; 1.392      ;
; -0.279 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.044     ; 1.222      ;
; -0.269 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.044     ; 1.212      ;
; -0.248 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.134     ; 0.601      ;
; -0.247 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.134     ; 0.600      ;
; -0.202 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.956      ; 1.645      ;
; -0.047 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.743      ; 1.277      ;
; 0.079  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.032     ; 0.876      ;
; 0.130  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.963      ; 1.320      ;
; 0.131  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.963      ; 1.319      ;
; 0.236  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.714      ;
; 0.294  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.480      ; 1.788      ;
; 0.333  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.617      ;
; 0.483  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.566      ; 1.675      ;
; 0.591  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.359      ;
; 0.600  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.350      ;
; 0.606  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.022     ; 0.359      ;
; 0.977  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.566      ; 1.681      ;
; 0.998  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.480      ; 1.584      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.550 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.091     ; 0.446      ;
; -0.490 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.091     ; 0.386      ;
; -0.024 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.973      ;
; -0.022 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.971      ;
; -0.015 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.964      ;
; 0.001  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.948      ;
; 0.001  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.948      ;
; 0.001  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.948      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.947      ;
; 0.002  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.947      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.946      ;
; 0.005  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.944      ;
; 0.006  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.943      ;
; 0.006  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.943      ;
; 0.007  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.942      ;
; 0.007  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.942      ;
; 0.007  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.942      ;
; 0.008  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.941      ;
; 0.008  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.941      ;
; 0.008  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.941      ;
; 0.008  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.941      ;
; 0.009  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.940      ;
; 0.009  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.940      ;
; 0.009  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.940      ;
; 0.009  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.940      ;
; 0.010  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.939      ;
; 0.010  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.939      ;
; 0.011  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.938      ;
; 0.011  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.938      ;
; 0.011  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.938      ;
; 0.012  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.937      ;
; 0.049  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.900      ;
; 0.134  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.816      ;
; 0.135  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.814      ;
; 0.135  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.815      ;
; 0.135  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.815      ;
; 0.136  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.813      ;
; 0.136  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.814      ;
; 0.137  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.812      ;
; 0.137  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.813      ;
; 0.137  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.813      ;
; 0.138  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.812      ;
; 0.139  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.810      ;
; 0.139  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.811      ;
; 0.139  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.811      ;
; 0.140  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.810      ;
; 0.140  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.810      ;
; 0.141  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.809      ;
; 0.141  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.809      ;
; 0.142  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.807      ;
; 0.142  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.807      ;
; 0.142  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.807      ;
; 0.143  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.806      ;
; 0.183  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.767      ;
; 0.220  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.730      ;
; 0.313  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.637      ;
; 0.328  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.622      ;
; 0.329  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.621      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.616      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.616      ;
; 0.337  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.613      ;
; 0.359  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.592      ;
; 0.363  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.587      ;
; 0.366  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.585      ;
; 0.376  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.556      ;
; 0.377  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.555      ;
; 0.378  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.554      ;
; 0.380  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.552      ;
; 0.383  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.549      ;
; 0.384  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.548      ;
; 0.385  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.547      ;
; 0.387  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.545      ;
; 0.387  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.545      ;
; 0.387  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.545      ;
; 0.388  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.544      ;
; 0.388  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.544      ;
; 0.388  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.544      ;
; 0.388  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.544      ;
; 0.390  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.542      ;
; 0.390  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.542      ;
; 0.390  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.542      ;
; 0.390  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.542      ;
; 0.391  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.541      ;
; 0.391  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.541      ;
; 0.393  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.539      ;
; 0.393  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.539      ;
; 0.396  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.536      ;
; 0.404  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.528      ;
; 0.405  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.545      ;
; 0.406  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.544      ;
; 0.406  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.526      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.542      ;
; 0.409  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.541      ;
; 0.410  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.540      ;
; 0.415  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.517      ;
; 0.417  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.533      ;
; 0.418  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.532      ;
; 0.418  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.532      ;
; 0.419  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.531      ;
; 0.420  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.530      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[8]'                                                                                                                                                                    ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.312 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.262      ;
; -0.308 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.258      ;
; -0.216 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 1.056      ;
; -0.212 ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 1.052      ;
; -0.207 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 1.047      ;
; -0.205 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 1.045      ;
; -0.203 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 1.043      ;
; -0.183 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.133      ;
; -0.179 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.129      ;
; -0.152 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.992      ;
; -0.139 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.979      ;
; -0.138 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.978      ;
; -0.137 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.977      ;
; -0.135 ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.975      ;
; -0.122 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.072      ;
; -0.118 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.068      ;
; -0.115 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.065      ;
; -0.091 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.041      ;
; -0.085 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.925      ;
; -0.084 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.924      ;
; -0.070 ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.910      ;
; -0.069 ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.909      ;
; -0.065 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.015      ;
; -0.056 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.896      ;
; -0.054 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.004      ;
; -0.052 ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.892      ;
; -0.050 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 1.000      ;
; -0.044 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.884      ;
; -0.023 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.973      ;
; -0.023 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.973      ;
; -0.007 ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.847      ;
; 0.003  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.947      ;
; 0.012  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.828      ;
; 0.012  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.828      ;
; 0.016  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.824      ;
; 0.016  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.824      ;
; 0.023  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.817      ;
; 0.024  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.816      ;
; 0.045  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.905      ;
; 0.061  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.779      ;
; 0.062  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.778      ;
; 0.071  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.879      ;
; 0.073  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.767      ;
; 0.091  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.749      ;
; 0.092  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.748      ;
; 0.150  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.690      ;
; 0.151  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.689      ;
; 0.165  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.675      ;
; 0.191  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.759      ;
; 0.235  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.715      ;
; 0.238  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.712      ;
; 0.292  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.408      ; 1.698      ;
; 0.297  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.543      ;
; 0.300  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.540      ;
; 0.300  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.540      ;
; 0.308  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.500        ; 0.353      ; 0.532      ;
; 0.397  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.553      ;
; 0.413  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 1.000        ; -0.037     ; 0.537      ;
; 0.445  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.796      ; 1.933      ;
; 0.492  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.796      ; 1.886      ;
; 0.625  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.796      ; 1.753      ;
; 0.626  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.796      ; 2.252      ;
; 0.644  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.796      ; 1.734      ;
; 0.693  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.796      ; 1.685      ;
; 0.786  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.408      ; 1.704      ;
; 0.829  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.796      ; 2.049      ;
; 0.931  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.500        ; 1.796      ; 1.447      ;
; 0.958  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.796      ; 1.920      ;
; 1.003  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.796      ; 1.875      ;
; 1.072  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.796      ; 1.806      ;
; 1.290  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 1.000        ; 1.796      ; 1.588      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                    ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; -0.166 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; -0.112     ; 0.531      ;
; -0.166 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; -0.112     ; 0.531      ;
; -0.106 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; -0.112     ; 0.471      ;
; -0.092 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.500        ; -0.112     ; 0.457      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.228 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.144      ; 1.508      ;
; 0.714 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.144      ; 1.522      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.240 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.409      ; 0.781      ;
; 0.779 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.409      ; 0.742      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.249 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.479      ; 0.842      ;
; 0.753 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.479      ; 0.838      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.275 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.627      ; 0.964      ;
; 0.791 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.627      ; 0.948      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.325 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.572      ; 0.849      ;
; 0.817 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.572      ; 0.857      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.360 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.416      ; 0.668      ;
; 0.879 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.416      ; 0.649      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[8]'                                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.650 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.852      ; 1.421      ;
; -0.648 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.852      ; 1.423      ;
; -0.529 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.852      ; 1.542      ;
; -0.459 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.852      ; 1.612      ;
; -0.436 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.852      ; 1.635      ;
; -0.373 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.852      ; 1.698      ;
; -0.257 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.852      ; 1.314      ;
; -0.255 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.852      ; 1.316      ;
; -0.192 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.852      ; 1.379      ;
; -0.122 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.852      ; 1.449      ;
; -0.054 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; 0.000        ; 1.462      ; 1.627      ;
; -0.043 ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.852      ; 1.528      ;
; 0.014  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.852      ; 1.585      ;
; 0.313  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.434      ;
; 0.333  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.454      ;
; 0.387  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.416      ;
; 0.388  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.417      ;
; 0.388  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.417      ;
; 0.394  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.423      ;
; 0.449  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]  ; -0.500       ; 1.462      ; 1.630      ;
; 0.451  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.572      ;
; 0.452  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.573      ;
; 0.465  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.586      ;
; 0.532  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.561      ;
; 0.534  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.563      ;
; 0.536  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.565      ;
; 0.536  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.565      ;
; 0.537  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.566      ;
; 0.546  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.575      ;
; 0.547  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.576      ;
; 0.549  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.578      ;
; 0.550  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.579      ;
; 0.582  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.703      ;
; 0.599  ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.628      ;
; 0.599  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.628      ;
; 0.599  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.720      ;
; 0.601  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.630      ;
; 0.602  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.631      ;
; 0.604  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.725      ;
; 0.607  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.728      ;
; 0.612  ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.641      ;
; 0.613  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.642      ;
; 0.616  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.645      ;
; 0.651  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.772      ;
; 0.662  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.783      ;
; 0.665  ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.694      ;
; 0.665  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.786      ;
; 0.670  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.791      ;
; 0.673  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.794      ;
; 0.679  ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.708      ;
; 0.682  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.711      ;
; 0.689  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.718      ;
; 0.691  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.720      ;
; 0.692  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.721      ;
; 0.694  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.723      ;
; 0.728  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.849      ;
; 0.736  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.857      ;
; 0.741  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.862      ;
; 0.744  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.865      ;
; 0.745  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.774      ;
; 0.748  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.777      ;
; 0.749  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.778      ;
; 0.755  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.784      ;
; 0.757  ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.786      ;
; 0.758  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.787      ;
; 0.799  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.920      ;
; 0.807  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.928      ;
; 0.811  ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.840      ;
; 0.812  ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.841      ;
; 0.821  ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; -0.500       ; 0.425      ; 0.850      ;
; 0.862  ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; GPIO1_D[8]                                  ; GPIO1_D[8]  ; 0.000        ; 0.037      ; 0.983      ;
+--------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.239 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.643      ; 1.613      ;
; -0.230 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.552      ; 1.521      ;
; 0.186  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.307      ;
; 0.208  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.022      ; 0.314      ;
; 0.248  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.643      ; 1.600      ;
; 0.395  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.516      ;
; 0.412  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.067      ; 1.083      ;
; 0.424  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.067      ; 1.095      ;
; 0.458  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.552      ; 1.709      ;
; 0.506  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.627      ;
; 0.606  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.838      ; 1.048      ;
; 0.614  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.032      ; 0.730      ;
; 0.710  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.060      ; 1.374      ;
; 0.923  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.030      ; 1.037      ;
; 0.936  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.030      ; 1.050      ;
; 0.963  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.055     ; 0.512      ;
; 0.964  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.055     ; 0.513      ;
; 1.439  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.137      ; 1.180      ;
; 1.589  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.055     ; 0.618      ;
; 1.920  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.969     ; 0.555      ;
; 1.937  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.963     ; 0.578      ;
; 2.009  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.963     ; 0.650      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.040 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.606      ; 0.765      ;
; 0.475  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.606      ; 0.780      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.026 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.185      ; 1.368      ;
; 0.468  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.185      ; 1.362      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.006 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.444      ; 0.627      ;
; 0.511  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.444      ; 0.644      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.006 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.663      ; 0.858      ;
; 0.538 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.663      ; 0.890      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.012 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.509      ; 0.710      ;
; 0.534 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.509      ; 0.732      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.052 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.437      ; 0.678      ;
; 0.580 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.437      ; 0.706      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.217 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.411      ;
; 0.249 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.443      ;
; 0.249 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.443      ;
; 0.250 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.444      ;
; 0.252 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.446      ;
; 0.252 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.446      ;
; 0.252 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.446      ;
; 0.253 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.447      ;
; 0.254 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.448      ;
; 0.255 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.449      ;
; 0.255 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.449      ;
; 0.256 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.450      ;
; 0.257 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.451      ;
; 0.258 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.452      ;
; 0.261 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.455      ;
; 0.262 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.456      ;
; 0.262 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.456      ;
; 0.262 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.456      ;
; 0.262 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.456      ;
; 0.263 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.457      ;
; 0.264 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.458      ;
; 0.264 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.458      ;
; 0.265 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.459      ;
; 0.265 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.459      ;
; 0.265 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.459      ;
; 0.266 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.461      ;
; 0.269 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.090      ; 0.463      ;
; 0.271 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.392      ;
; 0.293 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.419      ;
; 0.310 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.431      ;
; 0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.477      ;
; 0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.479      ;
; 0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.481      ;
; 0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.482      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.495      ;
; 0.377 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.498      ;
; 0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.499      ;
; 0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.500      ;
; 0.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.583      ;
; 0.489 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.610      ;
; 0.550 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.670      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.671      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.671      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.671      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.674      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.674      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.676      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.676      ;
; 0.569 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.690      ;
; 0.569 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.690      ;
; 0.569 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.690      ;
; 0.570 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.691      ;
; 0.571 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.692      ;
; 0.572 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.693      ;
; 0.573 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.694      ;
; 0.573 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.694      ;
; 0.574 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.696      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+
; 0.748 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.027      ; 0.389      ;
; 0.758 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.027      ; 0.399      ;
; 0.808 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.027      ; 0.449      ;
; 0.811 ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ; GPIO1_D[8]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.500       ; 0.027      ; 0.452      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.548 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.223     ; 0.812      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.306  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.975      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.313  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.968      ;
; 0.316  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.965      ;
; 0.316  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.965      ;
; 0.316  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.965      ;
; 0.316  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.965      ;
; 0.316  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.965      ;
; 0.316  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.965      ;
; 0.316  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.965      ;
; 0.316  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.794      ; 0.965      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
; 0.470  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.795      ; 0.812      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.191 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.907      ; 0.702      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.821      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.821      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.821      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.821      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.821      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.821      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.821      ;
; 0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.821      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.314 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.824      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 0.315 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.906      ; 0.825      ;
; 1.252 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.154     ; 0.702      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[8]'                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; -0.098 ; 0.118        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; -0.098 ; 0.118        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; -0.098 ; 0.118        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; -0.098 ; 0.118        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; -0.098 ; 0.118        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; -0.098 ; 0.118        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|i                            ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[0]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[1]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[2]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[3]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[4]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[5]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[6]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|RegisterPP:ER|reg[7]  ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux   ;
; 0.697  ; 0.881        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[0] ;
; 0.697  ; 0.881        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[1] ;
; 0.697  ; 0.881        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[2] ;
; 0.697  ; 0.881        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[3] ;
; 0.697  ; 0.881        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[4] ;
; 0.697  ; 0.881        ; 0.184          ; Low Pulse Width  ; GPIO1_D[8] ; Fall       ; capture_driver:CAPdrive|RegisterPP:ACC|reg[5] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|outclk                ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[0]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[1]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[2]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[3]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[4]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ACC|reg[5]|clk                       ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|DIV|Clk_aux|clk                      ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[0]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[1]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[2]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[3]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[4]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[5]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[6]|clk                        ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; CAPdrive|ER|reg[7]|clk                        ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~inputclkctrl|inclk[0]              ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GPIO1_D[8] ; Rise       ; GPIO1_D[8]~input|o                            ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.197  ; 0.413        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.237  ; 0.453        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.363  ; 0.547        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.401  ; 0.585        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'capture_driver:CAPdrive|div_clk:DIV|Clk_aux'                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[0] ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[1] ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[2] ;
; 0.407  ; 0.623        ; 0.216          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; capture_driver:CAPdrive|RegisterPP:BUF|reg[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux|q                        ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|inclk[0]         ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|DIV|Clk_aux~clkctrl|outclk           ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[0]|clk                       ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[1]|clk                       ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[2]|clk                       ;
; 0.629  ; 0.629        ; 0.000          ; High Pulse Width ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; Rise       ; CAPdrive|BUF|reg[3]|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.469 ; 4.653        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.648 ; 4.648        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.130 ; 5.346        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.351 ; 5.351        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 0.930 ; 1.520 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; 0.769 ; 1.334 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; 0.759 ; 1.327 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; 0.757 ; 1.315 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; 0.748 ; 1.304 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; 0.788 ; 1.367 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; 0.661 ; 1.230 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; 0.923 ; 1.520 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; 0.906 ; 1.509 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 0.930 ; 1.496 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 0.527 ; 1.085 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 0.527 ; 1.085 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.560 ; 1.109 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.560 ; 1.109 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.454 ; -1.009 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; -0.563 ; -1.122 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; -0.554 ; -1.114 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; -0.552 ; -1.102 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; -0.543 ; -1.092 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; -0.576 ; -1.141 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; -0.454 ; -1.009 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; -0.706 ; -1.288 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; -0.689 ; -1.277 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -0.776 ; -1.333 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.372 ; -0.922 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -0.372 ; -0.922 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.379 ; -0.919 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.379 ; -0.919 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                                    ; 1.323 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ; 1.323 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                                    ;       ; 1.344 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ;       ; 1.344 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 3.456 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 3.456 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 3.561 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 3.561 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 4.239 ; 4.402 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 4.239 ; 4.402 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 3.627 ; 3.685 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 3.627 ; 3.685 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.587 ; 4.701 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.336 ; 4.453 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.587 ; 4.701 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.393 ; 4.526 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.495 ; 4.600 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.755 ; 4.874 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.345 ; 4.463 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.755 ; 4.874 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.362 ; 4.496 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.499 ; 4.610 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.764 ; 4.888 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.165 ; 4.271 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.764 ; 4.888 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.200 ; 4.320 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.515 ; 4.620 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 3.706 ; 3.828 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 3.706 ; 3.828 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 3.513 ; 3.558 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 3.513 ; 3.558 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                                    ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                                    ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 3.370 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 3.370 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 3.471 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 3.471 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 4.116 ; 4.274 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 4.116 ; 4.274 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 3.529 ; 3.584 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 3.529 ; 3.584 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.215 ; 4.327 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.215 ; 4.327 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.456 ; 4.565 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.270 ; 4.397 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.368 ; 4.468 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.224 ; 4.337 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.224 ; 4.337 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.617 ; 4.731 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.240 ; 4.368 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.372 ; 4.478 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.051 ; 4.153 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.051 ; 4.153 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.626 ; 4.744 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.085 ; 4.199 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.388 ; 4.488 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 3.579 ; 3.687 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 3.579 ; 3.687 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 3.425 ; 3.467 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 3.425 ; 3.467 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 3.711 ;    ;    ; 4.315 ;
; GPIO1_D[10] ; VGA_VS      ; 3.672 ;    ;    ; 4.261 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 3.633 ;    ;    ; 4.227 ;
; GPIO1_D[10] ; VGA_VS      ; 3.595 ;    ;    ; 4.175 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+----------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                        ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                             ; -2.649  ; -0.650 ; -1.340   ; 0.138   ; -3.000              ;
;  CLOCK_50                                    ; -0.077  ; -0.032 ; N/A      ; N/A     ; 4.469               ;
;  GPIO1_D[8]                                  ; -1.332  ; -0.650 ; N/A      ; N/A     ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                    ; N/A     ; N/A    ; N/A      ; N/A     ; 0.464               ;
;  SCCBdrive:SCCBdriver|clk400data             ; -1.647  ; 0.192  ; -1.340   ; 0.138   ; -1.000              ;
;  capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.166  ; 0.452  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[0]                      ; 0.205   ; -0.006 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]                      ; 0.046   ; -0.012 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]                      ; 0.005   ; 0.052  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]                      ; 0.094   ; 0.002  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]                      ; 0.195   ; -0.093 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]                      ; -2.649  ; -0.379 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                              ; -46.622 ; -3.69  ; -1.34    ; 0.0     ; -91.092             ;
;  CLOCK_50                                    ; -0.077  ; -0.032 ; N/A      ; N/A     ; 0.000               ;
;  GPIO1_D[8]                                  ; -6.743  ; -3.149 ; N/A      ; N/A     ; -19.092             ;
;  SCCBdrive:SCCBdriver|C_E                    ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data             ; -32.265 ; 0.000  ; -1.340   ; 0.000   ; -55.000             ;
;  capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.530  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  div800k:DIV800|Qaux[0]                      ; 0.000   ; -0.006 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[1]                      ; 0.000   ; -0.012 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[2]                      ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[3]                      ; 0.000   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[4]                      ; 0.000   ; -0.093 ; N/A      ; N/A     ; -1.000              ;
;  div800k:DIV800|Qaux[5]                      ; -7.304  ; -0.664 ; N/A      ; N/A     ; -8.000              ;
+----------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.698 ; 2.098 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; 1.379 ; 1.798 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; 1.368 ; 1.787 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; 1.369 ; 1.778 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; 1.342 ; 1.755 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; 1.413 ; 1.820 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; 1.187 ; 1.598 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; 1.652 ; 2.057 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; 1.637 ; 2.041 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.698 ; 2.098 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; 1.502 ; 1.896 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; 1.502 ; 1.896 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.997 ; 1.381 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0.997 ; 1.381 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.454 ; -0.988 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[0] ; GPIO1_D[8]                                  ; -0.563 ; -1.122 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[1] ; GPIO1_D[8]                                  ; -0.554 ; -1.114 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[2] ; GPIO1_D[8]                                  ; -0.552 ; -1.102 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[3] ; GPIO1_D[8]                                  ; -0.543 ; -1.092 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[4] ; GPIO1_D[8]                                  ; -0.576 ; -1.141 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[5] ; GPIO1_D[8]                                  ; -0.454 ; -0.988 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[6] ; GPIO1_D[8]                                  ; -0.706 ; -1.288 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[7] ; GPIO1_D[8]                                  ; -0.689 ; -1.277 ; Rise       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -0.776 ; -1.333 ; Rise       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; GPIO1_D[8]                                  ; -0.372 ; -0.922 ; Fall       ; GPIO1_D[8]                                  ;
;  GPIO1_D[9] ; GPIO1_D[8]                                  ; -0.372 ; -0.922 ; Fall       ; GPIO1_D[8]                                  ;
; GPIO1_D[*]  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.379 ; -0.885 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
;  GPIO1_D[9] ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; -0.379 ; -0.885 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ;
+-------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                                    ; 2.262 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ; 2.262 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                                    ;       ; 2.191 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ;       ; 2.191 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 5.708 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 5.708 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 5.854 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 5.854 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 7.191 ; 7.256 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 7.191 ; 7.256 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 6.190 ; 6.161 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 6.190 ; 6.161 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.617 ; 7.760 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.318 ; 7.381 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.617 ; 7.760 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.377 ; 7.481 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.503 ; 7.611 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.868 ; 8.034 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.328 ; 7.390 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.868 ; 8.034 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.344 ; 7.434 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.502 ; 7.622 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.895 ; 8.064 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.019 ; 7.096 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.895 ; 8.064 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.060 ; 7.156 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 7.523 ; 7.631 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 6.421 ; 6.489 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 6.421 ; 6.489 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 5.858 ; 5.872 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 5.858 ; 5.872 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CLOCK_50                                    ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ; 1.099 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                                    ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                                    ;       ; 1.119 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ;       ; 3.370 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ;       ; 3.370 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E                    ; 3.471 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E                    ; 3.471 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 4.116 ; 4.274 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 4.116 ; 4.274 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data             ; 3.529 ; 3.584 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data             ; 3.529 ; 3.584 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; VGA_B[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.215 ; 4.327 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.215 ; 4.327 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.456 ; 4.565 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.270 ; 4.397 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_B[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.368 ; 4.468 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_G[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.224 ; 4.337 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.224 ; 4.337 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.617 ; 4.731 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.240 ; 4.368 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_G[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.372 ; 4.478 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; VGA_R[*]    ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.051 ; 4.153 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[0]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.051 ; 4.153 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[1]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.626 ; 4.744 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[2]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.085 ; 4.199 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
;  VGA_R[3]   ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 4.388 ; 4.488 ; Rise       ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux         ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]                      ; 3.579 ; 3.687 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]                      ; 3.579 ; 3.687 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]                      ; 3.425 ; 3.467 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]                      ; 3.425 ; 3.467 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+---------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 6.162 ;    ;    ; 6.605 ;
; GPIO1_D[10] ; VGA_VS      ; 6.090 ;    ;    ; 6.532 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[9]  ; VGA_HS      ; 3.633 ;    ;    ; 4.227 ;
; GPIO1_D[10] ; VGA_VS      ; 3.595 ;    ;    ; 4.175 ;
+-------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO1_D[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; GPIO1_D[8]                                  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0        ; 4        ; 0        ; 0        ;
; div800k:DIV800|Qaux[0]                      ; CLOCK_50                                    ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                      ; div800k:DIV800|Qaux[0]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                      ; div800k:DIV800|Qaux[1]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                      ; div800k:DIV800|Qaux[2]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                      ; div800k:DIV800|Qaux[3]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                      ; div800k:DIV800|Qaux[4]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                      ; div800k:DIV800|Qaux[5]                      ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                    ; div800k:DIV800|Qaux[5]                      ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data             ; div800k:DIV800|Qaux[5]                      ; 0        ; 0        ; 1        ; 1        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]                                  ; 1        ; 1        ; 21       ; 21       ;
; GPIO1_D[8]                                  ; GPIO1_D[8]                                  ; 0        ; 0        ; 36       ; 21       ;
; div800k:DIV800|Qaux[5]                      ; SCCBdrive:SCCBdriver|clk400data             ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data             ; SCCBdrive:SCCBdriver|clk400data             ; 104      ; 0        ; 0        ; 1        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; GPIO1_D[8]                                  ; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; 0        ; 4        ; 0        ; 0        ;
; div800k:DIV800|Qaux[0]                      ; CLOCK_50                                    ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                      ; div800k:DIV800|Qaux[0]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                      ; div800k:DIV800|Qaux[1]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                      ; div800k:DIV800|Qaux[2]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                      ; div800k:DIV800|Qaux[3]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                      ; div800k:DIV800|Qaux[4]                      ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                      ; div800k:DIV800|Qaux[5]                      ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                    ; div800k:DIV800|Qaux[5]                      ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data             ; div800k:DIV800|Qaux[5]                      ; 0        ; 0        ; 1        ; 1        ;
; capture_driver:CAPdrive|div_clk:DIV|Clk_aux ; GPIO1_D[8]                                  ; 1        ; 1        ; 21       ; 21       ;
; GPIO1_D[8]                                  ; GPIO1_D[8]                                  ; 0        ; 0        ; 36       ; 21       ;
; div800k:DIV800|Qaux[5]                      ; SCCBdrive:SCCBdriver|clk400data             ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data             ; SCCBdrive:SCCBdriver|clk400data             ; 104      ; 0        ; 0        ; 1        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0        ; 54       ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 62    ; 62   ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon May 20 01:10:00 2024
Info: Command: quartus_sta CAMstreamVGA -c CAMstreamVGA
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50_2 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA_0 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA_1 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_BYTE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_CE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ15_AM1 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_OE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RST_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RY -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WP_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKIN[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKIN[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKOUT[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKOUT[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[22] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[23] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[24] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[25] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[26] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[27] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[28] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[29] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[30] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[31] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKIN[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKIN[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKOUT[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKOUT[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[22] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[23] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[24] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[25] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[26] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[27] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[28] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[29] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[30] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[31] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_BLON -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_EN -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RW -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBCLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBDAT -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSCLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSDAT -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT0 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT3 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_WP_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_CTS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RTS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RXD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_TXD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CAMstreamVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GPIO1_D[8] GPIO1_D[8]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[5] div800k:DIV800|Qaux[5]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[4] div800k:DIV800|Qaux[4]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[3] div800k:DIV800|Qaux[3]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[2] div800k:DIV800|Qaux[2]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[1] div800k:DIV800|Qaux[1]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[0] div800k:DIV800|Qaux[0]
    Info (332105): create_clock -period 1.000 -name capture_driver:CAPdrive|div_clk:DIV|Clk_aux capture_driver:CAPdrive|div_clk:DIV|Clk_aux
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.649              -7.304 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.647             -32.265 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.332              -6.743 GPIO1_D[8] 
    Info (332119):    -0.117              -0.233 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):    -0.077              -0.077 CLOCK_50 
    Info (332119):     0.005               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.046               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.094               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.195               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.205               0.000 div800k:DIV800|Qaux[0] 
Info (332146): Worst-case hold slack is -0.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.604              -2.339 GPIO1_D[8] 
    Info (332119):    -0.379              -0.664 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.072              -0.072 div800k:DIV800|Qaux[4] 
    Info (332119):     0.016               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.023               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.034               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.050               0.000 CLOCK_50 
    Info (332119):     0.135               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.372               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.452               0.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
Info (332146): Worst-case recovery slack is -1.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.340              -1.340 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.138               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.000 GPIO1_D[8] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.464               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.653               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.338              -6.097 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.361             -23.014 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.094              -5.509 GPIO1_D[8] 
    Info (332119):    -0.097              -0.193 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):     0.061               0.000 CLOCK_50 
    Info (332119):     0.068               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.112               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.160               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.237               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.248               0.000 div800k:DIV800|Qaux[4] 
Info (332146): Worst-case hold slack is -0.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.616              -2.570 GPIO1_D[8] 
    Info (332119):    -0.303              -0.502 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.093              -0.093 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.032              -0.032 CLOCK_50 
    Info (332119):    -0.012              -0.012 div800k:DIV800|Qaux[1] 
    Info (332119):     0.002               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.011               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.114               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.338               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.512               0.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
Info (332146): Worst-case recovery slack is -1.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.137              -1.137 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.194               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.000 GPIO1_D[8] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.475               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.626               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.325              -3.011 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.550              -0.611 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.312              -0.963 GPIO1_D[8] 
    Info (332119):    -0.166              -0.530 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):     0.228               0.000 CLOCK_50 
    Info (332119):     0.240               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.249               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.275               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.325               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.360               0.000 div800k:DIV800|Qaux[0] 
Info (332146): Worst-case hold slack is -0.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.650              -3.149 GPIO1_D[8] 
    Info (332119):    -0.239              -0.469 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.040              -0.040 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.026              -0.026 CLOCK_50 
    Info (332119):    -0.006              -0.006 div800k:DIV800|Qaux[0] 
    Info (332119):     0.006               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.012               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.052               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.192               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.748               0.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
Info (332146): Worst-case recovery slack is -0.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.548              -0.548 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case removal slack is 0.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.191               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.092 GPIO1_D[8] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -4.000 capture_driver:CAPdrive|div_clk:DIV|Clk_aux 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.468               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.469               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 286 warnings
    Info: Peak virtual memory: 4699 megabytes
    Info: Processing ended: Mon May 20 01:10:02 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


