#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000278ee0f8ee0 .scope module, "TX" "TX" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "txrst";
    .port_info 2 /INPUT 1 "rxrst";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "Rx";
    .port_info 5 /OUTPUT 1 "Tx";
    .port_info 6 /OUTPUT 8 "data";
    .port_info 7 /OUTPUT 2 "test";
    .port_info 8 /OUTPUT 1 "clkN";
o00000278edfeb138 .functor BUFZ 1, C4<z>; HiZ drive
v00000278ee03d760_0 .net "Rx", 0 0, o00000278edfeb138;  0 drivers
v00000278ee03d8a0_0 .net "Tx", 0 0, v00000278ee03d9e0_0;  1 drivers
v00000278ee03d940_0 .var "buff", 63 0;
o00000278edfeb858 .functor BUFZ 1, C4<z>; HiZ drive
v00000278ee03da80_0 .net "clk", 0 0, o00000278edfeb858;  0 drivers
v00000278ee03f580_0 .var "clkN", 0 0;
v00000278ee03fee0_0 .var "clkn", 0 0;
v00000278ee03efe0_0 .var "counter", 31 0;
v00000278ee03f620_0 .net "data", 7 0, v00000278edfdd070_0;  1 drivers
v00000278ee03f6c0_0 .var "fixed_data", 7 0;
v00000278ee03f4e0_0 .var "flg", 0 0;
o00000278edfeb918 .functor BUFZ 1, C4<z>; HiZ drive
v00000278ee03e9a0_0 .net "rst", 0 0, o00000278edfeb918;  0 drivers
o00000278edfeb1f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000278ee040200_0 .net "rxrst", 0 0, o00000278edfeb1f8;  0 drivers
v00000278ee03ff80_0 .net "stat", 0 0, v00000278ee03d6c0_0;  1 drivers
v00000278ee040340_0 .net "test", 1 0, v00000278ee03dbc0_0;  1 drivers
o00000278edfeb5b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000278ee03ed60_0 .net "txrst", 0 0, o00000278edfeb5b8;  0 drivers
E_00000278edfc3480 .event posedge, v00000278ee03da80_0;
S_00000278edfc4ef0 .scope module, "RX" "UART_rx2" 2 59, 2 169 0, S_00000278ee0f8ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "data_in";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 8 "data_val";
    .port_info 4 /OUTPUT 2 "st";
    .port_info 5 /OUTPUT 1 "dt";
    .port_info 6 /INPUT 1 "btn";
P_00000278edfb8ac0 .param/l "CLKS_PER_BIT" 0 2 170, +C4<00000000000000000000000000010000>;
P_00000278edfb8af8 .param/l "DATA" 0 2 181, C4<10>;
P_00000278edfb8b30 .param/l "IDLE" 0 2 181, C4<00>;
P_00000278edfb8b68 .param/l "START" 0 2 181, C4<01>;
P_00000278edfb8ba0 .param/l "STOP" 0 2 181, C4<11>;
v00000278edf93390_0 .var "STATE", 1 0;
v00000278ee0f9070_0 .var "bitcount", 3 0;
o00000278edfeb048 .functor BUFZ 1, C4<z>; HiZ drive
v00000278edfcb920_0 .net "btn", 0 0, o00000278edfeb048;  0 drivers
v00000278edfc5080_0 .net "clk", 0 0, v00000278ee03fee0_0;  1 drivers
v00000278edfc5120_0 .var "clk_counter", 15 0;
v00000278edfdce90_0 .var "count", 3 0;
v00000278edfdcf30_0 .var "data", 7 0;
v00000278edfdcfd0_0 .net "data_in", 0 0, o00000278edfeb138;  alias, 0 drivers
v00000278edfdd070_0 .var "data_val", 7 0;
v00000278ee03dd00_0 .var "dt", 0 0;
v00000278ee03dee0_0 .var "flag", 0 0;
v00000278ee03dda0_0 .net "rst_n", 0 0, o00000278edfeb1f8;  alias, 0 drivers
v00000278ee03db20_0 .var "st", 1 0;
v00000278ee03d120_0 .var "statflag", 0 0;
E_00000278edfc32c0/0 .event negedge, v00000278ee03dda0_0;
E_00000278edfc32c0/1 .event posedge, v00000278edfc5080_0;
E_00000278edfc32c0 .event/or E_00000278edfc32c0/0, E_00000278edfc32c0/1;
S_00000278edfdd110 .scope module, "TX" "UART_tx2" 2 48, 2 70 0, S_00000278ee0f8ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /OUTPUT 1 "data_out";
    .port_info 5 /OUTPUT 2 "test";
    .port_info 6 /OUTPUT 2 "dt";
    .port_info 7 /OUTPUT 1 "status";
P_00000278edf92ce0 .param/l "CLKS_PER_BIT" 0 2 82, +C4<00000000000000000000000000010000>;
P_00000278edf92d18 .param/l "CLKSidel" 0 2 83, +C4<00000000000000000000000000010000>;
P_00000278edf92d50 .param/l "DATA" 0 2 81, C4<10>;
P_00000278edf92d88 .param/l "IDLE" 0 2 81, C4<00>;
P_00000278edf92dc0 .param/l "START" 0 2 81, C4<01>;
P_00000278edf92df8 .param/l "STOP" 0 2 81, C4<11>;
v00000278ee03de40_0 .var "STATE", 1 0;
v00000278ee03d300_0 .var "bit_counter", 3 0;
v00000278ee03d620_0 .net "clk", 0 0, v00000278ee03fee0_0;  alias, 1 drivers
v00000278ee03df80_0 .var "clk_counter", 19 0;
v00000278ee03dc60_0 .var "counter", 31 0;
v00000278ee03e020_0 .var "curr_stat", 0 0;
v00000278ee03d1c0_0 .net "data", 7 0, v00000278ee03f6c0_0;  1 drivers
v00000278ee03d800_0 .var "data_buff", 7 0;
v00000278ee03d9e0_0 .var "data_out", 0 0;
v00000278ee03d4e0_0 .var "dt", 1 0;
v00000278ee03d260_0 .var "flag", 3 0;
v00000278ee03d3a0_0 .net "rst_n", 0 0, o00000278edfeb5b8;  alias, 0 drivers
L_00000278ee100088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000278ee03d440_0 .net "start", 0 0, L_00000278ee100088;  1 drivers
v00000278ee03d580_0 .var "stat", 0 0;
v00000278ee03d6c0_0 .var "status", 0 0;
v00000278ee03dbc0_0 .var "test", 1 0;
E_00000278edfc3240/0 .event negedge, v00000278ee03d3a0_0;
E_00000278edfc3240/1 .event posedge, v00000278edfc5080_0;
E_00000278edfc3240 .event/or E_00000278edfc3240/0, E_00000278edfc3240/1;
    .scope S_00000278edfdd110;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000278ee03d580_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000278edfdd110;
T_1 ;
    %wait E_00000278edfc3240;
    %load/vec4 v00000278ee03d3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278ee03d9e0_0, 0;
    %load/vec4 v00000278ee03d1c0_0;
    %assign/vec4 v00000278ee03d800_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000278ee03df80_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000278ee03d260_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000278ee03de40_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278ee03dc60_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000278ee03d300_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278ee03d580_0, 0, 1;
    %load/vec4 v00000278ee03de40_0;
    %store/vec4 v00000278ee03dbc0_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000278ee03de40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000278ee03de40_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v00000278ee03df80_0;
    %cmpi/u 16, 0, 20;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278ee03d9e0_0, 0;
    %load/vec4 v00000278ee03d1c0_0;
    %assign/vec4 v00000278ee03d800_0, 0;
    %load/vec4 v00000278ee03df80_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000278ee03df80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000278ee03de40_0, 0;
    %load/vec4 v00000278ee03de40_0;
    %store/vec4 v00000278ee03dbc0_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000278ee03de40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000278ee03df80_0, 0;
T_1.9 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v00000278ee03df80_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278ee03d9e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000278ee03de40_0, 0;
    %load/vec4 v00000278ee03d1c0_0;
    %assign/vec4 v00000278ee03d800_0, 0;
    %load/vec4 v00000278ee03de40_0;
    %store/vec4 v00000278ee03dbc0_0, 0, 2;
    %load/vec4 v00000278ee03df80_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000278ee03df80_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000278ee03df80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000278ee03de40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278ee03d260_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v00000278ee03d260_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000278ee03de40_0, 0;
    %load/vec4 v00000278ee03de40_0;
    %store/vec4 v00000278ee03dbc0_0, 0, 2;
    %load/vec4 v00000278ee03df80_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v00000278ee03d800_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000278ee03d9e0_0, 0;
    %load/vec4 v00000278ee03df80_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000278ee03df80_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v00000278ee03d800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000278ee03d800_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000278ee03df80_0, 0;
    %load/vec4 v00000278ee03d260_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000278ee03d260_0, 0;
T_1.15 ;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000278ee03de40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v00000278ee03df80_0, 0;
T_1.13 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v00000278ee03df80_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_1.16, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278ee03d9e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000278ee03de40_0, 0;
    %load/vec4 v00000278ee03df80_0;
    %addi 1, 0, 20;
    %assign/vec4 v00000278ee03df80_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278ee03d9e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000278ee03de40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278ee03e020_0, 0;
T_1.17 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000278edfc4ef0;
T_2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000278edf93390_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000278ee03dee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000278ee03d120_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000278edfc4ef0;
T_3 ;
    %wait E_00000278edfc32c0;
    %load/vec4 v00000278ee03dda0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278edfdce90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278ee0f9070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278ee03d120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000278edf93390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000278edf93390_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v00000278edf93390_0;
    %assign/vec4 v00000278ee03db20_0, 0;
    %load/vec4 v00000278edfdcfd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000278edf93390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000278edfc5120_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v00000278edf93390_0;
    %assign/vec4 v00000278ee03db20_0, 0;
    %load/vec4 v00000278edfc5120_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000278edfc5120_0, 0;
    %load/vec4 v00000278edfdcfd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000278edfc5120_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000278edf93390_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000278ee0f9070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000278edfc5120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000278edfdd070_0, 0;
T_3.10 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v00000278edfc5120_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000278edfc5120_0, 0;
    %load/vec4 v00000278edfdcfd0_0;
    %load/vec4 v00000278edfc5120_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000278edfdd070_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000278edfdd070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000278edfc5120_0, 0;
    %load/vec4 v00000278ee0f9070_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000278ee0f9070_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v00000278edfdcfd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000278edfc5120_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000278edfdd070_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000278edfdd070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000278edfc5120_0, 0;
    %load/vec4 v00000278ee0f9070_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000278ee0f9070_0, 0;
T_3.14 ;
T_3.13 ;
    %load/vec4 v00000278ee0f9070_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.16, 5;
    %load/vec4 v00000278edfdd070_0;
    %assign/vec4 v00000278edfdcf30_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000278edf93390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000278edfc5120_0, 0;
T_3.16 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v00000278edfdcfd0_0;
    %load/vec4 v00000278edfc5120_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000278edf93390_0, 0;
T_3.18 ;
    %load/vec4 v00000278edfc5120_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000278edfc5120_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000278ee0f8ee0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000278ee03fee0_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000278ee03f6c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000278ee03efe0_0, 0, 32;
    %pushi/vec4 2557891634, 0, 56;
    %concati/vec4 16, 0, 8;
    %store/vec4 v00000278ee03d940_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000278ee03f4e0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000278ee0f8ee0;
T_5 ;
    %wait E_00000278edfc3480;
    %load/vec4 v00000278ee03efe0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000278ee03efe0_0, 0;
    %load/vec4 v00000278ee03efe0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000278ee03efe0_0, 0;
    %load/vec4 v00000278ee03fee0_0;
    %inv;
    %assign/vec4 v00000278ee03fee0_0, 0;
    %load/vec4 v00000278ee03fee0_0;
    %assign/vec4 v00000278ee03f580_0, 0;
T_5.0 ;
    %load/vec4 v00000278ee03ff80_0;
    %load/vec4 v00000278ee03f4e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000278ee03d940_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000278ee03f6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000278ee03f4e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000278ee03f4e0_0;
    %inv;
    %load/vec4 v00000278ee03ff80_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v00000278ee03d940_0;
    %parti/s 56, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000278ee03d940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000278ee03f4e0_0, 0;
T_5.4 ;
T_5.3 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "TX.v";
