INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/address_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/instruction_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Simple_CPU_RISC_Design/Source/Simple_RISC_CPU/Simple_RISC_CPU.srcs/sim_1/new/tb_cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_top
