# NAME : G ASWINI
# REGESTRSTION NO. : 24000247
# EXPERIMENT NO. : IMPLEMENTATION OF BOOLEAN FUNCTION MINIMIZATION

# AIM :

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D 

F2=xy’z+x’y’z+w’xy+wx’y+wxy

# EQUIPMENT REQUIRED :

Hardware – PCs, Cyclone II , USB flasher

**Software – Quartus prime**

# THEOREY :

 Implementing Boolean functions in Verilog HDL (Hardware Description Language)
 involves translating the simplified Boolean expressions into Verilog code to describe
 the behavior of digital circuits. The basic building blocks in Verilog is module. The
 module represent a combinational circuit. Use logical operators (&, |, ~, ^) to
 implement Boolean functions directly. Use built-in gate primitives for basic functions.
 Use University program VWF to verify the functionality of your Verilog modules.
 Create waveform and check outputs against expected results .

# TRUTH TABLE :

![Screenshot 2024-12-04 200939](https://github.com/user-attachments/assets/05619599-868f-4e42-b6ef-86bff3227d68)


# PROCEDURE :

1.	Type the program in Quartus software.

2.	Compile and run the program.

3.	Generate the RTL schematic and save the logic diagram.

4.	Create nodes for inputs and outputs to generate the timing diagram.

5.	For different input combinations generate the timing diagram.


# PROGRAM :

![Screenshot 2024-12-04 211511](https://github.com/user-attachments/assets/df8de860-0dfe-44a3-8006-119a70ea8dc5)


# RTL :

![Screenshot 2024-12-04 211601](https://github.com/user-attachments/assets/2e9936eb-ede4-471d-88e3-7d7a387bf049)


# OUTPUT TIMING WAVEFORM :

![WhatsApp Image 2024-12-04 at 8 40 44 PM](https://github.com/user-attachments/assets/90b7aec6-7e7b-434f-ad17-2a3e8a9e4a81)


# RESULT :

 Full adder and subtractor circuit is studied and its truth table is verified in Quartus
 using Verilog programming .
 
