/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [27:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  reg [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [22:0] celloutsig_0_2z;
  reg [19:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [8:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_6z;
  reg [25:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = celloutsig_0_2z[22] ? celloutsig_0_10z[24] : celloutsig_0_11z[2];
  assign celloutsig_0_19z = celloutsig_0_33z ? celloutsig_0_16z[0] : celloutsig_0_18z[0];
  assign celloutsig_1_0z = ~(in_data[134] | in_data[157]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_1z[5]) & in_data[164]);
  assign celloutsig_1_15z = ~((celloutsig_1_4z[3] | celloutsig_1_14z) & celloutsig_1_14z);
  assign celloutsig_0_33z = ~((celloutsig_0_5z[7] | celloutsig_0_6z) & celloutsig_0_1z[3]);
  assign celloutsig_0_13z = celloutsig_0_10z[22] | ~(celloutsig_0_0z);
  assign celloutsig_0_9z = celloutsig_0_33z | celloutsig_0_5z[12];
  assign celloutsig_1_13z = celloutsig_1_2z[4] ^ celloutsig_1_2z[5];
  assign celloutsig_0_23z = celloutsig_0_14z ^ celloutsig_0_21z[1];
  assign celloutsig_1_4z = { celloutsig_1_1z[6:2], celloutsig_1_2z } & { celloutsig_1_1z[7:1], celloutsig_1_1z[1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_2z = { celloutsig_1_1z[3:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[151:147] };
  assign celloutsig_0_8z = { celloutsig_0_5z[12:5], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z } / { 1'h1, celloutsig_0_2z[6:4], 3'h7, celloutsig_0_1z, in_data[0] };
  assign celloutsig_0_21z = { celloutsig_0_8z[6:3], celloutsig_0_19z } / { 1'h1, in_data[92:89] };
  assign celloutsig_0_22z = { celloutsig_0_12z[6], celloutsig_0_19z, celloutsig_0_16z } / { 1'h1, celloutsig_0_11z[6:5], celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_32z = { celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_21z } == { celloutsig_0_30z[15:3], celloutsig_0_17z, celloutsig_0_24z };
  assign celloutsig_0_3z = in_data[25:18] == { celloutsig_0_2z[13:7], celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_7z[9:5], celloutsig_1_13z } == { celloutsig_1_1z[5:1], celloutsig_1_1z[1] };
  assign celloutsig_0_14z = { in_data[10:9], celloutsig_0_11z } == in_data[78:61];
  assign celloutsig_1_14z = { celloutsig_1_7z[17:10], celloutsig_1_8z } >= { celloutsig_1_4z[10:4], celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_24z = celloutsig_0_8z[3:1] && { celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_1_11z = { celloutsig_1_2z[1:0], celloutsig_1_0z } < { celloutsig_1_7z[11:10], celloutsig_1_8z };
  assign celloutsig_0_6z = { in_data[32:30], celloutsig_0_0z } < 4'hf;
  assign celloutsig_0_0z = in_data[36] & ~(in_data[11]);
  assign celloutsig_1_8z = in_data[177] & ~(celloutsig_1_2z[0]);
  assign celloutsig_1_18z = celloutsig_1_8z & ~(celloutsig_1_11z);
  assign celloutsig_0_4z = { 3'h7, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } !== in_data[35:20];
  assign celloutsig_0_15z = { in_data[57:49], celloutsig_0_4z } !== in_data[26:17];
  assign celloutsig_1_6z = { celloutsig_1_4z[10:8], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } << { celloutsig_1_2z[3:1], celloutsig_1_1z[7:1], celloutsig_1_1z[1], celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_2z[16:4], 1'h1 } << in_data[49:36];
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z } << { celloutsig_0_5z[13:10], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_10z[12:2], celloutsig_0_33z, celloutsig_0_17z, celloutsig_0_0z } << { celloutsig_0_10z[13:12], celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_22z[7:1], celloutsig_0_15z, celloutsig_0_19z } << celloutsig_0_18z[12:4];
  assign celloutsig_0_10z = in_data[56:29] - { in_data[95:70], celloutsig_0_33z, celloutsig_0_6z };
  always_latch
    if (clkin_data[96]) celloutsig_0_30z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_30z = in_data[62:43];
  always_latch
    if (clkin_data[128]) celloutsig_1_7z = 26'h0000000;
    else if (!clkin_data[64]) celloutsig_1_7z = { celloutsig_1_6z[5:4], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[160]) celloutsig_1_10z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_1_10z = { celloutsig_1_2z[4:0], celloutsig_1_4z };
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 9'h000;
    else if (clkin_data[64]) celloutsig_1_19z = { celloutsig_1_10z[11:9], celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_8z };
  always_latch
    if (clkin_data[96]) celloutsig_0_12z = 10'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_12z = { celloutsig_0_8z[11:3], celloutsig_0_33z };
  always_latch
    if (clkin_data[96]) celloutsig_0_1z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_1z = { in_data[72:70], celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_0_16z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_2z[22:4] = { in_data[32:16], celloutsig_0_0z, celloutsig_0_0z } ~^ { in_data[49:36], celloutsig_0_0z, celloutsig_0_1z };
  assign { celloutsig_1_1z[1], celloutsig_1_1z[7:2] } = ~ { celloutsig_1_0z, in_data[148:143] };
  assign celloutsig_0_2z[3:0] = 4'hf;
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
