#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001ca3490c970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ca347fc230 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_000001ca349216c0 .functor NOT 1, L_000001ca34977f40, C4<0>, C4<0>, C4<0>;
L_000001ca349209a0 .functor XOR 8, L_000001ca34977ea0, L_000001ca34977900, C4<00000000>, C4<00000000>;
L_000001ca34920a80 .functor XOR 8, L_000001ca349209a0, L_000001ca349775e0, C4<00000000>, C4<00000000>;
v000001ca34977b80_0 .net *"_ivl_10", 7 0, L_000001ca349775e0;  1 drivers
v000001ca34977c20_0 .net *"_ivl_12", 7 0, L_000001ca34920a80;  1 drivers
v000001ca349777c0_0 .net *"_ivl_2", 7 0, L_000001ca34977540;  1 drivers
v000001ca34977ae0_0 .net *"_ivl_4", 7 0, L_000001ca34977ea0;  1 drivers
v000001ca349770e0_0 .net *"_ivl_6", 7 0, L_000001ca34977900;  1 drivers
v000001ca349774a0_0 .net *"_ivl_8", 7 0, L_000001ca349209a0;  1 drivers
v000001ca34977e00_0 .var "clk", 0 0;
v000001ca34977360_0 .net "d", 7 0, v000001ca34914910_0;  1 drivers
v000001ca34977a40_0 .net "q_dut", 7 0, v000001ca34977180_0;  1 drivers
v000001ca34977cc0_0 .net "q_ref", 7 0, v000001ca349176c0_0;  1 drivers
v000001ca349772c0_0 .var/2u "stats1", 159 0;
v000001ca34977400_0 .var/2u "strobe", 0 0;
v000001ca34977220_0 .net "tb_match", 0 0, L_000001ca34977f40;  1 drivers
v000001ca349779a0_0 .net "tb_mismatch", 0 0, L_000001ca349216c0;  1 drivers
v000001ca34977d60_0 .net "wavedrom_enable", 0 0, v000001ca3490cb00_0;  1 drivers
v000001ca34977860_0 .net "wavedrom_title", 511 0, v000001ca347f94a0_0;  1 drivers
L_000001ca34977540 .concat [ 8 0 0 0], v000001ca349176c0_0;
L_000001ca34977ea0 .concat [ 8 0 0 0], v000001ca349176c0_0;
L_000001ca34977900 .concat [ 8 0 0 0], v000001ca34977180_0;
L_000001ca349775e0 .concat [ 8 0 0 0], v000001ca349176c0_0;
L_000001ca34977f40 .cmp/eeq 8, L_000001ca34977540, L_000001ca34920a80;
S_000001ca3490a220 .scope module, "good1" "RefModule" 3 80, 4 2 0, S_000001ca347fc230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
v000001ca347fba30_0 .net "clk", 0 0, v000001ca34977e00_0;  1 drivers
v000001ca348e35f0_0 .net "d", 7 0, v000001ca34914910_0;  alias, 1 drivers
v000001ca349176c0_0 .var "q", 7 0;
E_000001ca34906170 .event posedge, v000001ca347fba30_0;
S_000001ca34914780 .scope module, "stim1" "stimulus_gen" 3 76, 3 6 0, S_000001ca347fc230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "d";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v000001ca348e3980_0 .net "clk", 0 0, v000001ca34977e00_0;  alias, 1 drivers
v000001ca34914910_0 .var "d", 7 0;
v000001ca3490cb00_0 .var "wavedrom_enable", 0 0;
v000001ca347f94a0_0 .var "wavedrom_title", 511 0;
E_000001ca347fd660/0 .event negedge, v000001ca347fba30_0;
E_000001ca347fd660/1 .event posedge, v000001ca347fba30_0;
E_000001ca347fd660 .event/or E_000001ca347fd660/0, E_000001ca347fd660/1;
S_000001ca3490a3b0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001ca34914780;
 .timescale -12 -12;
v000001ca34915f50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001ca34922640 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001ca34914780;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001ca349227d0 .scope module, "top_module1" "TopModule" 3 85, 5 3 0, S_000001ca347fc230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "q";
v000001ca34977680_0 .net "clk", 0 0, v000001ca34977e00_0;  alias, 1 drivers
v000001ca34977fe0_0 .net "d", 7 0, v000001ca34914910_0;  alias, 1 drivers
v000001ca34977180_0 .var "q", 7 0;
S_000001ca34922960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 92, 3 92 0, S_000001ca347fc230;
 .timescale -12 -12;
E_000001ca347fd060 .event edge, v000001ca34977400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001ca34977400_0;
    %nor/r;
    %assign/vec4 v000001ca34977400_0, 0;
    %wait E_000001ca347fd060;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001ca34914780;
T_3 ;
    %wait E_000001ca347fd660;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %assign/vec4 v000001ca34914910_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ca34914780;
T_4 ;
    %wait E_000001ca34906170;
    %pushi/vec4 10, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ca34906170;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001ca34922640;
    %join;
    %delay 100, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001ca3490a220;
T_5 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001ca349176c0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_000001ca3490a220;
T_6 ;
    %wait E_000001ca34906170;
    %load/vec4 v000001ca348e35f0_0;
    %assign/vec4 v000001ca349176c0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ca349227d0;
T_7 ;
    %wait E_000001ca34906170;
    %load/vec4 v000001ca34977fe0_0;
    %assign/vec4 v000001ca34977180_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ca347fc230;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca34977e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca34977400_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000001ca347fc230;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v000001ca34977e00_0;
    %inv;
    %store/vec4 v000001ca34977e00_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001ca347fc230;
T_10 ;
    %vpi_call/w 3 68 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000001, v000001ca348e3980_0, v000001ca349779a0_0, v000001ca34977e00_0, v000001ca34977360_0, v000001ca34977cc0_0, v000001ca34977a40_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001ca347fc230;
T_11 ;
    %load/vec4 v000001ca349772c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 3 101 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001ca349772c0_0, 64, 32>, &PV<v000001ca349772c0_0, 32, 32> {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 102 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_11.1 ;
    %vpi_call/w 3 104 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001ca349772c0_0, 128, 32>, &PV<v000001ca349772c0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 105 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 106 "$display", "Mismatches: %1d in %1d samples", &PV<v000001ca349772c0_0, 128, 32>, &PV<v000001ca349772c0_0, 0, 32> {0 0 0};
    %end;
    .thread T_11, $final;
    .scope S_000001ca347fc230;
T_12 ;
    %wait E_000001ca347fd660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ca349772c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca349772c0_0, 4, 32;
    %load/vec4 v000001ca34977220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001ca349772c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 117 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca349772c0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ca349772c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca349772c0_0, 4, 32;
T_12.0 ;
    %load/vec4 v000001ca34977cc0_0;
    %load/vec4 v000001ca34977cc0_0;
    %load/vec4 v000001ca34977a40_0;
    %xor;
    %load/vec4 v000001ca34977cc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v000001ca349772c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca349772c0_0, 4, 32;
T_12.6 ;
    %load/vec4 v000001ca349772c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ca349772c0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ca347fc230;
T_13 ;
    %delay 1000000, 0;
    %vpi_call/w 3 129 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob034_dff8_test.sv";
    "dataset_code-complete-iccad2023/Prob034_dff8_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob034_dff8/Prob034_dff8_sample01.sv";
