vendor_name = ModelSim
source_file = 1, E:/git/small8/decoder7seg.vhd
source_file = 1, E:/git/small8/alu.vhd
source_file = 1, E:/git/small8/buss.vhd
source_file = 1, E:/git/small8/controller.vhd
source_file = 1, E:/git/small8/cpu.vhd
source_file = 1, E:/git/small8/external_architecture.vhd
source_file = 1, E:/git/small8/internal_architecture.vhd
source_file = 1, E:/git/small8/IO_port.vhd
source_file = 1, E:/git/small8/lib.vhd
source_file = 1, E:/git/small8/reg.vhd
source_file = 1, E:/git/small8/status_reg.vhd
source_file = 1, E:/git/small8/small.vhd
source_file = 1, E:/git/small8/adder.vhd
source_file = 1, E:/git/small8/RAM.qip
source_file = 1, E:/git/small8/RAM.vhd
source_file = 1, E:/git/small8/decoder.vhd
source_file = 1, E:/git/small8/addr_sel.vhd
source_file = 1, E:/git/small8/top_level.vhd
source_file = 1, E:/git/small8/db/small.cbx.xml
source_file = 1, e:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/aglobal91.inc
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/altqpram.inc
source_file = 1, e:/altera/91sp2/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/git/small8/db/altsyncram_ojj1.tdf
source_file = 1, E:/git/small8/mult.mif
design_name = top_level
instance = comp, \U_small|U_EXTERN|U_RAM|altsyncram_component|auto_generated|ram_block1a0\, U_small|U_EXTERN|U_RAM|altsyncram_component|auto_generated|ram_block1a0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARAdder|Add0~0\, U_small|U_CPU|U_data_path|U_ARAdder|Add0~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add3~2\, U_small|U_CPU|U_data_path|U_PCAdder|Add3~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add0~4\, U_small|U_CPU|U_data_path|U_PCAdder|Add0~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add1~2\, U_small|U_CPU|U_data_path|U_PCAdder|Add1~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add2~4\, U_small|U_CPU|U_data_path|U_PCAdder|Add2~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add4~4\, U_small|U_CPU|U_data_path|U_ALU|Add4~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add4~8\, U_small|U_CPU|U_data_path|U_ALU|Add4~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add0~10\, U_small|U_CPU|U_data_path|U_PCAdder|Add0~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add1~8\, U_small|U_CPU|U_data_path|U_PCAdder|Add1~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add2~10\, U_small|U_CPU|U_data_path|U_PCAdder|Add2~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add4~14\, U_small|U_CPU|U_data_path|U_ALU|Add4~14, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add4~16\, U_small|U_CPU|U_data_path|U_ALU|Add4~16, top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[4]\, U_small|U_CPU|U_reg|data_out[4], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xl|data_out[1]\, U_small|U_CPU|U_data_path|U_Xl|data_out[1], top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|Equal0~3\, U_small|U_EXTERN|U_Decoder|Equal0~3, top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[5]\, U_small|U_CPU|U_reg|data_out[5], top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[6]\, U_small|U_CPU|U_reg|data_out[6], top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[1]\, U_small|U_CPU|U_reg|data_out[1], top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux6~0\, U_small|U_CPU|U_data_bus|Mux6~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARl|data_out[3]\, U_small|U_CPU|U_data_path|U_ARl|data_out[3], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|al_sel[0]\, U_small|U_CPU|U_controller|al_sel[0], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_DATA|data_out[4]\, U_small|U_CPU|U_data_path|U_DATA|data_out[4], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~1\, U_small|U_CPU|U_data_path|U_ALU|Add0~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_DATA|data_out[2]\, U_small|U_CPU|U_data_path|U_DATA|data_out[2], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~3\, U_small|U_CPU|U_data_path|U_ALU|Add0~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~5\, U_small|U_CPU|U_data_path|U_ALU|Add0~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~7\, U_small|U_CPU|U_data_path|U_ALU|Add0~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~22\, U_small|U_CPU|U_data_path|U_ALU|Add0~22, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[4]~17\, U_small|U_CPU|U_data_path|U_ALU|output[4]~17, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[4]~18\, U_small|U_CPU|U_data_path|U_ALU|output[4]~18, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[4]~19\, U_small|U_CPU|U_data_path|U_ALU|output[4]~19, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARl|data_out[6]\, U_small|U_CPU|U_data_path|U_ARl|data_out[6], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARl|data_out[5]\, U_small|U_CPU|U_data_path|U_ARl|data_out[5], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~7\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~8\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~23\, U_small|U_CPU|U_data_path|U_ALU|Add0~23, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_DATA|data_out[6]\, U_small|U_CPU|U_data_path|U_DATA|data_out[6], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~25\, U_small|U_CPU|U_data_path|U_ALU|Add0~25, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[7]~23\, U_small|U_CPU|U_data_path|U_ALU|output[7]~23, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[7]~24\, U_small|U_CPU|U_data_path|U_ALU|output[7]~24, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~6\, U_small|U_CPU|U_data_path|U_ALU|Mux1~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~7\, U_small|U_CPU|U_data_path|U_ALU|Mux1~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~8\, U_small|U_CPU|U_data_path|U_ALU|Mux1~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~9\, U_small|U_CPU|U_data_path|U_ALU|Mux1~9, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~31\, U_small|U_CPU|U_data_path|U_ALU|output[6]~31, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~32\, U_small|U_CPU|U_data_path|U_ALU|output[6]~32, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~35\, U_small|U_CPU|U_data_path|U_ALU|output[6]~35, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~0\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~1\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[5]~40\, U_small|U_CPU|U_data_path|U_ALU|output[5]~40, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[5]~41\, U_small|U_CPU|U_data_path|U_ALU|output[5]~41, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[5]~42\, U_small|U_CPU|U_data_path|U_ALU|output[5]~42, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[3]~51\, U_small|U_CPU|U_data_path|U_ALU|output[3]~51, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[3]~52\, U_small|U_CPU|U_data_path|U_ALU|output[3]~52, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[3]~53\, U_small|U_CPU|U_data_path|U_ALU|output[3]~53, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[3]~54\, U_small|U_CPU|U_data_path|U_ALU|output[3]~54, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[3]~55\, U_small|U_CPU|U_data_path|U_ALU|output[3]~55, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~0\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~1\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~9\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~9, top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|ram_en~0\, U_small|U_EXTERN|U_Decoder|ram_en~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_AFROMX\, U_small|U_CPU|U_controller|state.LOAD_AFROMX, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector12~0\, U_small|U_CPU|U_controller|Selector12~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~4\, U_small|U_CPU|U_controller|Mux3~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~6\, U_small|U_CPU|U_controller|Mux3~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~13\, U_small|U_CPU|U_controller|Mux3~13, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~20\, U_small|U_CPU|U_controller|Mux3~20, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~21\, U_small|U_CPU|U_controller|Mux3~21, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~7\, U_small|U_CPU|U_controller|Mux4~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~9\, U_small|U_CPU|U_controller|Mux4~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~16\, U_small|U_CPU|U_controller|Mux4~16, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector76~0\, U_small|U_CPU|U_controller|Selector76~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector76~1\, U_small|U_CPU|U_controller|Selector76~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector76~2\, U_small|U_CPU|U_controller|Selector76~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~21\, U_small|U_CPU|U_controller|Mux4~21, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector76~3\, U_small|U_CPU|U_controller|Selector76~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux118~0\, U_small|U_CPU|U_controller|Mux118~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector76~4\, U_small|U_CPU|U_controller|Selector76~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector76~5\, U_small|U_CPU|U_controller|Selector76~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~3\, U_small|U_CPU|U_controller|Mux5~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~4\, U_small|U_CPU|U_controller|Mux5~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~5\, U_small|U_CPU|U_controller|Mux5~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~6\, U_small|U_CPU|U_controller|Mux5~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~7\, U_small|U_CPU|U_controller|Mux5~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~8\, U_small|U_CPU|U_controller|Mux5~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~9\, U_small|U_CPU|U_controller|Mux5~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~10\, U_small|U_CPU|U_controller|Mux5~10, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~11\, U_small|U_CPU|U_controller|Mux5~11, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~12\, U_small|U_CPU|U_controller|Mux5~12, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~9\, U_small|U_CPU|U_controller|Mux6~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~10\, U_small|U_CPU|U_controller|Mux6~10, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~11\, U_small|U_CPU|U_controller|Mux6~11, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~12\, U_small|U_CPU|U_controller|Mux6~12, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~16\, U_small|U_CPU|U_controller|Mux6~16, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector16~0\, U_small|U_CPU|U_controller|Selector16~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.XOR_R\, U_small|U_CPU|U_controller|state.XOR_R, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.RL_C\, U_small|U_CPU|U_controller|state.RL_C, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.RR_C\, U_small|U_CPU|U_controller|state.RR_C, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~1\, U_small|U_CPU|U_controller|Mux2~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~2\, U_small|U_CPU|U_controller|Mux2~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~4\, U_small|U_CPU|U_controller|Mux2~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~5\, U_small|U_CPU|U_controller|Mux2~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr52~1\, U_small|U_CPU|U_controller|WideOr52~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector72~0\, U_small|U_CPU|U_controller|Selector72~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux1~7\, U_small|U_CPU|U_controller|Mux1~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux0~4\, U_small|U_CPU|U_data_path|U_ALU|Mux0~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector30~1\, U_small|U_CPU|U_controller|Selector30~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|nextstate.STALL\, U_small|U_CPU|U_controller|nextstate.STALL, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector16~1\, U_small|U_CPU|U_controller|Selector16~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|nextstate.BRANCH2\, U_small|U_CPU|U_controller|nextstate.BRANCH2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector28~1\, U_small|U_CPU|U_controller|Selector28~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_STATUS_REG|U_Oflow|data_out[0]~0\, U_small|U_CPU|U_data_path|U_STATUS_REG|U_Oflow|data_out[0]~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux45~0\, U_small|U_CPU|U_controller|Mux45~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector53~0\, U_small|U_CPU|U_controller|Selector53~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector56~2\, U_small|U_CPU|U_controller|Selector56~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector59~5\, U_small|U_CPU|U_controller|Selector59~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector60~0\, U_small|U_CPU|U_controller|Selector60~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux12~4\, U_small|U_CPU|U_controller|Mux12~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux9~0\, U_small|U_CPU|U_controller|Mux9~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux7~2\, U_small|U_CPU|U_controller|Mux7~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux7~3\, U_small|U_CPU|U_controller|Mux7~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux7~4\, U_small|U_CPU|U_controller|Mux7~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr49~2\, U_small|U_CPU|U_controller|WideOr49~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr49~3\, U_small|U_CPU|U_controller|WideOr49~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector68~2\, U_small|U_CPU|U_controller|Selector68~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|nextstate.STALL~0\, U_small|U_CPU|U_controller|nextstate.STALL~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|nextstate.STALL~1\, U_small|U_CPU|U_controller|nextstate.STALL~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector69~0\, U_small|U_CPU|U_controller|Selector69~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~72\, U_small|U_CPU|U_data_path|U_ALU|output[6]~72, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux1~9\, U_small|U_CPU|U_controller|Mux1~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux11~7\, U_small|U_CPU|U_controller|Mux11~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector59~6\, U_small|U_CPU|U_controller|Selector59~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector62~3\, U_small|U_CPU|U_controller|Selector62~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~17\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~17, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux7~8\, U_small|U_CPU|U_controller|Mux7~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux7~9\, U_small|U_CPU|U_controller|Mux7~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~13\, U_small|U_CPU|U_controller|Selector29~13, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~14\, U_small|U_CPU|U_controller|Selector29~14, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~19\, U_small|U_CPU|U_controller|Mux5~19, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~20\, U_small|U_CPU|U_controller|Mux5~20, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~23\, U_small|U_CPU|U_controller|Mux3~23, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~24\, U_small|U_CPU|U_controller|Mux3~24, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[1]~73\, U_small|U_CPU|U_data_path|U_ALU|output[1]~73, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[1]~74\, U_small|U_CPU|U_data_path|U_ALU|output[1]~74, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[4]~77\, U_small|U_CPU|U_data_path|U_ALU|output[4]~77, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[4]~78\, U_small|U_CPU|U_data_path|U_ALU|output[4]~78, top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[5]~feeder\, U_small|U_CPU|U_reg|data_out[5]~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[1]~feeder\, U_small|U_CPU|U_reg|data_out[1]~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|nextstate.BRANCH2~feeder\, U_small|U_CPU|U_controller|nextstate.BRANCH2~feeder, top_level, 1
instance = comp, \led_hi[0]~output\, led_hi[0]~output, top_level, 1
instance = comp, \led_hi[1]~output\, led_hi[1]~output, top_level, 1
instance = comp, \led_hi[2]~output\, led_hi[2]~output, top_level, 1
instance = comp, \led_hi[3]~output\, led_hi[3]~output, top_level, 1
instance = comp, \led_hi[4]~output\, led_hi[4]~output, top_level, 1
instance = comp, \led_hi[5]~output\, led_hi[5]~output, top_level, 1
instance = comp, \led_hi[6]~output\, led_hi[6]~output, top_level, 1
instance = comp, \led_lo[0]~output\, led_lo[0]~output, top_level, 1
instance = comp, \led_lo[1]~output\, led_lo[1]~output, top_level, 1
instance = comp, \led_lo[2]~output\, led_lo[2]~output, top_level, 1
instance = comp, \led_lo[3]~output\, led_lo[3]~output, top_level, 1
instance = comp, \led_lo[4]~output\, led_lo[4]~output, top_level, 1
instance = comp, \led_lo[5]~output\, led_lo[5]~output, top_level, 1
instance = comp, \led_lo[6]~output\, led_lo[6]~output, top_level, 1
instance = comp, \led_hi2[0]~output\, led_hi2[0]~output, top_level, 1
instance = comp, \led_hi2[1]~output\, led_hi2[1]~output, top_level, 1
instance = comp, \led_hi2[2]~output\, led_hi2[2]~output, top_level, 1
instance = comp, \led_hi2[3]~output\, led_hi2[3]~output, top_level, 1
instance = comp, \led_hi2[4]~output\, led_hi2[4]~output, top_level, 1
instance = comp, \led_hi2[5]~output\, led_hi2[5]~output, top_level, 1
instance = comp, \led_hi2[6]~output\, led_hi2[6]~output, top_level, 1
instance = comp, \led_lo2[0]~output\, led_lo2[0]~output, top_level, 1
instance = comp, \led_lo2[1]~output\, led_lo2[1]~output, top_level, 1
instance = comp, \led_lo2[2]~output\, led_lo2[2]~output, top_level, 1
instance = comp, \led_lo2[3]~output\, led_lo2[3]~output, top_level, 1
instance = comp, \led_lo2[4]~output\, led_lo2[4]~output, top_level, 1
instance = comp, \led_lo2[5]~output\, led_lo2[5]~output, top_level, 1
instance = comp, \led_lo2[6]~output\, led_lo2[6]~output, top_level, 1
instance = comp, \dip[6]~input\, dip[6]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[6]~feeder\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[6]~feeder, top_level, 1
instance = comp, \rst~input\, rst~input, top_level, 1
instance = comp, \dip[7]~input\, dip[7]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[7]~feeder\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[7]~feeder, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[7]\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[7], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[6]~feeder\, U_small|U_CPU|U_data_path|U_Xh|data_out[6]~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[6]\, U_small|U_CPU|U_data_path|U_Xh|data_out[6], top_level, 1
instance = comp, \dip[1]~input\, dip[1]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[1]~feeder\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[1]~feeder, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[1]\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[1], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.xl_88~feeder\, U_small|U_CPU|U_controller|state.xl_88~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.xl_88\, U_small|U_CPU|U_controller|state.xl_88, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.stall_88\, U_small|U_CPU|U_controller|state.stall_88, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.INC_882\, U_small|U_CPU|U_controller|state.INC_882, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.xh_88\, U_small|U_CPU|U_controller|state.xh_88, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.stall_882\, U_small|U_CPU|U_controller|state.stall_882, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[3]\, U_small|U_CPU|U_data_path|U_Xh|data_out[3], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xl|data_out[3]\, U_small|U_CPU|U_data_path|U_Xl|data_out[3], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.PCINC\, U_small|U_CPU|U_controller|state.PCINC, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector63~0\, U_small|U_CPU|U_controller|Selector63~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector63~1\, U_small|U_CPU|U_controller|Selector63~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector63~3\, U_small|U_CPU|U_controller|Selector63~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.CLEAR_C\, U_small|U_CPU|U_controller|state.CLEAR_C, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|nextstate.LOAD_Xh~0\, U_small|U_CPU|U_controller|nextstate.LOAD_Xh~0, top_level, 1
instance = comp, \dip[5]~input\, dip[5]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[5]~feeder\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[5]~feeder, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[5]\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[5], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector13~0\, U_small|U_CPU|U_controller|Selector13~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector32~0\, U_small|U_CPU|U_controller|Selector32~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.DEC_X\, U_small|U_CPU|U_controller|state.DEC_X, top_level, 1
instance = comp, \dip[4]~input\, dip[4]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[4]~feeder\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[4]~feeder, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[4]\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[4], top_level, 1
instance = comp, \dip2[4]~input\, dip2[4]~input, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xl|data_out[0]\, U_small|U_CPU|U_data_path|U_Xl|data_out[0], top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|bus_sel[2]~1\, U_small|U_EXTERN|U_Decoder|bus_sel[2]~1, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[4]\, U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[4], top_level, 1
instance = comp, \clk~input\, clk~input, top_level, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector66~0\, U_small|U_CPU|U_controller|Selector66~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector66~1\, U_small|U_CPU|U_controller|Selector66~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|addrsel\, U_small|U_CPU|U_controller|addrsel, top_level, 1
instance = comp, \U_small|U_EXTERN|U_SEL|output[0]~0\, U_small|U_EXTERN|U_SEL|output[0]~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[1]\, U_small|U_CPU|U_data_path|U_Xh|data_out[1], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~3\, U_small|U_CPU|U_controller|Mux2~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~12\, U_small|U_CPU|U_controller|Selector29~12, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.INC_ARl3\, U_small|U_CPU|U_controller|state.INC_ARl3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector14~0\, U_small|U_CPU|U_controller|Selector14~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector14~1\, U_small|U_CPU|U_controller|Selector14~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector64~0\, U_small|U_CPU|U_controller|Selector64~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~2\, U_small|U_CPU|U_controller|Mux5~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector68~4\, U_small|U_CPU|U_controller|Selector68~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~5\, U_small|U_CPU|U_controller|Selector29~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~3\, U_small|U_CPU|U_controller|Mux4~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux122~7\, U_small|U_CPU|U_controller|Mux122~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux122~2\, U_small|U_CPU|U_controller|Mux122~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux122~3\, U_small|U_CPU|U_controller|Mux122~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~0\, U_small|U_CPU|U_controller|Selector29~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux122~4\, U_small|U_CPU|U_controller|Mux122~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux122~5\, U_small|U_CPU|U_controller|Mux122~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux122~6\, U_small|U_CPU|U_controller|Mux122~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector67~0\, U_small|U_CPU|U_controller|Selector67~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector68~3\, U_small|U_CPU|U_controller|Selector68~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|status_reg_en[2]\, U_small|U_CPU|U_controller|status_reg_en[2], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_STATUS_REG|U_Oflow|data_out[0]~1\, U_small|U_CPU|U_data_path|U_STATUS_REG|U_Oflow|data_out[0]~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_STATUS_REG|U_Oflow|data_out[0]\, U_small|U_CPU|U_data_path|U_STATUS_REG|U_Oflow|data_out[0], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~19\, U_small|U_CPU|U_controller|Mux3~19, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~13\, U_small|U_CPU|U_controller|Mux5~13, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~14\, U_small|U_CPU|U_controller|Mux5~14, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~15\, U_small|U_CPU|U_controller|Mux5~15, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~16\, U_small|U_CPU|U_controller|Mux5~16, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~18\, U_small|U_CPU|U_controller|Mux5~18, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux5~17\, U_small|U_CPU|U_controller|Mux5~17, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector14~2\, U_small|U_CPU|U_controller|Selector14~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector14~3\, U_small|U_CPU|U_controller|Selector14~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|internal_bus_sel[1]\, U_small|U_CPU|U_controller|internal_bus_sel[1], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~5\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~6\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector1~0\, U_small|U_CPU|U_controller|Selector1~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_ADDR~feeder\, U_small|U_CPU|U_controller|state.LOAD_ADDR~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_ADDR\, U_small|U_CPU|U_controller|state.LOAD_ADDR, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.FETCH~0\, U_small|U_CPU|U_controller|state.FETCH~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.FETCH\, U_small|U_CPU|U_controller|state.FETCH, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_INTERN~0\, U_small|U_CPU|U_controller|state.LOAD_INTERN~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_INTERN\, U_small|U_CPU|U_controller|state.LOAD_INTERN, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux10~5\, U_small|U_CPU|U_controller|Mux10~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux10~6\, U_small|U_CPU|U_controller|Mux10~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux10~7\, U_small|U_CPU|U_controller|Mux10~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux8~4\, U_small|U_CPU|U_controller|Mux8~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux125~0\, U_small|U_CPU|U_controller|Mux125~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux8~7\, U_small|U_CPU|U_controller|Mux8~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux8~5\, U_small|U_CPU|U_controller|Mux8~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux8~6\, U_small|U_CPU|U_controller|Mux8~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector1~1\, U_small|U_CPU|U_controller|Selector1~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|reg_en[9]\, U_small|U_CPU|U_controller|reg_en[9], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_IR|data_out[1]\, U_small|U_CPU|U_data_path|U_IR|data_out[1], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.load_output\, U_small|U_CPU|U_controller|state.load_output, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr52~0\, U_small|U_CPU|U_controller|WideOr52~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector49~0\, U_small|U_CPU|U_controller|Selector49~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector19~0\, U_small|U_CPU|U_controller|Selector19~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector19~1\, U_small|U_CPU|U_controller|Selector19~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector49~1\, U_small|U_CPU|U_controller|Selector49~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.SET_C\, U_small|U_CPU|U_controller|state.SET_C, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~9\, U_small|U_CPU|U_controller|Mux2~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~10\, U_small|U_CPU|U_controller|Mux2~10, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~11\, U_small|U_CPU|U_controller|Mux2~11, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~12\, U_small|U_CPU|U_controller|Mux2~12, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~6\, U_small|U_CPU|U_controller|Mux2~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~1\, U_small|U_CPU|U_controller|Mux3~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~7\, U_small|U_CPU|U_controller|Mux2~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~8\, U_small|U_CPU|U_controller|Mux2~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~13\, U_small|U_CPU|U_controller|Mux2~13, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector73~2\, U_small|U_CPU|U_controller|Selector73~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector73~3\, U_small|U_CPU|U_controller|Selector73~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|pc_sel[0]\, U_small|U_CPU|U_controller|pc_sel[0], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector30~0\, U_small|U_CPU|U_controller|Selector30~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux1~10\, U_small|U_CPU|U_controller|Mux1~10, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux1~11\, U_small|U_CPU|U_controller|Mux1~11, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~4\, U_small|U_CPU|U_controller|Mux123~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux1~2\, U_small|U_CPU|U_controller|Mux1~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector59~4\, U_small|U_CPU|U_controller|Selector59~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux1~3\, U_small|U_CPU|U_controller|Mux1~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux1~4\, U_small|U_CPU|U_controller|Mux1~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux1~5\, U_small|U_CPU|U_controller|Mux1~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux1~6\, U_small|U_CPU|U_controller|Mux1~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux1~8\, U_small|U_CPU|U_controller|Mux1~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector72~1\, U_small|U_CPU|U_controller|Selector72~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|pc_sel[1]\, U_small|U_CPU|U_controller|pc_sel[1], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~3\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~4\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~9\, U_small|U_CPU|U_data_path|U_ALU|output[6]~9, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_IR|data_out[7]\, U_small|U_CPU|U_data_path|U_IR|data_out[7], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_IR|data_out[3]\, U_small|U_CPU|U_data_path|U_IR|data_out[3], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_IR|data_out[0]\, U_small|U_CPU|U_data_path|U_IR|data_out[0], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~10\, U_small|U_CPU|U_data_path|U_ALU|output[6]~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~11\, U_small|U_CPU|U_data_path|U_ALU|output[6]~11, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~6\, U_small|U_CPU|U_data_path|U_ALU|Add0~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~7\, U_small|U_CPU|U_data_path|U_ALU|output[6]~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[4]~feeder\, U_small|U_CPU|U_data_path|U_Xh|data_out[4]~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[4]\, U_small|U_CPU|U_data_path|U_Xh|data_out[4], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xl|data_out[4]\, U_small|U_CPU|U_data_path|U_Xl|data_out[4], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARl|data_out[4]\, U_small|U_CPU|U_data_path|U_ARl|data_out[4], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARAdder|Add0~6\, U_small|U_CPU|U_data_path|U_ARAdder|Add0~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARAdder|Add0~8\, U_small|U_CPU|U_data_path|U_ARAdder|Add0~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector0~0\, U_small|U_CPU|U_controller|Selector0~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux12~3\, U_small|U_CPU|U_controller|Mux12~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector52~0\, U_small|U_CPU|U_controller|Selector52~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector55~0\, U_small|U_CPU|U_controller|Selector55~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.OR_R\, U_small|U_CPU|U_controller|state.OR_R, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector52~1\, U_small|U_CPU|U_controller|Selector52~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.SUB_B\, U_small|U_CPU|U_controller|state.SUB_B, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~14\, U_small|U_CPU|U_controller|Mux2~14, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector50~0\, U_small|U_CPU|U_controller|Selector50~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector54~0\, U_small|U_CPU|U_controller|Selector54~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.AND_D\, U_small|U_CPU|U_controller|state.AND_D, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr49~0\, U_small|U_CPU|U_controller|WideOr49~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux7~7\, U_small|U_CPU|U_controller|Mux7~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux7~5\, U_small|U_CPU|U_controller|Mux7~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux7~6\, U_small|U_CPU|U_controller|Mux7~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector0~1\, U_small|U_CPU|U_controller|Selector0~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector0~2\, U_small|U_CPU|U_controller|Selector0~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|reg_en[10]\, U_small|U_CPU|U_controller|reg_en[10], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ACCU|data_out[4]\, U_small|U_CPU|U_data_path|U_ACCU|data_out[4], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector6~0\, U_small|U_CPU|U_controller|Selector6~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux13~4\, U_small|U_CPU|U_controller|Mux13~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux13~7\, U_small|U_CPU|U_controller|Mux13~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux13~5\, U_small|U_CPU|U_controller|Mux13~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux13~6\, U_small|U_CPU|U_controller|Mux13~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector6~1\, U_small|U_CPU|U_controller|Selector6~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|reg_en[4]\, U_small|U_CPU|U_controller|reg_en[4], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCl|data_out[4]\, U_small|U_CPU|U_data_path|U_PCl|data_out[4], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCl|data_out[3]\, U_small|U_CPU|U_data_path|U_PCl|data_out[3], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCl|data_out[2]\, U_small|U_CPU|U_data_path|U_PCl|data_out[2], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add3~0\, U_small|U_CPU|U_data_path|U_PCAdder|Add3~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add3~4\, U_small|U_CPU|U_data_path|U_PCAdder|Add3~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add3~6\, U_small|U_CPU|U_data_path|U_PCAdder|Add3~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add3~8\, U_small|U_CPU|U_data_path|U_PCAdder|Add3~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~2\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~12\, U_small|U_CPU|U_data_path|U_ALU|output[6]~12, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[4]~13\, U_small|U_CPU|U_data_path|U_ALU|output[4]~13, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~2\, U_small|U_CPU|U_data_path|U_ALU|Add0~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ACCU|data_out[2]\, U_small|U_CPU|U_data_path|U_ACCU|data_out[2], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector2~1\, U_small|U_CPU|U_controller|Selector2~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr2\, U_small|U_CPU|U_controller|WideOr2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux12~11\, U_small|U_CPU|U_controller|Mux12~11, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux12~7\, U_small|U_CPU|U_controller|Mux12~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux12~8\, U_small|U_CPU|U_controller|Mux12~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux12~9\, U_small|U_CPU|U_controller|Mux12~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux12~5\, U_small|U_CPU|U_controller|Mux12~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux12~6\, U_small|U_CPU|U_controller|Mux12~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux12~10\, U_small|U_CPU|U_controller|Mux12~10, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector2~0\, U_small|U_CPU|U_controller|Selector2~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector2~2\, U_small|U_CPU|U_controller|Selector2~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|reg_en[8]\, U_small|U_CPU|U_controller|reg_en[8], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_DATA|data_out[1]\, U_small|U_CPU|U_data_path|U_DATA|data_out[1], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~4\, U_small|U_CPU|U_data_path|U_ALU|Add0~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ACCU|data_out[0]\, U_small|U_CPU|U_data_path|U_ACCU|data_out[0], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~8\, U_small|U_CPU|U_data_path|U_ALU|Add0~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~10\, U_small|U_CPU|U_data_path|U_ALU|Add0~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~11\, U_small|U_CPU|U_data_path|U_ALU|Add0~11, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~13\, U_small|U_CPU|U_data_path|U_ALU|Add0~13, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~15\, U_small|U_CPU|U_data_path|U_ALU|Add0~15, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~17\, U_small|U_CPU|U_data_path|U_ALU|Add0~17, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~19\, U_small|U_CPU|U_data_path|U_ALU|Add0~19, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector128~5\, U_small|U_CPU|U_controller|Selector128~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector128~2\, U_small|U_CPU|U_controller|Selector128~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector128~3\, U_small|U_CPU|U_controller|Selector128~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector128~4\, U_small|U_CPU|U_controller|Selector128~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|alu_en\, U_small|U_CPU|U_controller|alu_en, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_IR|data_out[2]\, U_small|U_CPU|U_data_path|U_IR|data_out[2], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[4]~70\, U_small|U_CPU|U_data_path|U_ALU|output[4]~70, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[4]~20\, U_small|U_CPU|U_data_path|U_ALU|output[4]~20, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~2\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCl|data_out[0]~feeder\, U_small|U_CPU|U_data_path|U_PCl|data_out[0]~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCl|data_out[0]\, U_small|U_CPU|U_data_path|U_PCl|data_out[0], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add0~0\, U_small|U_CPU|U_data_path|U_PCAdder|Add0~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add0~2\, U_small|U_CPU|U_data_path|U_PCAdder|Add0~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add0~6\, U_small|U_CPU|U_data_path|U_PCAdder|Add0~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add0~8\, U_small|U_CPU|U_data_path|U_PCAdder|Add0~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add2~0\, U_small|U_CPU|U_data_path|U_PCAdder|Add2~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add2~2\, U_small|U_CPU|U_data_path|U_PCAdder|Add2~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add2~6\, U_small|U_CPU|U_data_path|U_PCAdder|Add2~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add2~8\, U_small|U_CPU|U_data_path|U_PCAdder|Add2~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCl|data_out[1]\, U_small|U_CPU|U_data_path|U_PCl|data_out[1], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add1~0\, U_small|U_CPU|U_data_path|U_PCAdder|Add1~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add1~4\, U_small|U_CPU|U_data_path|U_PCAdder|Add1~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add1~6\, U_small|U_CPU|U_data_path|U_PCAdder|Add1~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~0\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~1\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~3\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~4\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~5\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~6\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~7\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~8\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~9\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux3~9, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_IR|data_out[4]\, U_small|U_CPU|U_data_path|U_IR|data_out[4], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux0~0\, U_small|U_CPU|U_data_path|U_ALU|Mux0~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~8\, U_small|U_CPU|U_data_path|U_ALU|output[6]~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[4]~14\, U_small|U_CPU|U_data_path|U_ALU|output[4]~14, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_IR|data_out[5]\, U_small|U_CPU|U_data_path|U_IR|data_out[5], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux0~1\, U_small|U_CPU|U_data_path|U_ALU|Mux0~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~15\, U_small|U_CPU|U_data_path|U_ALU|output[6]~15, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ACCU|data_out[1]\, U_small|U_CPU|U_data_path|U_ACCU|data_out[1], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~35\, U_small|U_CPU|U_data_path|U_ALU|Add0~35, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add4~0\, U_small|U_CPU|U_data_path|U_ALU|Add4~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add4~2\, U_small|U_CPU|U_data_path|U_ALU|Add4~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~16\, U_small|U_CPU|U_data_path|U_ALU|output[6]~16, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~34\, U_small|U_CPU|U_data_path|U_ALU|Add0~34, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[1]~62\, U_small|U_CPU|U_data_path|U_ALU|output[1]~62, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[1]~63\, U_small|U_CPU|U_data_path|U_ALU|output[1]~63, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[1]~61\, U_small|U_CPU|U_data_path|U_ALU|output[1]~61, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[1]~64\, U_small|U_CPU|U_data_path|U_ALU|output[1]~64, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~2\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~0\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~1\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~3\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~1\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~4\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~5\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~6\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~7\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~8\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~9\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux6~9, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARl|data_out[1]\, U_small|U_CPU|U_data_path|U_ARl|data_out[1], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARl|data_out[0]\, U_small|U_CPU|U_data_path|U_ARl|data_out[0], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARAdder|Add0~2\, U_small|U_CPU|U_data_path|U_ARAdder|Add0~2, top_level, 1
instance = comp, \U_small|U_EXTERN|U_SEL|output[1]~1\, U_small|U_EXTERN|U_SEL|output[1]~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARAdder|Add0~4\, U_small|U_CPU|U_data_path|U_ARAdder|Add0~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xl|data_out[2]\, U_small|U_CPU|U_data_path|U_Xl|data_out[2], top_level, 1
instance = comp, \U_small|U_EXTERN|U_SEL|output[2]~2\, U_small|U_EXTERN|U_SEL|output[2]~2, top_level, 1
instance = comp, \U_small|U_EXTERN|U_SEL|output[3]~3\, U_small|U_EXTERN|U_SEL|output[3]~3, top_level, 1
instance = comp, \U_small|U_EXTERN|U_SEL|output[4]~4\, U_small|U_EXTERN|U_SEL|output[4]~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xl|data_out[5]\, U_small|U_CPU|U_data_path|U_Xl|data_out[5], top_level, 1
instance = comp, \U_small|U_EXTERN|U_SEL|output[5]~5\, U_small|U_EXTERN|U_SEL|output[5]~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARAdder|Add0~10\, U_small|U_CPU|U_data_path|U_ARAdder|Add0~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARAdder|Add0~12\, U_small|U_CPU|U_data_path|U_ARAdder|Add0~12, top_level, 1
instance = comp, \U_small|U_EXTERN|U_SEL|output[6]~6\, U_small|U_EXTERN|U_SEL|output[6]~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARl|data_out[7]\, U_small|U_CPU|U_data_path|U_ARl|data_out[7], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARAdder|Add0~14\, U_small|U_CPU|U_data_path|U_ARAdder|Add0~14, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xl|data_out[7]\, U_small|U_CPU|U_data_path|U_Xl|data_out[7], top_level, 1
instance = comp, \U_small|U_EXTERN|U_SEL|output[7]~7\, U_small|U_EXTERN|U_SEL|output[7]~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[0]~feeder\, U_small|U_CPU|U_data_path|U_Xh|data_out[0]~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[0]\, U_small|U_CPU|U_data_path|U_Xh|data_out[0], top_level, 1
instance = comp, \U_small|U_EXTERN|U_SEL|output[8]~8\, U_small|U_EXTERN|U_SEL|output[8]~8, top_level, 1
instance = comp, \U_small|U_EXTERN|U_SEL|output[9]~9\, U_small|U_EXTERN|U_SEL|output[9]~9, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux3~0\, U_small|U_CPU|U_data_bus|Mux3~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux3~2\, U_small|U_CPU|U_data_bus|Mux3~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux3~3\, U_small|U_CPU|U_data_bus|Mux3~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~10\, U_small|U_CPU|U_controller|Mux4~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ACCU|data_out[3]\, U_small|U_CPU|U_data_path|U_ACCU|data_out[3], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~33\, U_small|U_CPU|U_data_path|U_ALU|Add0~33, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[2]~75\, U_small|U_CPU|U_data_path|U_ALU|output[2]~75, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[2]~76\, U_small|U_CPU|U_data_path|U_ALU|output[2]~76, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[2]~58\, U_small|U_CPU|U_data_path|U_ALU|output[2]~58, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[2]~59\, U_small|U_CPU|U_data_path|U_ALU|output[2]~59, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[2]~57\, U_small|U_CPU|U_data_path|U_ALU|output[2]~57, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[2]~60\, U_small|U_CPU|U_data_path|U_ALU|output[2]~60, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Equal0~1\, U_small|U_CPU|U_data_path|U_ALU|Equal0~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ACCU|data_out[6]\, U_small|U_CPU|U_data_path|U_ACCU|data_out[6], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add4~6\, U_small|U_CPU|U_data_path|U_ALU|Add4~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add4~10\, U_small|U_CPU|U_data_path|U_ALU|Add4~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add4~12\, U_small|U_CPU|U_data_path|U_ALU|Add4~12, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~33\, U_small|U_CPU|U_data_path|U_ALU|output[6]~33, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~30\, U_small|U_CPU|U_data_path|U_ALU|output[6]~30, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~34\, U_small|U_CPU|U_data_path|U_ALU|output[6]~34, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~36\, U_small|U_CPU|U_data_path|U_ALU|output[6]~36, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~37\, U_small|U_CPU|U_data_path|U_ALU|output[6]~37, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~24\, U_small|U_CPU|U_data_path|U_ALU|Add0~24, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ACCU|data_out[5]\, U_small|U_CPU|U_data_path|U_ACCU|data_out[5], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~26\, U_small|U_CPU|U_data_path|U_ALU|Add0~26, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~28\, U_small|U_CPU|U_data_path|U_ALU|Add0~28, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~38\, U_small|U_CPU|U_data_path|U_ALU|output[6]~38, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~32\, U_small|U_CPU|U_data_path|U_ALU|Add0~32, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[5]~43\, U_small|U_CPU|U_data_path|U_ALU|output[5]~43, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[5]~44\, U_small|U_CPU|U_data_path|U_ALU|output[5]~44, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[5]~45\, U_small|U_CPU|U_data_path|U_ALU|output[5]~45, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[5]~39\, U_small|U_CPU|U_data_path|U_ALU|output[5]~39, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[5]~46\, U_small|U_CPU|U_data_path|U_ALU|output[5]~46, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Equal0~0\, U_small|U_CPU|U_data_path|U_ALU|Equal0~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Equal0~2\, U_small|U_CPU|U_data_path|U_ALU|Equal0~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~1\, U_small|U_CPU|U_controller|Mux4~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~5\, U_small|U_CPU|U_controller|Mux123~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~8\, U_small|U_CPU|U_controller|Mux123~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~16\, U_small|U_CPU|U_controller|Mux123~16, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~11\, U_small|U_CPU|U_controller|Mux123~11, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~9\, U_small|U_CPU|U_controller|Mux123~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~10\, U_small|U_CPU|U_controller|Mux123~10, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~12\, U_small|U_CPU|U_controller|Mux123~12, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~6\, U_small|U_CPU|U_controller|Mux123~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~15\, U_small|U_CPU|U_controller|Mux123~15, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~7\, U_small|U_CPU|U_controller|Mux123~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~13\, U_small|U_CPU|U_controller|Mux123~13, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux123~14\, U_small|U_CPU|U_controller|Mux123~14, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector69~1\, U_small|U_CPU|U_controller|Selector69~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|status_reg_en[1]\, U_small|U_CPU|U_controller|status_reg_en[1], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_STATUS_REG|U_Zero|data_out[0]\, U_small|U_CPU|U_data_path|U_STATUS_REG|U_Zero|data_out[0], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~11\, U_small|U_CPU|U_controller|Mux4~11, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~12\, U_small|U_CPU|U_controller|Mux4~12, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~13\, U_small|U_CPU|U_controller|Mux4~13, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~14\, U_small|U_CPU|U_controller|Mux4~14, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~15\, U_small|U_CPU|U_controller|Mux4~15, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~17\, U_small|U_CPU|U_controller|Mux4~17, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~0\, U_small|U_CPU|U_controller|Mux6~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~1\, U_small|U_CPU|U_controller|Mux6~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~0\, U_small|U_CPU|U_controller|Mux3~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~8\, U_small|U_CPU|U_controller|Mux4~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~18\, U_small|U_CPU|U_controller|Mux4~18, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~19\, U_small|U_CPU|U_controller|Mux4~19, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~23\, U_small|U_CPU|U_controller|Mux4~23, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~24\, U_small|U_CPU|U_controller|Mux4~24, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~4\, U_small|U_CPU|U_controller|Mux4~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~5\, U_small|U_CPU|U_controller|Mux4~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~0\, U_small|U_CPU|U_controller|Mux4~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~2\, U_small|U_CPU|U_controller|Mux4~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~6\, U_small|U_CPU|U_controller|Mux4~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~20\, U_small|U_CPU|U_controller|Mux4~20, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector13~1\, U_small|U_CPU|U_controller|Selector13~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector13~2\, U_small|U_CPU|U_controller|Selector13~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|internal_bus_sel[2]\, U_small|U_CPU|U_controller|internal_bus_sel[2], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~0\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add3~10\, U_small|U_CPU|U_data_path|U_PCAdder|Add3~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_DATA|data_out[5]\, U_small|U_CPU|U_data_path|U_DATA|data_out[5], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~2\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~3\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~4\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~5\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~6\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~7\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~8\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~9\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux2~9, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[5]~feeder\, U_small|U_CPU|U_data_path|U_Xh|data_out[5]~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[5]\, U_small|U_CPU|U_data_path|U_Xh|data_out[5], top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|Equal0~0\, U_small|U_EXTERN|U_Decoder|Equal0~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[2]~feeder\, U_small|U_CPU|U_data_path|U_Xh|data_out[2]~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[2]\, U_small|U_CPU|U_data_path|U_Xh|data_out[2], top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|Equal0~1\, U_small|U_EXTERN|U_Decoder|Equal0~1, top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|Equal0~2\, U_small|U_EXTERN|U_Decoder|Equal0~2, top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|Equal0~4\, U_small|U_EXTERN|U_Decoder|Equal0~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux3~1\, U_small|U_CPU|U_data_bus|Mux3~1, top_level, 1
instance = comp, \dip2[5]~input\, dip2[5]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[5]\, U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[5], top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux2~0\, U_small|U_CPU|U_data_bus|Mux2~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux2~1\, U_small|U_CPU|U_data_bus|Mux2~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux2~2\, U_small|U_CPU|U_data_bus|Mux2~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux4~22\, U_small|U_CPU|U_controller|Mux4~22, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector28~2\, U_small|U_CPU|U_controller|Selector28~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector28~0\, U_small|U_CPU|U_controller|Selector28~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector28~3\, U_small|U_CPU|U_controller|Selector28~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.INC_ARl2\, U_small|U_CPU|U_controller|state.INC_ARl2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_ARl\, U_small|U_CPU|U_controller|state.LOAD_ARl, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux117~3\, U_small|U_CPU|U_controller|Mux117~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux117~2\, U_small|U_CPU|U_controller|Mux117~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux117~4\, U_small|U_CPU|U_controller|Mux117~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector98~0\, U_small|U_CPU|U_controller|Selector98~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|nextstate.LOAD_Xl\, U_small|U_CPU|U_controller|nextstate.LOAD_Xl, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector37~0\, U_small|U_CPU|U_controller|Selector37~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_Xl\, U_small|U_CPU|U_controller|state.LOAD_Xl, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr59~0\, U_small|U_CPU|U_controller|WideOr59~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|nextstate.BRANCH2~0\, U_small|U_CPU|U_controller|nextstate.BRANCH2~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|nextstate.LOAD_Xh\, U_small|U_CPU|U_controller|nextstate.LOAD_Xh, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector38~0\, U_small|U_CPU|U_controller|Selector38~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_Xh\, U_small|U_CPU|U_controller|state.LOAD_Xh, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_Xh2\, U_small|U_CPU|U_controller|state.LOAD_Xh2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.OUTPUT\, U_small|U_CPU|U_controller|state.OUTPUT, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr2~0\, U_small|U_CPU|U_controller|WideOr2~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_IR\, U_small|U_CPU|U_controller|state.LOAD_IR, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr2~1\, U_small|U_CPU|U_controller|WideOr2~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.STALL_ACCU\, U_small|U_CPU|U_controller|state.STALL_ACCU, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr15~0\, U_small|U_CPU|U_controller|WideOr15~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr15~1\, U_small|U_CPU|U_controller|WideOr15~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr15\, U_small|U_CPU|U_controller|WideOr15, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~13\, U_small|U_CPU|U_controller|Mux6~13, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~7\, U_small|U_CPU|U_controller|Mux6~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~6\, U_small|U_CPU|U_controller|Mux6~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~8\, U_small|U_CPU|U_controller|Mux6~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~14\, U_small|U_CPU|U_controller|Mux6~14, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~5\, U_small|U_CPU|U_controller|Mux6~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~15\, U_small|U_CPU|U_controller|Mux6~15, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~18\, U_small|U_CPU|U_controller|Mux6~18, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~19\, U_small|U_CPU|U_controller|Mux6~19, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~2\, U_small|U_CPU|U_controller|Mux6~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~3\, U_small|U_CPU|U_controller|Mux6~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~4\, U_small|U_CPU|U_controller|Mux6~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux6~17\, U_small|U_CPU|U_controller|Mux6~17, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector15~0\, U_small|U_CPU|U_controller|Selector15~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector15~1\, U_small|U_CPU|U_controller|Selector15~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|internal_bus_sel[0]\, U_small|U_CPU|U_controller|internal_bus_sel[0], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~0\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_DATA|data_out[0]\, U_small|U_CPU|U_data_path|U_DATA|data_out[0], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~6\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[0]~67\, U_small|U_CPU|U_data_path|U_ALU|output[0]~67, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[0]~68\, U_small|U_CPU|U_data_path|U_ALU|output[0]~68, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[6]~6\, U_small|U_CPU|U_data_path|U_ALU|output[6]~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~0\, U_small|U_CPU|U_data_path|U_ALU|Mux1~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[7]~21\, U_small|U_CPU|U_data_path|U_ALU|output[7]~21, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[0]~65\, U_small|U_CPU|U_data_path|U_ALU|output[0]~65, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~2\, U_small|U_CPU|U_data_path|U_ALU|Mux1~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux8~2\, U_small|U_CPU|U_data_path|U_ALU|Mux8~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux8~3\, U_small|U_CPU|U_data_path|U_ALU|Mux8~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~4\, U_small|U_CPU|U_data_path|U_ALU|Mux1~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux8~0\, U_small|U_CPU|U_data_path|U_ALU|Mux8~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux8~1\, U_small|U_CPU|U_data_path|U_ALU|Mux8~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux8~4\, U_small|U_CPU|U_data_path|U_ALU|Mux8~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~1\, U_small|U_CPU|U_data_path|U_ALU|Mux1~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux8~5\, U_small|U_CPU|U_data_path|U_ALU|Mux8~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux8~6\, U_small|U_CPU|U_data_path|U_ALU|Mux8~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux8~7\, U_small|U_CPU|U_data_path|U_ALU|Mux8~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[0]~66\, U_small|U_CPU|U_data_path|U_ALU|output[0]~66, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[0]~69\, U_small|U_CPU|U_data_path|U_ALU|output[0]~69, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~7\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~1\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux0~1\, U_small|U_CPU|U_controller|Mux0~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux0~2\, U_small|U_CPU|U_controller|Mux0~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux0~3\, U_small|U_CPU|U_controller|Mux0~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux0~4\, U_small|U_CPU|U_controller|Mux0~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux0~5\, U_small|U_CPU|U_controller|Mux0~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux0~6\, U_small|U_CPU|U_controller|Mux0~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux0~0\, U_small|U_CPU|U_controller|Mux0~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux0~7\, U_small|U_CPU|U_controller|Mux0~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector71~0\, U_small|U_CPU|U_controller|Selector71~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|pc_sel[2]\, U_small|U_CPU|U_controller|pc_sel[2], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~2\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~3\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~4\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~5\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~8\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~10\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux7~10, top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[0]\, U_small|U_CPU|U_reg|data_out[0], top_level, 1
instance = comp, \dip[0]~input\, dip[0]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[0]~feeder\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[0]~feeder, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[0]\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[0], top_level, 1
instance = comp, \dip2[0]~input\, dip2[0]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[0]\, U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[0], top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux7~0\, U_small|U_CPU|U_data_bus|Mux7~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux7~1\, U_small|U_CPU|U_data_bus|Mux7~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux7~2\, U_small|U_CPU|U_data_bus|Mux7~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux10~4\, U_small|U_CPU|U_controller|Mux10~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux15~4\, U_small|U_CPU|U_controller|Mux15~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux15~10\, U_small|U_CPU|U_controller|Mux15~10, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux15~5\, U_small|U_CPU|U_controller|Mux15~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux15~6\, U_small|U_CPU|U_controller|Mux15~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux15~7\, U_small|U_CPU|U_controller|Mux15~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux15~8\, U_small|U_CPU|U_controller|Mux15~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux15~9\, U_small|U_CPU|U_controller|Mux15~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector8~3\, U_small|U_CPU|U_controller|Selector8~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector8~4\, U_small|U_CPU|U_controller|Selector8~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|reg_en[2]\, U_small|U_CPU|U_controller|reg_en[2], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ARl|data_out[2]\, U_small|U_CPU|U_data_path|U_ARl|data_out[2], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_DATA|data_out[3]\, U_small|U_CPU|U_data_path|U_DATA|data_out[3], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~21\, U_small|U_CPU|U_data_path|U_ALU|Add0~21, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[3]~48\, U_small|U_CPU|U_data_path|U_ALU|output[3]~48, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[3]~47\, U_small|U_CPU|U_data_path|U_ALU|output[3]~47, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[3]~49\, U_small|U_CPU|U_data_path|U_ALU|output[3]~49, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[3]~50\, U_small|U_CPU|U_data_path|U_ALU|output[3]~50, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[3]~56\, U_small|U_CPU|U_data_path|U_ALU|output[3]~56, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~2\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~0\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~1\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~3\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~4\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~5\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~6\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~7\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~8\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~9\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux4~9, top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[3]\, U_small|U_CPU|U_reg|data_out[3], top_level, 1
instance = comp, \dip[3]~input\, dip[3]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[3]\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[3], top_level, 1
instance = comp, \dip2[3]~input\, dip2[3]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[3]\, U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[3], top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux4~0\, U_small|U_CPU|U_data_bus|Mux4~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux4~1\, U_small|U_CPU|U_data_bus|Mux4~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux4~2\, U_small|U_CPU|U_data_bus|Mux4~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~1\, U_small|U_CPU|U_controller|Selector29~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~2\, U_small|U_CPU|U_controller|Selector29~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~3\, U_small|U_CPU|U_controller|Selector29~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux12~2\, U_small|U_CPU|U_controller|Mux12~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~4\, U_small|U_CPU|U_controller|Selector29~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector63~2\, U_small|U_CPU|U_controller|Selector63~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector61~0\, U_small|U_CPU|U_controller|Selector61~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.DEC_ACCU\, U_small|U_CPU|U_controller|state.DEC_ACCU, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector62~2\, U_small|U_CPU|U_controller|Selector62~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.INC_ACCU\, U_small|U_CPU|U_controller|state.INC_ACCU, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector56~0\, U_small|U_CPU|U_controller|Selector56~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector57~0\, U_small|U_CPU|U_controller|Selector57~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.SLL_L\, U_small|U_CPU|U_controller|state.SLL_L, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector56~1\, U_small|U_CPU|U_controller|Selector56~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector58~0\, U_small|U_CPU|U_controller|Selector58~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.SRL_L\, U_small|U_CPU|U_controller|state.SRL_L, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr49~1\, U_small|U_CPU|U_controller|WideOr49~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector64~1\, U_small|U_CPU|U_controller|Selector64~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector31~0\, U_small|U_CPU|U_controller|Selector31~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.INC_X\, U_small|U_CPU|U_controller|state.INC_X, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector64~2\, U_small|U_CPU|U_controller|Selector64~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector64~3\, U_small|U_CPU|U_controller|Selector64~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector64~4\, U_small|U_CPU|U_controller|Selector64~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_ACCU\, U_small|U_CPU|U_controller|state.LOAD_ACCU, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector127~0\, U_small|U_CPU|U_controller|Selector127~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|load\, U_small|U_CPU|U_controller|load, top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|bus_sel[0]~0\, U_small|U_EXTERN|U_Decoder|bus_sel[0]~0, top_level, 1
instance = comp, \dip2[1]~input\, dip2[1]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[1]\, U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[1], top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux6~1\, U_small|U_CPU|U_data_bus|Mux6~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux6~2\, U_small|U_CPU|U_data_bus|Mux6~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~8\, U_small|U_CPU|U_controller|Selector29~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~9\, U_small|U_CPU|U_controller|Selector29~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~6\, U_small|U_CPU|U_controller|Selector29~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~7\, U_small|U_CPU|U_controller|Selector29~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~10\, U_small|U_CPU|U_controller|Selector29~10, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector29~11\, U_small|U_CPU|U_controller|Selector29~11, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector19~2\, U_small|U_CPU|U_controller|Selector19~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.INC_88\, U_small|U_CPU|U_controller|state.INC_88, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector4~1\, U_small|U_CPU|U_controller|Selector4~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux11~4\, U_small|U_CPU|U_controller|Mux11~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux11~5\, U_small|U_CPU|U_controller|Mux11~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux11~6\, U_small|U_CPU|U_controller|Mux11~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector4~0\, U_small|U_CPU|U_controller|Selector4~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector4~2\, U_small|U_CPU|U_controller|Selector4~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|reg_en[6]\, U_small|U_CPU|U_controller|reg_en[6], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xl|data_out[6]\, U_small|U_CPU|U_data_path|U_Xl|data_out[6], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCl|data_out[6]\, U_small|U_CPU|U_data_path|U_PCl|data_out[6], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add3~12\, U_small|U_CPU|U_data_path|U_PCAdder|Add3~12, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCl|data_out[5]\, U_small|U_CPU|U_data_path|U_PCl|data_out[5], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add0~12\, U_small|U_CPU|U_data_path|U_PCAdder|Add0~12, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add2~12\, U_small|U_CPU|U_data_path|U_PCAdder|Add2~12, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add1~10\, U_small|U_CPU|U_data_path|U_PCAdder|Add1~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~8\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~9\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~9, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~10\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~11\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~11, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~12\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~12, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~13\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~13, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~14\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~14, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~15\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~15, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~16\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~16, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~17\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~17, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_IR|data_out[6]\, U_small|U_CPU|U_data_path|U_IR|data_out[6], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ACCU|data_out[7]\, U_small|U_CPU|U_data_path|U_ACCU|data_out[7], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[7]~22\, U_small|U_CPU|U_data_path|U_ALU|output[7]~22, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[7]~26\, U_small|U_CPU|U_data_path|U_ALU|output[7]~26, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[7]~25\, U_small|U_CPU|U_data_path|U_ALU|output[7]~25, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[7]~27\, U_small|U_CPU|U_data_path|U_ALU|output[7]~27, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[7]~71\, U_small|U_CPU|U_data_path|U_ALU|output[7]~71, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~30\, U_small|U_CPU|U_data_path|U_ALU|Add0~30, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[7]~28\, U_small|U_CPU|U_data_path|U_ALU|output[7]~28, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~3\, U_small|U_CPU|U_data_path|U_ALU|Mux1~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~5\, U_small|U_CPU|U_data_path|U_ALU|Mux1~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~10\, U_small|U_CPU|U_data_path|U_ALU|Mux1~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~11\, U_small|U_CPU|U_data_path|U_ALU|Mux1~11, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux1~12\, U_small|U_CPU|U_data_path|U_ALU|Mux1~12, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|output[7]~29\, U_small|U_CPU|U_data_path|U_ALU|output[7]~29, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_STATUS_REG|U_Signed|data_out[0]\, U_small|U_CPU|U_data_path|U_STATUS_REG|U_Signed|data_out[0], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~10\, U_small|U_CPU|U_controller|Mux3~10, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux45~1\, U_small|U_CPU|U_controller|Mux45~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector43~0\, U_small|U_CPU|U_controller|Selector43~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector43~1\, U_small|U_CPU|U_controller|Selector43~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.BRANCH\, U_small|U_CPU|U_controller|state.BRANCH, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.INC_ARl\, U_small|U_CPU|U_controller|state.INC_ARl, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux10~8\, U_small|U_CPU|U_controller|Mux10~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux10~11\, U_small|U_CPU|U_controller|Mux10~11, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux10~9\, U_small|U_CPU|U_controller|Mux10~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux10~10\, U_small|U_CPU|U_controller|Mux10~10, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector3~2\, U_small|U_CPU|U_controller|Selector3~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector3~3\, U_small|U_CPU|U_controller|Selector3~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|reg_en[7]\, U_small|U_CPU|U_controller|reg_en[7], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_Xh|data_out[7]\, U_small|U_CPU|U_data_path|U_Xh|data_out[7], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_DATA|data_out[7]\, U_small|U_CPU|U_data_path|U_DATA|data_out[7], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~10\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~10, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCl|data_out[7]\, U_small|U_CPU|U_data_path|U_PCl|data_out[7], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add0~14\, U_small|U_CPU|U_data_path|U_PCAdder|Add0~14, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add1~12\, U_small|U_CPU|U_data_path|U_PCAdder|Add1~12, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~5\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add2~14\, U_small|U_CPU|U_data_path|U_PCAdder|Add2~14, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~6\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_PCAdder|Add3~14\, U_small|U_CPU|U_data_path|U_PCAdder|Add3~14, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~9\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~9, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~11\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~11, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~12\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~12, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~4\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~13\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~13, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~14\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~14, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~15\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~15, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~16\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux0~16, top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[7]~feeder\, U_small|U_CPU|U_reg|data_out[7]~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[7]\, U_small|U_CPU|U_reg|data_out[7], top_level, 1
instance = comp, \dip2[7]~input\, dip2[7]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[7]\, U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[7], top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux0~0\, U_small|U_CPU|U_data_bus|Mux0~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux0~1\, U_small|U_CPU|U_data_bus|Mux0~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux0~2\, U_small|U_CPU|U_data_bus|Mux0~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector48~3\, U_small|U_CPU|U_controller|Selector48~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector48~4\, U_small|U_CPU|U_controller|Selector48~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux50~2\, U_small|U_CPU|U_controller|Mux50~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux50~6\, U_small|U_CPU|U_controller|Mux50~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux50~3\, U_small|U_CPU|U_controller|Mux50~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux50~4\, U_small|U_CPU|U_controller|Mux50~4, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux50~5\, U_small|U_CPU|U_controller|Mux50~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector48~0\, U_small|U_CPU|U_controller|Selector48~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector48~1\, U_small|U_CPU|U_controller|Selector48~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector48~2\, U_small|U_CPU|U_controller|Selector48~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.DECODE\, U_small|U_CPU|U_controller|state.DECODE, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~2\, U_small|U_CPU|U_controller|Mux3~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~9\, U_small|U_CPU|U_controller|Mux3~9, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~11\, U_small|U_CPU|U_controller|Mux3~11, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~3\, U_small|U_CPU|U_controller|Mux3~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~5\, U_small|U_CPU|U_controller|Mux3~5, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~7\, U_small|U_CPU|U_controller|Mux3~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~8\, U_small|U_CPU|U_controller|Mux3~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~12\, U_small|U_CPU|U_controller|Mux3~12, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~14\, U_small|U_CPU|U_controller|Mux3~14, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~16\, U_small|U_CPU|U_controller|Mux3~16, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~15\, U_small|U_CPU|U_controller|Mux3~15, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~17\, U_small|U_CPU|U_controller|Mux3~17, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~18\, U_small|U_CPU|U_controller|Mux3~18, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux3~22\, U_small|U_CPU|U_controller|Mux3~22, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector8~2\, U_small|U_CPU|U_controller|Selector8~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector12~1\, U_small|U_CPU|U_controller|Selector12~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|internal_bus_sel[3]\, U_small|U_CPU|U_controller|internal_bus_sel[3], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~7\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux1~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~2\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~3\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~4\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~4, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~5\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~6\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~6, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~7\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~7, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~8\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~8, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~9\, U_small|U_CPU|U_data_path|U_INTERNAL_BUS|Mux5~9, top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[2]~feeder\, U_small|U_CPU|U_reg|data_out[2]~feeder, top_level, 1
instance = comp, \U_small|U_CPU|U_reg|data_out[2]\, U_small|U_CPU|U_reg|data_out[2], top_level, 1
instance = comp, \dip[2]~input\, dip[2]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[2]\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[2], top_level, 1
instance = comp, \dip2[2]~input\, dip2[2]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[2]\, U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[2], top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux5~0\, U_small|U_CPU|U_data_bus|Mux5~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux5~1\, U_small|U_CPU|U_data_bus|Mux5~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux5~2\, U_small|U_CPU|U_data_bus|Mux5~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~36\, U_small|U_CPU|U_data_path|U_ALU|Add0~36, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~37\, U_small|U_CPU|U_data_path|U_ALU|Add0~37, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Add0~39\, U_small|U_CPU|U_data_path|U_ALU|Add0~39, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux0~2\, U_small|U_CPU|U_data_path|U_ALU|Mux0~2, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux0~3\, U_small|U_CPU|U_data_path|U_ALU|Mux0~3, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux0~5\, U_small|U_CPU|U_data_path|U_ALU|Mux0~5, top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_ALU|Mux0~6\, U_small|U_CPU|U_data_path|U_ALU|Mux0~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux121~6\, U_small|U_CPU|U_controller|Mux121~6, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux121~7\, U_small|U_CPU|U_controller|Mux121~7, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux121~8\, U_small|U_CPU|U_controller|Mux121~8, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector67~1\, U_small|U_CPU|U_controller|Selector67~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|status_reg_en[3]\, U_small|U_CPU|U_controller|status_reg_en[3], top_level, 1
instance = comp, \U_small|U_CPU|U_data_path|U_STATUS_REG|U_Carry|data_out[0]\, U_small|U_CPU|U_data_path|U_STATUS_REG|U_Carry|data_out[0], top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux18~0\, U_small|U_CPU|U_controller|Mux18~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux18~1\, U_small|U_CPU|U_controller|Mux18~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector53~1\, U_small|U_CPU|U_controller|Selector53~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.COMPARE\, U_small|U_CPU|U_controller|state.COMPARE, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector50~1\, U_small|U_CPU|U_controller|Selector50~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.ADD_C\, U_small|U_CPU|U_controller|state.ADD_C, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector16~2\, U_small|U_CPU|U_controller|Selector16~2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector16~3\, U_small|U_CPU|U_controller|Selector16~3, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.STALL\, U_small|U_CPU|U_controller|state.STALL, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.load_ai\, U_small|U_CPU|U_controller|state.load_ai, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Mux2~0\, U_small|U_CPU|U_controller|Mux2~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector42~0\, U_small|U_CPU|U_controller|Selector42~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_DATA\, U_small|U_CPU|U_controller|state.LOAD_DATA, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr10~0\, U_small|U_CPU|U_controller|WideOr10~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector41~0\, U_small|U_CPU|U_controller|Selector41~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.BRANCH2\, U_small|U_CPU|U_controller|state.BRANCH2, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|WideOr10~1\, U_small|U_CPU|U_controller|WideOr10~1, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|state.LOAD_PC\, U_small|U_CPU|U_controller|state.LOAD_PC, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|Selector11~0\, U_small|U_CPU|U_controller|Selector11~0, top_level, 1
instance = comp, \U_small|U_CPU|U_controller|ram_wren\, U_small|U_CPU|U_controller|ram_wren, top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|IO_en~0\, U_small|U_EXTERN|U_Decoder|IO_en~0, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[6]\, U_small|U_EXTERN|U_IOPORT|U_INPUT|data_out[6], top_level, 1
instance = comp, \dip2[6]~input\, dip2[6]~input, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[6]\, U_small|U_EXTERN|U_IOPORT|U_INPUT2|data_out[6], top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux1~0\, U_small|U_CPU|U_data_bus|Mux1~0, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux1~1\, U_small|U_CPU|U_data_bus|Mux1~1, top_level, 1
instance = comp, \U_small|U_CPU|U_data_bus|Mux1~2\, U_small|U_CPU|U_data_bus|Mux1~2, top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|output_en2~0\, U_small|U_EXTERN|U_Decoder|output_en2~0, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[6]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[6], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[7]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[7], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[5]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[5], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[4]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[4], top_level, 1
instance = comp, \U_LED1_HI|Mux6~0\, U_LED1_HI|Mux6~0, top_level, 1
instance = comp, \U_LED1_HI|Mux5~0\, U_LED1_HI|Mux5~0, top_level, 1
instance = comp, \U_LED1_HI|Mux4~0\, U_LED1_HI|Mux4~0, top_level, 1
instance = comp, \U_LED1_HI|Mux3~0\, U_LED1_HI|Mux3~0, top_level, 1
instance = comp, \U_LED1_HI|Mux2~0\, U_LED1_HI|Mux2~0, top_level, 1
instance = comp, \U_LED1_HI|Mux1~0\, U_LED1_HI|Mux1~0, top_level, 1
instance = comp, \U_LED1_HI|Mux0~0\, U_LED1_HI|Mux0~0, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[2]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[2], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[3]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[3], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[0]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[0], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[1]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT3|data_out[1], top_level, 1
instance = comp, \U_LED1_LO|Mux6~0\, U_LED1_LO|Mux6~0, top_level, 1
instance = comp, \U_LED1_LO|Mux5~0\, U_LED1_LO|Mux5~0, top_level, 1
instance = comp, \U_LED1_LO|Mux4~0\, U_LED1_LO|Mux4~0, top_level, 1
instance = comp, \U_LED1_LO|Mux3~0\, U_LED1_LO|Mux3~0, top_level, 1
instance = comp, \U_LED1_LO|Mux2~0\, U_LED1_LO|Mux2~0, top_level, 1
instance = comp, \U_LED1_LO|Mux1~0\, U_LED1_LO|Mux1~0, top_level, 1
instance = comp, \U_LED1_LO|Mux0~0\, U_LED1_LO|Mux0~0, top_level, 1
instance = comp, \U_small|U_EXTERN|U_Decoder|output_en~0\, U_small|U_EXTERN|U_Decoder|output_en~0, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[7]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[7], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[5]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[5], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[4]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[4], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[6]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[6], top_level, 1
instance = comp, \U_LED1_HI2|Mux6~0\, U_LED1_HI2|Mux6~0, top_level, 1
instance = comp, \U_LED1_HI2|Mux5~0\, U_LED1_HI2|Mux5~0, top_level, 1
instance = comp, \U_LED1_HI2|Mux4~0\, U_LED1_HI2|Mux4~0, top_level, 1
instance = comp, \U_LED1_HI2|Mux3~0\, U_LED1_HI2|Mux3~0, top_level, 1
instance = comp, \U_LED1_HI2|Mux2~0\, U_LED1_HI2|Mux2~0, top_level, 1
instance = comp, \U_LED1_HI2|Mux1~0\, U_LED1_HI2|Mux1~0, top_level, 1
instance = comp, \U_LED1_HI2|Mux0~0\, U_LED1_HI2|Mux0~0, top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[3]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[3], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[0]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[0], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[2]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[2], top_level, 1
instance = comp, \U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[1]\, U_small|U_EXTERN|U_IOPORT|U_OUTPUT|data_out[1], top_level, 1
instance = comp, \U_LED1_LO2|Mux6~0\, U_LED1_LO2|Mux6~0, top_level, 1
instance = comp, \U_LED1_LO2|Mux5~0\, U_LED1_LO2|Mux5~0, top_level, 1
instance = comp, \U_LED1_LO2|Mux4~0\, U_LED1_LO2|Mux4~0, top_level, 1
instance = comp, \U_LED1_LO2|Mux3~0\, U_LED1_LO2|Mux3~0, top_level, 1
instance = comp, \U_LED1_LO2|Mux2~0\, U_LED1_LO2|Mux2~0, top_level, 1
instance = comp, \U_LED1_LO2|Mux1~0\, U_LED1_LO2|Mux1~0, top_level, 1
instance = comp, \U_LED1_LO2|Mux0~0\, U_LED1_LO2|Mux0~0, top_level, 1
