Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 10 15:11:22 2022
| Host         : DESKTOP-Q9PIB0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.563        0.000                      0                   72        0.231        0.000                      0                   72        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.563        0.000                      0                   72        0.231        0.000                      0                   72        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.542ns (39.186%)  route 2.393ns (60.813%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  timer_reg[8]/Q
                         net (fo=3, routed)           1.156     6.983    timer_reg[8]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.107 r  timer[0]_i_28/O
                         net (fo=1, routed)           0.000     7.107    timer[0]_i_28_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.508 r  timer_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    timer_reg[0]_i_16_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.631    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.016 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          1.228     9.245    sel
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[6]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.454    14.807    counter_int_reg[6]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.542ns (39.186%)  route 2.393ns (60.813%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  timer_reg[8]/Q
                         net (fo=3, routed)           1.156     6.983    timer_reg[8]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.107 r  timer[0]_i_28/O
                         net (fo=1, routed)           0.000     7.107    timer[0]_i_28_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.508 r  timer_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    timer_reg[0]_i_16_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.631    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.016 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          1.228     9.245    sel
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.454    14.807    counter_int_reg[7]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.542ns (42.960%)  route 2.047ns (57.040%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  timer_reg[8]/Q
                         net (fo=3, routed)           1.156     6.983    timer_reg[8]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.107 r  timer[0]_i_28/O
                         net (fo=1, routed)           0.000     7.107    timer[0]_i_28_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.508 r  timer_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    timer_reg[0]_i_16_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.631    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.016 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.883     8.899    sel
    SLICE_X2Y71          FDRE                                         r  timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  timer_reg[0]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.773    14.482    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.542ns (42.960%)  route 2.047ns (57.040%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  timer_reg[8]/Q
                         net (fo=3, routed)           1.156     6.983    timer_reg[8]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.107 r  timer[0]_i_28/O
                         net (fo=1, routed)           0.000     7.107    timer[0]_i_28_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.508 r  timer_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    timer_reg[0]_i_16_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.631    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.016 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.883     8.899    sel
    SLICE_X2Y71          FDRE                                         r  timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  timer_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.773    14.482    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.542ns (42.960%)  route 2.047ns (57.040%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  timer_reg[8]/Q
                         net (fo=3, routed)           1.156     6.983    timer_reg[8]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.107 r  timer[0]_i_28/O
                         net (fo=1, routed)           0.000     7.107    timer[0]_i_28_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.508 r  timer_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    timer_reg[0]_i_16_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.631    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.016 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.883     8.899    sel
    SLICE_X2Y71          FDRE                                         r  timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  timer_reg[2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.773    14.482    timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.542ns (42.960%)  route 2.047ns (57.040%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  timer_reg[8]/Q
                         net (fo=3, routed)           1.156     6.983    timer_reg[8]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.107 r  timer[0]_i_28/O
                         net (fo=1, routed)           0.000     7.107    timer[0]_i_28_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.508 r  timer_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    timer_reg[0]_i_16_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.631    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.016 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.883     8.899    sel
    SLICE_X2Y71          FDRE                                         r  timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  timer_reg[3]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.773    14.482    timer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.542ns (44.241%)  route 1.943ns (55.759%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  timer_reg[8]/Q
                         net (fo=3, routed)           1.156     6.983    timer_reg[8]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.107 r  timer[0]_i_28/O
                         net (fo=1, routed)           0.000     7.107    timer[0]_i_28_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.508 r  timer_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    timer_reg[0]_i_16_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.631    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.016 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.779     8.795    sel
    SLICE_X2Y72          FDRE                                         r  timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591    15.014    clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  timer_reg[4]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.773    14.480    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.542ns (44.241%)  route 1.943ns (55.759%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  timer_reg[8]/Q
                         net (fo=3, routed)           1.156     6.983    timer_reg[8]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.107 r  timer[0]_i_28/O
                         net (fo=1, routed)           0.000     7.107    timer[0]_i_28_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.508 r  timer_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    timer_reg[0]_i_16_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.631    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.016 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.779     8.795    sel
    SLICE_X2Y72          FDRE                                         r  timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591    15.014    clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  timer_reg[5]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.773    14.480    timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.542ns (44.241%)  route 1.943ns (55.759%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  timer_reg[8]/Q
                         net (fo=3, routed)           1.156     6.983    timer_reg[8]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.107 r  timer[0]_i_28/O
                         net (fo=1, routed)           0.000     7.107    timer[0]_i_28_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.508 r  timer_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    timer_reg[0]_i_16_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.631    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.016 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.779     8.795    sel
    SLICE_X2Y72          FDRE                                         r  timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591    15.014    clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  timer_reg[6]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.773    14.480    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 1.542ns (44.241%)  route 1.943ns (55.759%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  timer_reg[8]/Q
                         net (fo=3, routed)           1.156     6.983    timer_reg[8]
    SLICE_X3Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.107 r  timer[0]_i_28/O
                         net (fo=1, routed)           0.000     7.107    timer[0]_i_28_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.508 r  timer_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.508    timer_reg[0]_i_16_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.631    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.745 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.745    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.016 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.779     8.795    sel
    SLICE_X2Y72          FDRE                                         r  timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591    15.014    clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  timer_reg[7]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDRE (Setup_fdre_C_R)       -0.773    14.480    timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  5.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 counter_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.289%)  route 0.150ns (44.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  counter_int_reg[1]/Q
                         net (fo=7, routed)           0.150     1.811    counter_OBUF[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  counter_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    plusOp[5]
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[5]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.092     1.624    counter_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  timer_reg[14]/Q
                         net (fo=3, routed)           0.125     1.800    timer_reg[14]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    timer_reg[12]_i_1_n_5
    SLICE_X2Y74          FDRE                                         r  timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  timer_reg[14]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.134     1.644    timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  timer_reg[18]/Q
                         net (fo=3, routed)           0.127     1.801    timer_reg[18]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    timer_reg[16]_i_1_n_5
    SLICE_X2Y75          FDRE                                         r  timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  timer_reg[18]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.134     1.644    timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  timer_reg[26]/Q
                         net (fo=3, routed)           0.127     1.804    timer_reg[26]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    timer_reg[24]_i_1_n_5
    SLICE_X2Y77          FDRE                                         r  timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  timer_reg[26]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    timer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  timer_reg[6]/Q
                         net (fo=3, routed)           0.127     1.804    timer_reg[6]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    timer_reg[4]_i_1_n_5
    SLICE_X2Y72          FDRE                                         r  timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  timer_reg[6]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134     1.647    timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  timer_reg[10]/Q
                         net (fo=3, routed)           0.127     1.802    timer_reg[10]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    timer_reg[8]_i_1_n_5
    SLICE_X2Y73          FDRE                                         r  timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  timer_reg[10]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.134     1.645    timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  timer_reg[22]/Q
                         net (fo=2, routed)           0.127     1.802    timer_reg[22]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    timer_reg[20]_i_1_n_5
    SLICE_X2Y76          FDRE                                         r  timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  timer_reg[22]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.134     1.645    timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 counter_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.230ns (57.865%)  route 0.167ns (42.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  counter_int_reg[7]/Q
                         net (fo=2, routed)           0.167     1.815    counter_OBUF[7]
    SLICE_X0Y65          LUT3 (Prop_lut3_I2_O)        0.102     1.917 r  counter_int[7]_i_1/O
                         net (fo=1, routed)           0.000     1.917    plusOp[7]
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.107     1.626    counter_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  timer_reg[14]/Q
                         net (fo=3, routed)           0.125     1.800    timer_reg[14]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.946 r  timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    timer_reg[12]_i_1_n_4
    SLICE_X2Y74          FDRE                                         r  timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  timer_reg[15]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.134     1.644    timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  timer_reg[26]/Q
                         net (fo=3, routed)           0.127     1.804    timer_reg[26]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    timer_reg[24]_i_1_n_4
    SLICE_X2Y77          FDRE                                         r  timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  timer_reg[27]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     counter_int_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     counter_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_int_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_int_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_int_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     counter_int_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     counter_int_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_int_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_int_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.843ns  (logic 4.147ns (60.600%)  route 2.696ns (39.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  counter_int_reg[2]/Q
                         net (fo=6, routed)           2.696     8.436    counter_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.728    12.163 r  counter_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.163    counter[2]
    J13                                                               r  counter[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 3.976ns (59.559%)  route 2.700ns (40.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  counter_int_reg[0]/Q
                         net (fo=8, routed)           2.700     8.476    counter_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.996 r  counter_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.996    counter[0]
    H17                                                               r  counter[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.484ns  (logic 4.008ns (61.808%)  route 2.476ns (38.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  counter_int_reg[5]/Q
                         net (fo=3, routed)           2.476     8.252    counter_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.804 r  counter_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.804    counter[5]
    V17                                                               r  counter[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.269ns  (logic 3.991ns (63.668%)  route 2.278ns (36.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_int_reg[1]/Q
                         net (fo=7, routed)           2.278     8.054    counter_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.590 r  counter_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.590    counter[1]
    K15                                                               r  counter[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 4.149ns (69.356%)  route 1.833ns (30.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  counter_int_reg[7]/Q
                         net (fo=2, routed)           1.833     7.573    counter_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.730    11.303 r  counter_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.303    counter[7]
    U16                                                               r  counter[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.916ns  (logic 4.146ns (70.075%)  route 1.770ns (29.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  counter_int_reg[4]/Q
                         net (fo=4, routed)           1.770     7.509    counter_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.727    11.236 r  counter_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.236    counter[4]
    R18                                                               r  counter[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 4.007ns (68.585%)  route 1.835ns (31.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.717     5.320    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  counter_int_reg[3]/Q
                         net (fo=5, routed)           1.835     7.611    counter_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.161 r  counter_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.161    counter[3]
    N14                                                               r  counter[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 4.011ns (70.457%)  route 1.682ns (29.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_int_reg[6]/Q
                         net (fo=3, routed)           1.682     7.459    counter_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.014 r  counter_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.014    counter[6]
    U17                                                               r  counter[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.397ns (80.754%)  route 0.333ns (19.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  counter_int_reg[6]/Q
                         net (fo=3, routed)           0.333     1.993    counter_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.249 r  counter_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.249    counter[6]
    U17                                                               r  counter[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.392ns (77.071%)  route 0.414ns (22.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_int_reg[3]/Q
                         net (fo=5, routed)           0.414     2.074    counter_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.325 r  counter_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.325    counter[3]
    N14                                                               r  counter[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.434ns (78.136%)  route 0.401ns (21.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  counter_int_reg[4]/Q
                         net (fo=4, routed)           0.401     2.048    counter_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.306     3.354 r  counter_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.354    counter[4]
    R18                                                               r  counter[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.438ns (77.886%)  route 0.408ns (22.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  counter_int_reg[7]/Q
                         net (fo=2, routed)           0.408     2.056    counter_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.310     3.365 r  counter_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.365    counter[7]
    U16                                                               r  counter[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.377ns (69.246%)  route 0.612ns (30.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  counter_int_reg[1]/Q
                         net (fo=7, routed)           0.612     2.272    counter_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.508 r  counter_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.508    counter[1]
    K15                                                               r  counter[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.393ns (66.390%)  route 0.705ns (33.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_int_reg[5]/Q
                         net (fo=3, routed)           0.705     2.365    counter_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.617 r  counter_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.617    counter[5]
    V17                                                               r  counter[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.362ns (62.945%)  route 0.802ns (37.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_int_reg[0]/Q
                         net (fo=8, routed)           0.802     2.461    counter_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.683 r  counter_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.683    counter[0]
    H17                                                               r  counter[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.435ns (64.703%)  route 0.783ns (35.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  counter_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  counter_int_reg[2]/Q
                         net (fo=6, routed)           0.783     2.430    counter_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.307     3.738 r  counter_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.738    counter[2]
    J13                                                               r  counter[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.907ns  (logic 4.183ns (42.220%)  route 5.724ns (57.780%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          3.034     4.511    sw_IBUF[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.635 r  timer[0]_i_41/O
                         net (fo=1, routed)           0.000     4.635    timer[0]_i_41_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.036 r  timer_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.036    timer_reg[0]_i_35_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.193 r  timer_reg[0]_i_34/CO[1]
                         net (fo=3, routed)           0.630     5.824    timer_reg[0]_i_34_n_2
    SLICE_X4Y74          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803     6.627 r  timer_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.823     7.449    counter_int1[11]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.303     7.752 r  timer[0]_i_24/O
                         net (fo=1, routed)           0.000     7.752    timer[0]_i_24_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.284 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.293    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.407    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.678 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          1.228     9.907    sel
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599     5.022    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.907ns  (logic 4.183ns (42.220%)  route 5.724ns (57.780%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          3.034     4.511    sw_IBUF[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.635 r  timer[0]_i_41/O
                         net (fo=1, routed)           0.000     4.635    timer[0]_i_41_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.036 r  timer_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.036    timer_reg[0]_i_35_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.193 r  timer_reg[0]_i_34/CO[1]
                         net (fo=3, routed)           0.630     5.824    timer_reg[0]_i_34_n_2
    SLICE_X4Y74          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803     6.627 r  timer_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.823     7.449    counter_int1[11]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.303     7.752 r  timer[0]_i_24/O
                         net (fo=1, routed)           0.000     7.752    timer[0]_i_24_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.284 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.293    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.407    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.678 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          1.228     9.907    sel
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.599     5.022    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  counter_int_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.561ns  (logic 4.183ns (43.746%)  route 5.379ns (56.254%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          3.034     4.511    sw_IBUF[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.635 r  timer[0]_i_41/O
                         net (fo=1, routed)           0.000     4.635    timer[0]_i_41_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.036 r  timer_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.036    timer_reg[0]_i_35_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.193 r  timer_reg[0]_i_34/CO[1]
                         net (fo=3, routed)           0.630     5.824    timer_reg[0]_i_34_n_2
    SLICE_X4Y74          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803     6.627 r  timer_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.823     7.449    counter_int1[11]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.303     7.752 r  timer[0]_i_24/O
                         net (fo=1, routed)           0.000     7.752    timer[0]_i_24_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.284 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.293    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.407    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.678 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.883     9.561    sel
    SLICE_X2Y71          FDRE                                         r  timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  timer_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.561ns  (logic 4.183ns (43.746%)  route 5.379ns (56.254%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          3.034     4.511    sw_IBUF[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.635 r  timer[0]_i_41/O
                         net (fo=1, routed)           0.000     4.635    timer[0]_i_41_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.036 r  timer_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.036    timer_reg[0]_i_35_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.193 r  timer_reg[0]_i_34/CO[1]
                         net (fo=3, routed)           0.630     5.824    timer_reg[0]_i_34_n_2
    SLICE_X4Y74          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803     6.627 r  timer_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.823     7.449    counter_int1[11]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.303     7.752 r  timer[0]_i_24/O
                         net (fo=1, routed)           0.000     7.752    timer[0]_i_24_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.284 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.293    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.407    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.678 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.883     9.561    sel
    SLICE_X2Y71          FDRE                                         r  timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  timer_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.561ns  (logic 4.183ns (43.746%)  route 5.379ns (56.254%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          3.034     4.511    sw_IBUF[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.635 r  timer[0]_i_41/O
                         net (fo=1, routed)           0.000     4.635    timer[0]_i_41_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.036 r  timer_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.036    timer_reg[0]_i_35_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.193 r  timer_reg[0]_i_34/CO[1]
                         net (fo=3, routed)           0.630     5.824    timer_reg[0]_i_34_n_2
    SLICE_X4Y74          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803     6.627 r  timer_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.823     7.449    counter_int1[11]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.303     7.752 r  timer[0]_i_24/O
                         net (fo=1, routed)           0.000     7.752    timer[0]_i_24_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.284 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.293    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.407    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.678 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.883     9.561    sel
    SLICE_X2Y71          FDRE                                         r  timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  timer_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.561ns  (logic 4.183ns (43.746%)  route 5.379ns (56.254%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          3.034     4.511    sw_IBUF[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.635 r  timer[0]_i_41/O
                         net (fo=1, routed)           0.000     4.635    timer[0]_i_41_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.036 r  timer_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.036    timer_reg[0]_i_35_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.193 r  timer_reg[0]_i_34/CO[1]
                         net (fo=3, routed)           0.630     5.824    timer_reg[0]_i_34_n_2
    SLICE_X4Y74          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803     6.627 r  timer_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.823     7.449    counter_int1[11]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.303     7.752 r  timer[0]_i_24/O
                         net (fo=1, routed)           0.000     7.752    timer[0]_i_24_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.284 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.293    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.407    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.678 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.883     9.561    sel
    SLICE_X2Y71          FDRE                                         r  timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  timer_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.457ns  (logic 4.183ns (44.227%)  route 5.275ns (55.773%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          3.034     4.511    sw_IBUF[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.635 r  timer[0]_i_41/O
                         net (fo=1, routed)           0.000     4.635    timer[0]_i_41_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.036 r  timer_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.036    timer_reg[0]_i_35_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.193 r  timer_reg[0]_i_34/CO[1]
                         net (fo=3, routed)           0.630     5.824    timer_reg[0]_i_34_n_2
    SLICE_X4Y74          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803     6.627 r  timer_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.823     7.449    counter_int1[11]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.303     7.752 r  timer[0]_i_24/O
                         net (fo=1, routed)           0.000     7.752    timer[0]_i_24_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.284 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.293    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.407    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.678 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.779     9.457    sel
    SLICE_X2Y72          FDRE                                         r  timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591     5.014    clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  timer_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.457ns  (logic 4.183ns (44.227%)  route 5.275ns (55.773%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          3.034     4.511    sw_IBUF[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.635 r  timer[0]_i_41/O
                         net (fo=1, routed)           0.000     4.635    timer[0]_i_41_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.036 r  timer_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.036    timer_reg[0]_i_35_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.193 r  timer_reg[0]_i_34/CO[1]
                         net (fo=3, routed)           0.630     5.824    timer_reg[0]_i_34_n_2
    SLICE_X4Y74          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803     6.627 r  timer_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.823     7.449    counter_int1[11]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.303     7.752 r  timer[0]_i_24/O
                         net (fo=1, routed)           0.000     7.752    timer[0]_i_24_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.284 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.293    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.407    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.678 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.779     9.457    sel
    SLICE_X2Y72          FDRE                                         r  timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591     5.014    clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  timer_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.457ns  (logic 4.183ns (44.227%)  route 5.275ns (55.773%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          3.034     4.511    sw_IBUF[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.635 r  timer[0]_i_41/O
                         net (fo=1, routed)           0.000     4.635    timer[0]_i_41_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.036 r  timer_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.036    timer_reg[0]_i_35_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.193 r  timer_reg[0]_i_34/CO[1]
                         net (fo=3, routed)           0.630     5.824    timer_reg[0]_i_34_n_2
    SLICE_X4Y74          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803     6.627 r  timer_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.823     7.449    counter_int1[11]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.303     7.752 r  timer[0]_i_24/O
                         net (fo=1, routed)           0.000     7.752    timer[0]_i_24_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.284 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.293    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.407    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.678 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.779     9.457    sel
    SLICE_X2Y72          FDRE                                         r  timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591     5.014    clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  timer_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.457ns  (logic 4.183ns (44.227%)  route 5.275ns (55.773%))
  Logic Levels:           9  (CARRY4=6 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          3.034     4.511    sw_IBUF[0]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.124     4.635 r  timer[0]_i_41/O
                         net (fo=1, routed)           0.000     4.635    timer[0]_i_41_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.036 r  timer_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.036    timer_reg[0]_i_35_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.193 r  timer_reg[0]_i_34/CO[1]
                         net (fo=3, routed)           0.630     5.824    timer_reg[0]_i_34_n_2
    SLICE_X4Y74          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803     6.627 r  timer_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.823     7.449    counter_int1[11]
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.303     7.752 r  timer[0]_i_24/O
                         net (fo=1, routed)           0.000     7.752    timer[0]_i_24_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.284 r  timer_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.009     8.293    timer_reg[0]_i_7_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  timer_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.407    timer_reg[0]_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.678 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.779     9.457    sel
    SLICE_X2Y72          FDRE                                         r  timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591     5.014    clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  timer_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.381ns (30.417%)  route 0.873ns (69.583%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.719     0.964    sw_IBUF[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.048     1.012 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.012    timer[0]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.100 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.154     1.254    sel
    SLICE_X2Y77          FDRE                                         r  timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  timer_reg[24]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.381ns (30.417%)  route 0.873ns (69.583%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.719     0.964    sw_IBUF[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.048     1.012 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.012    timer[0]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.100 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.154     1.254    sel
    SLICE_X2Y77          FDRE                                         r  timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  timer_reg[25]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.381ns (30.417%)  route 0.873ns (69.583%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.719     0.964    sw_IBUF[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.048     1.012 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.012    timer[0]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.100 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.154     1.254    sel
    SLICE_X2Y77          FDRE                                         r  timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  timer_reg[26]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.381ns (30.417%)  route 0.873ns (69.583%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.719     0.964    sw_IBUF[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.048     1.012 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.012    timer[0]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.100 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.154     1.254    sel
    SLICE_X2Y77          FDRE                                         r  timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  timer_reg[27]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.381ns (28.558%)  route 0.954ns (71.442%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.719     0.964    sw_IBUF[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.048     1.012 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.012    timer[0]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.100 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.235     1.336    sel
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.381ns (28.558%)  route 0.954ns (71.442%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.719     0.964    sw_IBUF[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.048     1.012 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.012    timer[0]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.100 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.235     1.336    sel
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.381ns (28.558%)  route 0.954ns (71.442%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.719     0.964    sw_IBUF[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.048     1.012 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.012    timer[0]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.100 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.235     1.336    sel
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            counter_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.381ns (28.558%)  route 0.954ns (71.442%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.719     0.964    sw_IBUF[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.048     1.012 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.012    timer[0]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.100 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.235     1.336    sel
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  counter_int_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.381ns (27.867%)  route 0.987ns (72.133%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.719     0.964    sw_IBUF[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.048     1.012 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.012    timer[0]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.100 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.268     1.369    sel
    SLICE_X2Y74          FDRE                                         r  timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  timer_reg[12]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.381ns (27.867%)  route 0.987ns (72.133%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=21, routed)          0.719     0.964    sw_IBUF[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I3_O)        0.048     1.012 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.012    timer[0]_i_4_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.100 r  timer_reg[0]_i_1/CO[0]
                         net (fo=36, routed)          0.268     1.369    sel
    SLICE_X2Y74          FDRE                                         r  timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  timer_reg[13]/C





