

================================================================
== Vivado HLS Report for 'matrix_vector_act_un'
================================================================
* Date:           Mon Sep  6 00:45:09 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.328 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    57608|   230408| 0.288 ms | 1.152 ms |  57608|  230408|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |- Loop 1  |    57605|   230405|         7|          1|          1| 57600 ~ 230400 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     10|        -|        -|    -|
|Expression           |        -|      6|        0|      814|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |       15|      -|       72|       37|    0|
|Multiplexer          |        -|      -|        -|      168|    -|
|Register             |        0|      -|      920|      160|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       15|     16|      992|     1179|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        1|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |ultranet_mac_mulaIfE_U546  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U547  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U548  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U549  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U550  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U551  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaJfO_U552  |ultranet_mac_mulaJfO  | i0 * i1 + i2 |
    |ultranet_mac_mulaJfO_U554  |ultranet_mac_mulaJfO  | i0 * i1 + i2 |
    |ultranet_mac_mulaKfY_U553  |ultranet_mac_mulaKfY  | i0 * i1 + i2 |
    |ultranet_mac_mulaKfY_U555  |ultranet_mac_mulaKfY  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |row_store_V_U      |matrix_vector_actb9t  |        1|   0|   0|    0|    72|   32|     1|         2304|
    |conv_7_w_V_0_U     |matrix_vector_actcBy  |        7|   0|   0|    0|  2304|   32|     1|        73728|
    |conv_7_w_V_1_U     |matrix_vector_actcCy  |        7|   0|   0|    0|  2304|   32|     1|        73728|
    |conv_7_inc_V_0_U   |matrix_vector_actcDy  |        0|  12|   6|    0|    32|   12|     1|          384|
    |conv_7_bias_V_0_U  |matrix_vector_actcEy  |        0|  24|  12|    0|    32|   24|     1|          768|
    |conv_7_inc_V_1_U   |matrix_vector_actcFz  |        0|  13|   7|    0|    32|   13|     1|          416|
    |conv_7_bias_V_1_U  |matrix_vector_actcGz  |        0|  23|  12|    0|    32|   23|     1|          736|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |       15|  72|  37|    0|  4808|  168|     7|       152064|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1352_35_fu_540_p2           |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_39_fu_646_p2           |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_40_fu_664_p2           |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_43_fu_716_p2           |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_47_fu_774_p2           |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_fu_446_p2              |     *    |      0|  0|  11|           4|           4|
    |mul_ln355_fu_306_p2               |     *    |      2|  0|  20|          32|          21|
    |mul_ln68_1_fu_925_p2              |     *    |      2|  0|  20|          13|          32|
    |mul_ln68_fu_915_p2                |     *    |      2|  0|  20|          12|          32|
    |acc_0_V_fu_886_p2                 |     +    |      0|  0|  32|          32|          32|
    |acc_1_V_fu_895_p2                 |     +    |      0|  0|  32|          32|          32|
    |add_ln700_31_fu_790_p2            |     +    |      0|  0|  10|          10|          10|
    |add_ln700_35_fu_818_p2            |     +    |      0|  0|  11|          11|          11|
    |add_ln700_39_fu_829_p2            |     +    |      0|  0|  10|          10|          10|
    |add_ln700_43_fu_851_p2            |     +    |      0|  0|  11|          11|          11|
    |bn_res_V_21_fu_996_p2             |     +    |      0|  0|  32|          32|          32|
    |bn_res_V_fu_934_p2                |     +    |      0|  0|  32|          32|          32|
    |in_fold_cnt_fu_353_p2             |     +    |      0|  0|  32|           1|          32|
    |out_fold_cnt_fu_373_p2            |     +    |      0|  0|  32|           1|          32|
    |rep_fu_316_p2                     |     +    |      0|  0|  32|          32|           1|
    |ret_V_21_fu_1007_p2               |     +    |      0|  0|  32|          15|          32|
    |ret_V_fu_945_p2                   |     +    |      0|  0|  32|          15|          32|
    |tile_fu_407_p2                    |     +    |      0|  0|  32|           1|          32|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter6  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_315                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state4     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln355_fu_311_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln361_fu_325_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln370_fu_347_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln391_fu_359_p2              |   icmp   |      0|  0|  20|          32|           7|
    |icmp_ln402_fu_379_p2              |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln895_156_fu_961_p2          |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_157_fu_1001_p2         |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln895_158_fu_1023_p2         |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln895_fu_939_p2              |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |res_V_21_fu_1047_p3               |  select  |      0|  0|   4|           1|           4|
    |res_V_fu_985_p3                   |  select  |      0|  0|   4|           1|           4|
    |select_ln144_1_fu_1039_p3         |  select  |      0|  0|   4|           1|           2|
    |select_ln144_fu_977_p3            |  select  |      0|  0|   4|           1|           2|
    |select_ln370_1_fu_876_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln370_fu_869_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln402_1_fu_418_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln402_fu_385_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      6|  0| 814|         583|         516|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_Val2_3_reg_282  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_p_Val2_3_reg_282  |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_fold_cnt_0_i_loa  |   9|          2|   32|         64|
    |in_fold_cnt_9_fu_130                   |   9|          2|   32|         64|
    |out_V_V_blk_n                          |   9|          2|    1|          2|
    |out_fold_cnt_0_i_fu_134                |   9|          2|   32|         64|
    |real_start                             |   9|          2|    1|          2|
    |rep_0_i_reg_271                        |   9|          2|   32|         64|
    |reps_blk_n                             |   9|          2|    1|          2|
    |reps_out_blk_n                         |   9|          2|    1|          2|
    |tile_9_fu_126                          |  15|          3|   32|         96|
    |vec_V_V_blk_n                          |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 168|         36|  233|        501|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |acc_0_V_9_fu_118                       |  32|   0|   32|          0|
    |acc_1_V_9_fu_122                       |  32|   0|   32|          0|
    |add_ln700_30_reg_1257                  |   9|   0|    9|          0|
    |add_ln700_33_reg_1282                  |   9|   0|    9|          0|
    |add_ln700_35_reg_1312                  |  11|   0|   11|          0|
    |add_ln700_37_reg_1287                  |   9|   0|    9|          0|
    |add_ln700_38_reg_1292                  |   9|   0|    9|          0|
    |add_ln700_41_reg_1307                  |   9|   0|    9|          0|
    |add_ln700_43_reg_1317                  |  11|   0|   11|          0|
    |add_ln700_reg_1252                     |   9|   0|    9|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_3_reg_282  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_3_reg_282  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_3_reg_282  |  32|   0|   32|          0|
    |conv_7_bias_V_0_load_reg_1342          |  24|   0|   24|          0|
    |conv_7_bias_V_1_load_reg_1352          |  23|   0|   23|          0|
    |icmp_ln355_reg_1194                    |   1|   0|    1|          0|
    |icmp_ln361_reg_1203                    |   1|   0|    1|          0|
    |icmp_ln370_reg_1217                    |   1|   0|    1|          0|
    |icmp_ln391_reg_1223                    |   1|   0|    1|          0|
    |icmp_ln402_reg_1232                    |   1|   0|    1|          0|
    |in_fold_cnt_9_fu_130                   |  32|   0|   32|          0|
    |mul_ln355_reg_1189                     |  19|   0|   32|         13|
    |mul_ln68_1_reg_1357                    |  32|   0|   32|          0|
    |mul_ln68_reg_1347                      |  32|   0|   32|          0|
    |out_fold_cnt_0_i_fu_134                |  32|   0|   32|          0|
    |out_fold_cnt_0_i_loa_8_reg_1227        |  32|   0|   32|          0|
    |p_Result_2_4_i_i_reg_1267              |   4|   0|    4|          0|
    |p_Result_2_5_i_i_reg_1277              |   4|   0|    4|          0|
    |p_Result_4_i28_i_reg_1297              |   4|   0|    4|          0|
    |p_Result_4_i_i_reg_1262                |   4|   0|    4|          0|
    |p_Result_5_i35_i_reg_1302              |   4|   0|    4|          0|
    |p_Result_5_i_i_reg_1272                |   4|   0|    4|          0|
    |rep_0_i_reg_271                        |  32|   0|   32|          0|
    |reps_read_reg_1184                     |  32|   0|   32|          0|
    |start_once_reg                         |   1|   0|    1|          0|
    |tile_9_fu_126                          |  32|   0|   32|          0|
    |icmp_ln355_reg_1194                    |  64|  32|    1|          0|
    |icmp_ln361_reg_1203                    |  64|  32|    1|          0|
    |icmp_ln370_reg_1217                    |  64|  32|    1|          0|
    |icmp_ln391_reg_1223                    |  64|  32|    1|          0|
    |out_fold_cnt_0_i_loa_8_reg_1227        |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 920| 160|  649|         13|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | matrix_vector_act_un | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | matrix_vector_act_un | return value |
|ap_start         |  in |    1| ap_ctrl_hs | matrix_vector_act_un | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | matrix_vector_act_un | return value |
|ap_done          | out |    1| ap_ctrl_hs | matrix_vector_act_un | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | matrix_vector_act_un | return value |
|ap_idle          | out |    1| ap_ctrl_hs | matrix_vector_act_un | return value |
|ap_ready         | out |    1| ap_ctrl_hs | matrix_vector_act_un | return value |
|start_out        | out |    1| ap_ctrl_hs | matrix_vector_act_un | return value |
|start_write      | out |    1| ap_ctrl_hs | matrix_vector_act_un | return value |
|vec_V_V_dout     |  in |   32|   ap_fifo  |        vec_V_V       |    pointer   |
|vec_V_V_empty_n  |  in |    1|   ap_fifo  |        vec_V_V       |    pointer   |
|vec_V_V_read     | out |    1|   ap_fifo  |        vec_V_V       |    pointer   |
|out_V_V_din      | out |    8|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |         reps         |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |         reps         |    pointer   |
|reps_read        | out |    1|   ap_fifo  |         reps         |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |       reps_out       |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |       reps_out       |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |       reps_out       |    pointer   |
+-----------------+-----+-----+------------+----------------------+--------------+

