// Seed: 3478266796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0][!  -1] id_9;
  parameter id_10 = id_4 - -1;
  assign id_2 = 1;
  assign id_6 = id_7;
  assign id_6 = id_8;
endmodule
module module_1 #(
    parameter id_10 = 32'd5
) (
    input supply0 id_0
);
  assign id_2 = id_2;
  assign id_3 = id_3;
  assign id_2[-1] = 1;
  if (id_0) wire id_4;
  else assign id_3 = id_3 == -1;
  id_5 :
  assert property (@(posedge 1) (-1 == -1)) id_3 = 1;
  wire id_6, id_7;
  wire id_8;
  assign id_5 = (-1'b0);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_9,
      id_6,
      id_4,
      id_7,
      id_7
  );
  defparam id_10 = {-1} >> 1;
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14 = id_6;
  logic [7:0] id_15;
  wor id_16, id_17;
  assign id_5 = -1;
  wire id_18, id_19, id_20, id_21;
  wire id_22;
  assign id_16 = "" & id_15[1];
  always @(posedge 1'd0) $display;
  wire id_23, id_24;
endmodule
