# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name array_objects_0_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_0_V_r \
    op interface \
    ports { array_objects_0_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name array_objects_1_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_1_V_r \
    op interface \
    ports { array_objects_1_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name array_objects_2_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_2_V_r \
    op interface \
    ports { array_objects_2_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name array_objects_3_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_3_V_r \
    op interface \
    ports { array_objects_3_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name array_objects_4_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_4_V_r \
    op interface \
    ports { array_objects_4_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name array_objects_5_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_5_V_r \
    op interface \
    ports { array_objects_5_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name array_objects_6_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_6_V_r \
    op interface \
    ports { array_objects_6_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name array_objects_7_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_7_V_r \
    op interface \
    ports { array_objects_7_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name array_objects_8_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_8_V_r \
    op interface \
    ports { array_objects_8_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name array_objects_9_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_9_V_r \
    op interface \
    ports { array_objects_9_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name array_objects_10_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_10_V_s \
    op interface \
    ports { array_objects_10_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name array_objects_11_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_11_V_s \
    op interface \
    ports { array_objects_11_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name array_objects_12_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_12_V_s \
    op interface \
    ports { array_objects_12_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name array_objects_13_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_13_V_s \
    op interface \
    ports { array_objects_13_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name array_objects_14_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_14_V_s \
    op interface \
    ports { array_objects_14_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name array_objects_15_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_15_V_s \
    op interface \
    ports { array_objects_15_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name array_objects_16_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_16_V_s \
    op interface \
    ports { array_objects_16_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name array_objects_17_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_17_V_s \
    op interface \
    ports { array_objects_17_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name array_objects_18_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_18_V_s \
    op interface \
    ports { array_objects_18_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name array_objects_19_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_19_V_s \
    op interface \
    ports { array_objects_19_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name array_objects_20_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_20_V_s \
    op interface \
    ports { array_objects_20_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name array_objects_21_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_21_V_s \
    op interface \
    ports { array_objects_21_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name array_objects_22_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_22_V_s \
    op interface \
    ports { array_objects_22_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name array_objects_23_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_23_V_s \
    op interface \
    ports { array_objects_23_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name array_objects_24_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_24_V_s \
    op interface \
    ports { array_objects_24_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name array_objects_25_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_25_V_s \
    op interface \
    ports { array_objects_25_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name array_objects_26_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_26_V_s \
    op interface \
    ports { array_objects_26_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name array_objects_27_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_27_V_s \
    op interface \
    ports { array_objects_27_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name array_objects_28_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_28_V_s \
    op interface \
    ports { array_objects_28_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name array_objects_29_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_29_V_s \
    op interface \
    ports { array_objects_29_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name array_objects_30_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_30_V_s \
    op interface \
    ports { array_objects_30_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name array_objects_31_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_31_V_s \
    op interface \
    ports { array_objects_31_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name array_objects_32_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_32_V_s \
    op interface \
    ports { array_objects_32_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name array_objects_33_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_33_V_s \
    op interface \
    ports { array_objects_33_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name array_objects_34_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_34_V_s \
    op interface \
    ports { array_objects_34_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name array_objects_35_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_35_V_s \
    op interface \
    ports { array_objects_35_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name array_objects_36_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_36_V_s \
    op interface \
    ports { array_objects_36_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name array_objects_37_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_37_V_s \
    op interface \
    ports { array_objects_37_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name array_objects_38_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_38_V_s \
    op interface \
    ports { array_objects_38_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name array_objects_39_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_39_V_s \
    op interface \
    ports { array_objects_39_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name array_objects_40_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_40_V_s \
    op interface \
    ports { array_objects_40_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name array_objects_41_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_41_V_s \
    op interface \
    ports { array_objects_41_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name array_objects_42_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_42_V_s \
    op interface \
    ports { array_objects_42_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name array_objects_43_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_43_V_s \
    op interface \
    ports { array_objects_43_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name array_objects_44_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_44_V_s \
    op interface \
    ports { array_objects_44_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name array_objects_45_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_45_V_s \
    op interface \
    ports { array_objects_45_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name array_objects_46_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_46_V_s \
    op interface \
    ports { array_objects_46_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name array_objects_47_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_47_V_s \
    op interface \
    ports { array_objects_47_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name array_objects_48_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_48_V_s \
    op interface \
    ports { array_objects_48_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name array_objects_49_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_49_V_s \
    op interface \
    ports { array_objects_49_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name array_objects_50_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_50_V_s \
    op interface \
    ports { array_objects_50_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name array_objects_51_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_51_V_s \
    op interface \
    ports { array_objects_51_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name array_objects_52_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_52_V_s \
    op interface \
    ports { array_objects_52_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 256 \
    name array_objects_53_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_53_V_s \
    op interface \
    ports { array_objects_53_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 257 \
    name array_objects_54_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_54_V_s \
    op interface \
    ports { array_objects_54_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 258 \
    name array_objects_55_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_55_V_s \
    op interface \
    ports { array_objects_55_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 259 \
    name array_objects_56_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_56_V_s \
    op interface \
    ports { array_objects_56_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 260 \
    name array_objects_57_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_57_V_s \
    op interface \
    ports { array_objects_57_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 261 \
    name array_objects_58_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_58_V_s \
    op interface \
    ports { array_objects_58_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 262 \
    name array_objects_59_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_59_V_s \
    op interface \
    ports { array_objects_59_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 263 \
    name array_objects_60_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_60_V_s \
    op interface \
    ports { array_objects_60_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 264 \
    name array_objects_61_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_61_V_s \
    op interface \
    ports { array_objects_61_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 265 \
    name array_objects_62_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_62_V_s \
    op interface \
    ports { array_objects_62_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name array_objects_63_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_63_V_s \
    op interface \
    ports { array_objects_63_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


