[INF:CM0023] Creating log file ../../../../build/tests/YosysBigSimLm32/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] rtl/lm32_top.v:56: No timescale set for "lm32_top".

[WRN:PA0205] rtl/lm32_mc_arithmetic.v:64: No timescale set for "lm32_mc_arithmetic".

[WRN:PA0205] rtl/lm32_dcache.v:80: No timescale set for "lm32_dcache".

[WRN:PA0205] rtl/lm32_multiplier.v:56: No timescale set for "lm32_multiplier".

[WRN:PA0205] rtl/lm32_dp_ram.v:37: No timescale set for "lm32_dp_ram".

[WRN:PA0205] rtl/lm32_shifter.v:56: No timescale set for "lm32_shifter".

[WRN:PA0205] rtl/lm32_itlb.v:55: No timescale set for "lm32_itlb".

[WRN:PA0205] rtl/lm32_adder.v:56: No timescale set for "lm32_adder".

[WRN:PA0205] rtl/lm32_instruction_unit.v:77: No timescale set for "lm32_instruction_unit".

[WRN:PA0205] rtl/lm32_debug.v:69: No timescale set for "lm32_debug".

[WRN:PA0205] rtl/lm32_interrupt.v:56: No timescale set for "lm32_interrupt".

[WRN:PA0205] rtl/lm32_load_store_unit.v:69: No timescale set for "lm32_load_store_unit".

[WRN:PA0205] rtl/lm32_addsub.v:55: No timescale set for "lm32_addsub".

[WRN:PA0205] rtl/lm32_decoder.v:113: No timescale set for "lm32_decoder".

[WRN:PA0205] rtl/lm32_cpu.v:99: No timescale set for "lm32_cpu".

[WRN:PA0205] rtl/lm32_icache.v:86: No timescale set for "lm32_icache".

[WRN:PA0205] rtl/lm32_logic_op.v:56: No timescale set for "lm32_logic_op".

[WRN:PA0205] rtl/lm32_dtlb.v:53: No timescale set for "lm32_dtlb".

[WRN:PA0205] rtl/lm32_ram.v:61: No timescale set for "lm32_ram".

[WRN:PA0205] sim/tb_lm32_system.v:34: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] rtl/lm32_adder.v:56: Compile module "work@lm32_adder".

[INF:CP0303] rtl/lm32_addsub.v:55: Compile module "work@lm32_addsub".

[INF:CP0303] rtl/lm32_cpu.v:99: Compile module "work@lm32_cpu".

[INF:CP0303] rtl/lm32_dcache.v:80: Compile module "work@lm32_dcache".

[INF:CP0303] rtl/lm32_debug.v:69: Compile module "work@lm32_debug".

[INF:CP0303] rtl/lm32_decoder.v:113: Compile module "work@lm32_decoder".

[INF:CP0303] rtl/lm32_dp_ram.v:37: Compile module "work@lm32_dp_ram".

[INF:CP0303] rtl/lm32_dtlb.v:53: Compile module "work@lm32_dtlb".

[INF:CP0303] rtl/lm32_icache.v:86: Compile module "work@lm32_icache".

[INF:CP0303] rtl/lm32_instruction_unit.v:77: Compile module "work@lm32_instruction_unit".

[INF:CP0303] rtl/lm32_interrupt.v:56: Compile module "work@lm32_interrupt".

[INF:CP0303] rtl/lm32_itlb.v:55: Compile module "work@lm32_itlb".

[INF:CP0303] rtl/lm32_load_store_unit.v:69: Compile module "work@lm32_load_store_unit".

[INF:CP0303] rtl/lm32_logic_op.v:56: Compile module "work@lm32_logic_op".

[INF:CP0303] rtl/lm32_mc_arithmetic.v:64: Compile module "work@lm32_mc_arithmetic".

[INF:CP0303] rtl/lm32_multiplier.v:56: Compile module "work@lm32_multiplier".

[INF:CP0303] rtl/lm32_ram.v:61: Compile module "work@lm32_ram".

[INF:CP0303] rtl/lm32_shifter.v:56: Compile module "work@lm32_shifter".

[INF:CP0303] rtl/lm32_top.v:56: Compile module "work@lm32_top".

[INF:CP0303] sim/tb_lm32_system.v:34: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[INF:CP0335] rtl/lm32_icache.v:230: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.memories[0]".

[INF:CP0335] rtl/lm32_icache.v:288: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.match[0]".

[INF:CP0335] rtl/lm32_icache.v:301: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.inst_1".

[INF:CP0335] rtl/lm32_icache.v:313: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk1".

[INF:CP0335] rtl/lm32_icache.v:329: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk2".

[INF:CP0335] rtl/lm32_icache.v:340: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.we_1".

[INF:CP0335] rtl/lm32_icache.v:483: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk3".

[INF:CP0335] rtl/lm32_dcache.v:219: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0]".

[INF:CP0335] rtl/lm32_dcache.v:222: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories".

[INF:CP0335] rtl/lm32_dcache.v:248: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories.byte_memories[0]".

[INF:CP0335] rtl/lm32_dcache.v:248: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories.byte_memories[1]".

[INF:CP0335] rtl/lm32_dcache.v:248: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories.byte_memories[2]".

[INF:CP0335] rtl/lm32_dcache.v:248: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories.byte_memories[3]".

[INF:CP0335] rtl/lm32_dcache.v:306: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.match[0]".

[INF:CP0335] rtl/lm32_dcache.v:314: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.data_1".

[INF:CP0335] rtl/lm32_dcache.v:325: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk1".

[INF:CP0335] rtl/lm32_dcache.v:356: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk2".

[INF:CP0335] rtl/lm32_dcache.v:374: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk3".

[INF:CP0335] rtl/lm32_dcache.v:389: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.we_1".

[INF:CP0335] rtl/lm32_dcache.v:506: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk4".

[INF:CP0335] rtl/lm32_interrupt.v:178: Compile generate block "work@testbench.lm32.cpu.interrupt_unit.genblk1".

[INF:CP0335] rtl/lm32_interrupt.v:229: Compile generate block "work@testbench.lm32.cpu.interrupt_unit.genblk2".

[INF:CP0335] rtl/lm32_debug.v:192: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[0]".

[INF:CP0335] rtl/lm32_debug.v:192: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[1]".

[INF:CP0335] rtl/lm32_debug.v:192: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[2]".

[INF:CP0335] rtl/lm32_debug.v:192: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[3]".

[INF:CP0335] rtl/lm32_debug.v:199: Compile generate block "work@testbench.lm32.cpu.hw_debug.genblk1".

[INF:CP0335] rtl/lm32_debug.v:213: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[0]".

[INF:CP0335] rtl/lm32_debug.v:213: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[1]".

[INF:CP0335] rtl/lm32_debug.v:213: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[2]".

[INF:CP0335] rtl/lm32_debug.v:213: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[3]".

[INF:CP0335] rtl/lm32_debug.v:219: Compile generate block "work@testbench.lm32.cpu.hw_debug.genblk2".

[INF:CP0335] rtl/lm32_debug.v:242: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[0]".

[INF:CP0335] rtl/lm32_debug.v:242: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[1]".

[INF:CP0335] rtl/lm32_debug.v:242: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[2]".

[INF:CP0335] rtl/lm32_debug.v:242: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[3]".

[INF:CP0335] rtl/lm32_debug.v:265: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[0]".

[INF:CP0335] rtl/lm32_debug.v:265: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[1]".

[INF:CP0335] rtl/lm32_debug.v:265: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[2]".

[INF:CP0335] rtl/lm32_debug.v:265: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[3]".

[NTE:EL0503] rtl/lm32_dp_ram.v:37: Top level module "work@lm32_dp_ram".

[NTE:EL0503] sim/tb_lm32_system.v:34: Top level module "work@testbench".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 9.

[NTE:EL0510] Nb instances: 31.

[NTE:EL0511] Nb leaf instances: 14.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/tests/YosysBigSimLm32/slpp_unit//surelog.uhdm...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 20
[   NOTE] : 7

