--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml rippling_led.twx rippling_led.ncd -o rippling_led.twr
rippling_led.pcf -ucf rippling_led.ucf

Design file:              rippling_led.ncd
Physical constraint file: rippling_led.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1816 paths analyzed, 126 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.775ns.
--------------------------------------------------------------------------------

Paths for end point led5 (SLICE_X42Y90.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_8 (FF)
  Destination:          led5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_8 to led5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.XQ      Tcko                  0.591   counter<8>
                                                       counter_8
    SLICE_X23Y83.F1      net (fanout=2)        1.101   counter<8>
    SLICE_X23Y83.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<0>
                                                       counter_cmp_eq0000_wg_cy<0>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X42Y90.CE      net (fanout=24)       3.012   counter_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led5_OBUF
                                                       led5
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (2.662ns logic, 4.113ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          led5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.580ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_4 to led5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.XQ      Tcko                  0.591   counter<4>
                                                       counter_4
    SLICE_X23Y84.G4      net (fanout=2)        1.185   counter<4>
    SLICE_X23Y84.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<3>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X42Y90.CE      net (fanout=24)       3.012   counter_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led5_OBUF
                                                       led5
    -------------------------------------------------  ---------------------------
    Total                                      6.580ns (2.383ns logic, 4.197ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          led5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.522ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to led5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.YQ      Tcko                  0.587   counter<0>
                                                       counter_1
    SLICE_X23Y86.F3      net (fanout=2)        1.206   counter<1>
    SLICE_X23Y86.COUT    Topcyf                1.162   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<6>
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X42Y90.CE      net (fanout=24)       3.012   counter_cmp_eq0000
    SLICE_X42Y90.CLK     Tceck                 0.555   led5_OBUF
                                                       led5
    -------------------------------------------------  ---------------------------
    Total                                      6.522ns (2.304ns logic, 4.218ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point led2 (SLICE_X44Y91.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_8 (FF)
  Destination:          led2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.743ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_8 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.XQ      Tcko                  0.591   counter<8>
                                                       counter_8
    SLICE_X23Y83.F1      net (fanout=2)        1.101   counter<8>
    SLICE_X23Y83.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<0>
                                                       counter_cmp_eq0000_wg_cy<0>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X44Y91.CE      net (fanout=24)       2.980   counter_cmp_eq0000
    SLICE_X44Y91.CLK     Tceck                 0.555   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      6.743ns (2.662ns logic, 4.081ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          led2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.548ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_4 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.XQ      Tcko                  0.591   counter<4>
                                                       counter_4
    SLICE_X23Y84.G4      net (fanout=2)        1.185   counter<4>
    SLICE_X23Y84.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<3>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X44Y91.CE      net (fanout=24)       2.980   counter_cmp_eq0000
    SLICE_X44Y91.CLK     Tceck                 0.555   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      6.548ns (2.383ns logic, 4.165ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          led2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.YQ      Tcko                  0.587   counter<0>
                                                       counter_1
    SLICE_X23Y86.F3      net (fanout=2)        1.206   counter<1>
    SLICE_X23Y86.COUT    Topcyf                1.162   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<6>
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X44Y91.CE      net (fanout=24)       2.980   counter_cmp_eq0000
    SLICE_X44Y91.CLK     Tceck                 0.555   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      6.490ns (2.304ns logic, 4.186ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point counter_4 (SLICE_X25Y78.SR), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_8 (FF)
  Destination:          counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.230ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_8 to counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.XQ      Tcko                  0.591   counter<8>
                                                       counter_8
    SLICE_X23Y83.F1      net (fanout=2)        1.101   counter<8>
    SLICE_X23Y83.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<0>
                                                       counter_cmp_eq0000_wg_cy<0>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X23Y84.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X25Y78.SR      net (fanout=24)       2.112   counter_cmp_eq0000
    SLICE_X25Y78.CLK     Tsrck                 0.910   counter<4>
                                                       counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (3.017ns logic, 3.213ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_4 to counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y78.XQ      Tcko                  0.591   counter<4>
                                                       counter_4
    SLICE_X23Y84.G4      net (fanout=2)        1.185   counter<4>
    SLICE_X23Y84.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<3>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X23Y85.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X23Y86.COUT    Tbyp                  0.118   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X25Y78.SR      net (fanout=24)       2.112   counter_cmp_eq0000
    SLICE_X25Y78.CLK     Tsrck                 0.910   counter<4>
                                                       counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (2.738ns logic, 3.297ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_1 to counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.YQ      Tcko                  0.587   counter<0>
                                                       counter_1
    SLICE_X23Y86.F3      net (fanout=2)        1.206   counter<1>
    SLICE_X23Y86.COUT    Topcyf                1.162   counter_cmp_eq0000
                                                       counter_cmp_eq0000_wg_lut<6>
                                                       counter_cmp_eq0000_wg_cy<6>
                                                       counter_cmp_eq0000_wg_cy<7>
    SLICE_X25Y78.SR      net (fanout=24)       2.112   counter_cmp_eq0000
    SLICE_X25Y78.CLK     Tsrck                 0.910   counter<4>
                                                       counter_4
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (2.659ns logic, 3.318ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led1 (SLICE_X45Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.992ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led0 (FF)
  Destination:          led1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.035 - 0.042)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led0 to led1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y91.YQ      Tcko                  0.470   led0_OBUF
                                                       led0
    SLICE_X45Y91.BY      net (fanout=2)        0.380   led0_OBUF
    SLICE_X45Y91.CLK     Tckdi       (-Th)    -0.135   led1_OBUF
                                                       led1
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.605ns logic, 0.380ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point led2 (SLICE_X44Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led1 (FF)
  Destination:          led2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.042ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led1 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y91.YQ      Tcko                  0.470   led1_OBUF
                                                       led1
    SLICE_X44Y91.BY      net (fanout=2)        0.420   led1_OBUF
    SLICE_X44Y91.CLK     Tckdi       (-Th)    -0.152   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      1.042ns (0.622ns logic, 0.420ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point led4 (SLICE_X43Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led3 (FF)
  Destination:          led4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.054ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.016 - 0.015)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led3 to led4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y88.YQ      Tcko                  0.522   led3_OBUF
                                                       led3
    SLICE_X43Y90.BY      net (fanout=2)        0.397   led3_OBUF
    SLICE_X43Y90.CLK     Tckdi       (-Th)    -0.135   led4_OBUF
                                                       led4
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.657ns logic, 0.397ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: led2_OBUF/CLK
  Logical resource: led2/CK
  Location pin: SLICE_X44Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: led2_OBUF/CLK
  Logical resource: led2/CK
  Location pin: SLICE_X44Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: led2_OBUF/CLK
  Logical resource: led2/CK
  Location pin: SLICE_X44Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.775|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1816 paths, 0 nets, and 139 connections

Design statistics:
   Minimum period:   6.775ns{1}   (Maximum frequency: 147.601MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 27 14:43:48 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



