// Seed: 2625433923
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_8 = -1;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output tri0 id_2
    , id_8,
    input supply1 id_3,
    output wor id_4,
    input wand id_5,
    input supply0 id_6
);
  wire  id_9 = id_5;
  logic id_10;
  assign id_8 = id_6;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_10
  );
  parameter id_11 = 1;
endmodule
