INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 25 10:24:22 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 c_LSQ_y/storeQ/allocatedEntries_5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            c_LSQ_y/storeQ/checkBits_13_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 0.892ns (16.271%)  route 4.590ns (83.729%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3661, unset)         0.672     0.672    c_LSQ_y/storeQ/clk
                         FDRE                                         r  c_LSQ_y/storeQ/allocatedEntries_5_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  c_LSQ_y/storeQ/allocatedEntries_5_reg/Q
                         net (fo=2, unplaced)         0.543     1.424    c_LSQ_y/storeQ/allocatedEntries_5
                         LUT4 (Prop_lut4_I1_O)        0.153     1.577 r  c_LSQ_y/storeQ/checkBits_7_i_15/O
                         net (fo=1, unplaced)         0.340     1.917    c_LSQ_y/storeQ/checkBits_7_i_15_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     1.970 f  c_LSQ_y/storeQ/checkBits_7_i_8__0/O
                         net (fo=1, unplaced)         0.521     2.491    c_LSQ_y/storeQ/checkBits_7_i_8__0_n_0
                         LUT4 (Prop_lut4_I1_O)        0.053     2.544 f  c_LSQ_y/storeQ/checkBits_7_i_3__0/O
                         net (fo=36, unplaced)        0.414     2.958    c_LSQ_y/storeQ/allocatedEntries_3_reg_0
                         LUT6 (Prop_lut6_I3_O)        0.053     3.011 f  c_LSQ_y/storeQ/tail[3]_i_6/O
                         net (fo=1, unplaced)         0.340     3.351    c_LSQ_y/loadQ/tail_reg[3]_1
                         LUT6 (Prop_lut6_I4_O)        0.053     3.404 r  c_LSQ_y/loadQ/tail[3]_i_3/O
                         net (fo=3, unplaced)         0.358     3.762    c_LSQ_y/loadQ/tail[3]_i_3_n_0
                         LUT3 (Prop_lut3_I0_O)        0.053     3.815 r  c_LSQ_y/loadQ/cnt[4]_i_4__1/O
                         net (fo=162, unplaced)       0.452     4.267    c_LSQ_y/loadQ/validArray_reg[0]
                         LUT2 (Prop_lut2_I1_O)        0.053     4.320 f  c_LSQ_y/loadQ/offsetQ_14[1]_i_1/O
                         net (fo=31, unplaced)        0.410     4.730    c_LSQ_y/storeQ/offsetQ_14_reg[3]_1[1]
                         LUT6 (Prop_lut6_I5_O)        0.053     4.783 r  c_LSQ_y/storeQ/checkBits_13_i_6__0/O
                         net (fo=2, unplaced)         0.532     5.315    c_LSQ_y/loadQ/checkBits_13_i_3__0
                         LUT6 (Prop_lut6_I1_O)        0.053     5.368 r  c_LSQ_y/loadQ/checkBits_13_i_9__0/O
                         net (fo=1, unplaced)         0.340     5.708    c_LSQ_y/storeQ/checkBits_13_reg_1
                         LUT6 (Prop_lut6_I5_O)        0.053     5.761 r  c_LSQ_y/storeQ/checkBits_13_i_3__0/O
                         net (fo=1, unplaced)         0.340     6.101    c_LSQ_y/storeQ/checkBits_13_i_3__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.053     6.154 r  c_LSQ_y/storeQ/checkBits_13_i_1__0/O
                         net (fo=1, unplaced)         0.000     6.154    c_LSQ_y/storeQ/checkBits_13_i_1__0_n_0
                         FDRE                                         r  c_LSQ_y/storeQ/checkBits_13_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=3661, unset)         0.638     5.638    c_LSQ_y/storeQ/clk
                         FDRE                                         r  c_LSQ_y/storeQ/checkBits_13_reg/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
                         FDRE (Setup_fdre_C_D)       -0.009     5.594    c_LSQ_y/storeQ/checkBits_13_reg
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                 -0.560    




report_timing: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3161.938 ; gain = 0.000
