<?xml version="1.0" encoding="UTF-8"?>
<module id="IMX" HW_revision="1" XML_version="1" description="DaVinci - iMX Control Registers">
	<register id="EMU" acronym="EMU" offset="0" width="32" description="iMX EMU Register">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="1" description="\hSoft Bit\nUsed in conjunction with FREE bit to determine the emulation mode of iMX.\nWhen FREE bit is cleared, SOFT bit selects the mode" range="-" rwaccess="RW">
			<bitenum id="WHAT" value="0" token="WHAT" description="???"/>
			<bitenum id="STOP" value="1" token="STOP" description="iMX stops when the current command completes (fixed)"/>
		</bitfield>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="\hFree Bit\nUsed in conjunction with SOFT bit to determine the emulation mode of iMX.\nWhen FREE bit is cleared, SOFT bit selects the mode" range="-" rwaccess="RW">
			<bitenum id="SOFT" value="0" token="SOFT" description="SOFT bit selects the emulation mode."/>
			<bitenum id="FREE" value="1" token="FREE" description="iMX runs free regardless of SOFT bit status."/>
		</bitfield>
	</register>
	<register id="START" acronym="START" offset="4" width="32" description="iMX Start Register">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ADDR" width="16" begin="15" end="0" resetval="0" description="Writing to this register starts IMX execution from this address in cmdmem" range="-" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="INTR_EN" acronym="INTR_EN" offset="8" width="32" description="iMX INTR Enable Register">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="INTREN" width="1" begin="0" end="0" resetval="0" description="iMX Interrupt Enable" range="-" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable interrupt"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable interrupt"/>
		</bitfield>
	</register>
	<register id="BUSY" acronym="BUSY" offset="12" width="32" description="iMX Busy Register">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="BUSY" width="1" begin="0" end="0" resetval="0" description="iMX Idle/Busy Status" range="-" rwaccess="R">
			<bitenum id="IDLE" value="0" token="IDLE" description="iMX idle"/>
			<bitenum id="BUSY" value="1" token="BUSY" description="iMX busy"/>
		</bitfield>
	</register>
	<register id="CMDPTR" acronym="CMDPTR" offset="16" width="32" description="iMX Command Pointer Register">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="CMDPTR" width="16" begin="15" end="0" resetval="0" description="\hiMX Command Pointer \nWhile in execution or after completion/abortion, shows command pointer value to indicate execution progress" range="-" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="ABORT" acronym="ABORT" offset="20" width="32" description="iMX Abort Register">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="-" description="Reserved" range="-" rwaccess="">
         
      </bitfield>
		<bitfield id="ABORT" width="1" begin="0" end="0" resetval="0" description="\hiMX Abort \nWriting 1 to this field aborts iMX execution. \nBefore iMX can be restarted, 0 must be written to this field. \nWriting 1 while iMX is already idle has no effect." range="-" rwaccess="RW">
         
      </bitfield>
	</register>
</module>
