

================================================================
== Vivado HLS Report for 'write_back'
================================================================
* Date:           Thu Mar 31 15:01:53 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Conv1d
* Solution:       solution1_base
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2410|     2411| 24.100 us | 24.110 us |  2410|  2411|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2408|     2408|        10|          1|          1|  2400|    yes   |
        |- Loop 2  |     2408|     2408|        11|          2|          1|  1200|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11
  * Pipeline-1: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 2
  Pipeline-0 : II = 2, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
  Pipeline-1 : II = 1, D = 10, States = { 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 14 
2 --> 3 
3 --> 4 
4 --> 13 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 
14 --> 24 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 14 
24 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.47>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pool_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %pool)"   --->   Operation 25 'read' 'pool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ch_out_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ch_out)"   --->   Operation 26 'read' 'ch_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size)"   --->   Operation 27 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p)"   --->   Operation 28 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)"   --->   Operation 29 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %out_V_offset)"   --->   Operation 30 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [4 x i8]* @p_str11, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.96ns)   --->   "%icmp_ln61 = icmp eq i32 %pool_read, 0" [Conv1d/conv1d.cpp:61]   --->   Operation 32 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %.preheader535.preheader, label %.preheader534.preheader" [Conv1d/conv1d.cpp:61]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_read, i32 31)" [Conv1d/conv1d.cpp:80]   --->   Operation 34 'bitselect' 'tmp_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.89ns)   --->   "%sub_ln80 = sub i32 0, %p_read" [Conv1d/conv1d.cpp:80]   --->   Operation 35 'sub' 'sub_ln80' <Predicate = (!icmp_ln61)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln80_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln80, i32 1, i32 31)" [Conv1d/conv1d.cpp:80]   --->   Operation 36 'partselect' 'lshr_ln80_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i31 %lshr_ln80_1 to i32" [Conv1d/conv1d.cpp:80]   --->   Operation 37 'zext' 'zext_ln80' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.87ns)   --->   "%sub_ln80_1 = sub i32 0, %zext_ln80" [Conv1d/conv1d.cpp:80]   --->   Operation 38 'sub' 'sub_ln80_1' <Predicate = (!icmp_ln61)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln80_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_read, i32 1, i32 31)" [Conv1d/conv1d.cpp:80]   --->   Operation 39 'partselect' 'lshr_ln80_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i31 %lshr_ln80_2 to i32" [Conv1d/conv1d.cpp:80]   --->   Operation 40 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%select_ln80 = select i1 %tmp_1, i32 %sub_ln80_1, i32 %zext_ln80_1" [Conv1d/conv1d.cpp:80]   --->   Operation 41 'select' 'select_ln80' <Predicate = (!icmp_ln61)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %size_read, i32 31)" [Conv1d/conv1d.cpp:80]   --->   Operation 42 'bitselect' 'tmp_3' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.89ns)   --->   "%sub_ln80_2 = sub i32 0, %size_read" [Conv1d/conv1d.cpp:80]   --->   Operation 43 'sub' 'sub_ln80_2' <Predicate = (!icmp_ln61)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln80_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln80_2, i32 1, i32 31)" [Conv1d/conv1d.cpp:80]   --->   Operation 44 'partselect' 'lshr_ln80_4' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i31 %lshr_ln80_4 to i32" [Conv1d/conv1d.cpp:80]   --->   Operation 45 'zext' 'zext_ln80_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.87ns)   --->   "%sub_ln80_3 = sub i32 0, %zext_ln80_2" [Conv1d/conv1d.cpp:80]   --->   Operation 46 'sub' 'sub_ln80_3' <Predicate = (!icmp_ln61)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln80_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %size_read, i32 1, i32 31)" [Conv1d/conv1d.cpp:80]   --->   Operation 47 'partselect' 'lshr_ln80_5' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln80_3 = zext i31 %lshr_ln80_5 to i32" [Conv1d/conv1d.cpp:80]   --->   Operation 48 'zext' 'zext_ln80_3' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.70ns)   --->   "%select_ln80_1 = select i1 %tmp_3, i32 %sub_ln80_3, i32 %zext_ln80_3" [Conv1d/conv1d.cpp:80]   --->   Operation 49 'select' 'select_ln80_1' <Predicate = (!icmp_ln61)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i31 %out_V_offset_read to i34" [Conv1d/conv1d.cpp:73]   --->   Operation 50 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "br label %.preheader" [Conv1d/conv1d.cpp:73]   --->   Operation 51 'br' <Predicate = (!icmp_ln61)> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i31 %out_V_offset_read to i34" [Conv1d/conv1d.cpp:62]   --->   Operation 52 'zext' 'zext_ln62_2' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.46ns)   --->   "br label %.preheader535" [Conv1d/conv1d.cpp:62]   --->   Operation 53 'br' <Predicate = (icmp_ln61)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ 0, %.preheader534.preheader ], [ %add_ln73, %hls_label_4_end ]" [Conv1d/conv1d.cpp:73]   --->   Operation 54 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%mm1_0 = phi i5 [ 0, %.preheader534.preheader ], [ %select_ln73_2, %hls_label_4_end ]" [Conv1d/conv1d.cpp:73]   --->   Operation 55 'phi' 'mm1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%pp2_0 = phi i7 [ 0, %.preheader534.preheader ], [ %pp, %hls_label_4_end ]"   --->   Operation 56 'phi' 'pp2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %mm1_0 to i32" [Conv1d/conv1d.cpp:73]   --->   Operation 57 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.89ns)   --->   "%add_ln80 = add nsw i32 %zext_ln73, %m_read" [Conv1d/conv1d.cpp:80]   --->   Operation 58 'add' 'add_ln80' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.88ns)   --->   "%icmp_ln73 = icmp eq i11 %indvar_flatten6, -848" [Conv1d/conv1d.cpp:73]   --->   Operation 59 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.06ns)   --->   "%icmp_ln74 = icmp eq i7 %pp2_0, -53" [Conv1d/conv1d.cpp:74]   --->   Operation 60 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln73)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.80ns)   --->   "%select_ln73 = select i1 %icmp_ln74, i7 0, i7 %pp2_0" [Conv1d/conv1d.cpp:73]   --->   Operation 61 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %select_ln73, i1 false)" [Conv1d/conv1d.cpp:76]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i8 %shl_ln to i64" [Conv1d/conv1d.cpp:76]   --->   Operation 63 'zext' 'zext_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%buff_out_0_V_addr = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 64 'getelementptr' 'buff_out_0_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (2.77ns)   --->   "%buff_out_0_V_load = load i16* %buff_out_0_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 65 'load' 'buff_out_0_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%buff_out_1_V_addr = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 66 'getelementptr' 'buff_out_1_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (2.77ns)   --->   "%buff_out_1_V_load = load i16* %buff_out_1_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 67 'load' 'buff_out_1_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%buff_out_2_V_addr = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 68 'getelementptr' 'buff_out_2_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (2.77ns)   --->   "%buff_out_2_V_load = load i16* %buff_out_2_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 69 'load' 'buff_out_2_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%buff_out_3_V_addr = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 70 'getelementptr' 'buff_out_3_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (2.77ns)   --->   "%buff_out_3_V_load = load i16* %buff_out_3_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 71 'load' 'buff_out_3_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%buff_out_4_V_addr = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 72 'getelementptr' 'buff_out_4_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (2.77ns)   --->   "%buff_out_4_V_load = load i16* %buff_out_4_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 73 'load' 'buff_out_4_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%buff_out_5_V_addr = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 74 'getelementptr' 'buff_out_5_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (2.77ns)   --->   "%buff_out_5_V_load = load i16* %buff_out_5_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 75 'load' 'buff_out_5_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%buff_out_6_V_addr = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 76 'getelementptr' 'buff_out_6_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.77ns)   --->   "%buff_out_6_V_load = load i16* %buff_out_6_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 77 'load' 'buff_out_6_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%buff_out_7_V_addr = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 78 'getelementptr' 'buff_out_7_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (2.77ns)   --->   "%buff_out_7_V_load = load i16* %buff_out_7_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 79 'load' 'buff_out_7_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%buff_out_8_V_addr = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 80 'getelementptr' 'buff_out_8_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (2.77ns)   --->   "%buff_out_8_V_load = load i16* %buff_out_8_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 81 'load' 'buff_out_8_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%buff_out_9_V_addr = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 82 'getelementptr' 'buff_out_9_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (2.77ns)   --->   "%buff_out_9_V_load = load i16* %buff_out_9_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 83 'load' 'buff_out_9_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%buff_out_10_V_addr = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 84 'getelementptr' 'buff_out_10_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (2.77ns)   --->   "%buff_out_10_V_load = load i16* %buff_out_10_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 85 'load' 'buff_out_10_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%buff_out_11_V_addr = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 86 'getelementptr' 'buff_out_11_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (2.77ns)   --->   "%buff_out_11_V_load = load i16* %buff_out_11_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 87 'load' 'buff_out_11_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%buff_out_12_V_addr = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 88 'getelementptr' 'buff_out_12_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (2.77ns)   --->   "%buff_out_12_V_load = load i16* %buff_out_12_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 89 'load' 'buff_out_12_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%buff_out_13_V_addr = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 90 'getelementptr' 'buff_out_13_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (2.77ns)   --->   "%buff_out_13_V_load = load i16* %buff_out_13_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 91 'load' 'buff_out_13_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%buff_out_14_V_addr = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 92 'getelementptr' 'buff_out_14_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (2.77ns)   --->   "%buff_out_14_V_load = load i16* %buff_out_14_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 93 'load' 'buff_out_14_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%buff_out_15_V_addr = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln76" [Conv1d/conv1d.cpp:76]   --->   Operation 94 'getelementptr' 'buff_out_15_V_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (2.77ns)   --->   "%buff_out_15_V_load = load i16* %buff_out_15_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 95 'load' 'buff_out_15_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln77 = or i8 %shl_ln, 1" [Conv1d/conv1d.cpp:77]   --->   Operation 96 'or' 'or_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %or_ln77 to i64" [Conv1d/conv1d.cpp:77]   --->   Operation 97 'zext' 'zext_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%buff_out_0_V_addr_1 = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 98 'getelementptr' 'buff_out_0_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (2.77ns)   --->   "%buff_out_0_V_load_1 = load i16* %buff_out_0_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 99 'load' 'buff_out_0_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%buff_out_1_V_addr_1 = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 100 'getelementptr' 'buff_out_1_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (2.77ns)   --->   "%buff_out_1_V_load_1 = load i16* %buff_out_1_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 101 'load' 'buff_out_1_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%buff_out_2_V_addr_1 = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 102 'getelementptr' 'buff_out_2_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (2.77ns)   --->   "%buff_out_2_V_load_1 = load i16* %buff_out_2_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 103 'load' 'buff_out_2_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%buff_out_3_V_addr_1 = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 104 'getelementptr' 'buff_out_3_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (2.77ns)   --->   "%buff_out_3_V_load_1 = load i16* %buff_out_3_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 105 'load' 'buff_out_3_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%buff_out_4_V_addr_1 = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 106 'getelementptr' 'buff_out_4_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (2.77ns)   --->   "%buff_out_4_V_load_1 = load i16* %buff_out_4_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 107 'load' 'buff_out_4_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%buff_out_5_V_addr_1 = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 108 'getelementptr' 'buff_out_5_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.77ns)   --->   "%buff_out_5_V_load_1 = load i16* %buff_out_5_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 109 'load' 'buff_out_5_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%buff_out_6_V_addr_1 = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 110 'getelementptr' 'buff_out_6_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.77ns)   --->   "%buff_out_6_V_load_1 = load i16* %buff_out_6_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 111 'load' 'buff_out_6_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%buff_out_7_V_addr_1 = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 112 'getelementptr' 'buff_out_7_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (2.77ns)   --->   "%buff_out_7_V_load_1 = load i16* %buff_out_7_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 113 'load' 'buff_out_7_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%buff_out_8_V_addr_1 = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 114 'getelementptr' 'buff_out_8_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (2.77ns)   --->   "%buff_out_8_V_load_1 = load i16* %buff_out_8_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 115 'load' 'buff_out_8_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%buff_out_9_V_addr_1 = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 116 'getelementptr' 'buff_out_9_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (2.77ns)   --->   "%buff_out_9_V_load_1 = load i16* %buff_out_9_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 117 'load' 'buff_out_9_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%buff_out_10_V_addr_1 = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 118 'getelementptr' 'buff_out_10_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (2.77ns)   --->   "%buff_out_10_V_load_1 = load i16* %buff_out_10_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 119 'load' 'buff_out_10_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%buff_out_11_V_addr_1 = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 120 'getelementptr' 'buff_out_11_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (2.77ns)   --->   "%buff_out_11_V_load_1 = load i16* %buff_out_11_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 121 'load' 'buff_out_11_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%buff_out_12_V_addr_1 = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 122 'getelementptr' 'buff_out_12_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.77ns)   --->   "%buff_out_12_V_load_1 = load i16* %buff_out_12_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 123 'load' 'buff_out_12_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%buff_out_13_V_addr_1 = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 124 'getelementptr' 'buff_out_13_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.77ns)   --->   "%buff_out_13_V_load_1 = load i16* %buff_out_13_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 125 'load' 'buff_out_13_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%buff_out_14_V_addr_1 = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 126 'getelementptr' 'buff_out_14_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (2.77ns)   --->   "%buff_out_14_V_load_1 = load i16* %buff_out_14_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 127 'load' 'buff_out_14_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%buff_out_15_V_addr_1 = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln77" [Conv1d/conv1d.cpp:77]   --->   Operation 128 'getelementptr' 'buff_out_15_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (2.77ns)   --->   "%buff_out_15_V_load_1 = load i16* %buff_out_15_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 129 'load' 'buff_out_15_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 130 [1/1] (7.05ns)   --->   "%mul_ln81 = mul nsw i32 %add_ln80, %size_read" [Conv1d/conv1d.cpp:81]   --->   Operation 130 'mul' 'mul_ln81' <Predicate = (!icmp_ln74)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln81, i32 31)" [Conv1d/conv1d.cpp:81]   --->   Operation 131 'bitselect' 'tmp_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%lshr_ln81_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %mul_ln81, i32 1, i32 31)" [Conv1d/conv1d.cpp:81]   --->   Operation 132 'partselect' 'lshr_ln81_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.96ns)   --->   "%icmp_ln80 = icmp slt i32 %add_ln80, %ch_out_read" [Conv1d/conv1d.cpp:80]   --->   Operation 133 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln74)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (1.48ns)   --->   "%add_ln73 = add i11 %indvar_flatten6, 1" [Conv1d/conv1d.cpp:73]   --->   Operation 134 'add' 'add_ln73' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (1.02ns)   --->   "%add_ln73_1 = add i5 1, %mm1_0" [Conv1d/conv1d.cpp:73]   --->   Operation 135 'add' 'add_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i5 %add_ln73_1 to i32" [Conv1d/conv1d.cpp:73]   --->   Operation 136 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.89ns)   --->   "%add_ln80_2 = add nsw i32 %m_read, %zext_ln73_1" [Conv1d/conv1d.cpp:80]   --->   Operation 137 'add' 'add_ln80_2' <Predicate = (!icmp_ln73)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.97ns)   --->   "%select_ln73_2 = select i1 %icmp_ln74, i5 %add_ln73_1, i5 %mm1_0" [Conv1d/conv1d.cpp:73]   --->   Operation 138 'select' 'select_ln73_2' <Predicate = (!icmp_ln73)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i5 %select_ln73_2 to i4" [Conv1d/conv1d.cpp:73]   --->   Operation 139 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.96ns)   --->   "%icmp_ln80_1 = icmp slt i32 %add_ln80_2, %ch_out_read" [Conv1d/conv1d.cpp:80]   --->   Operation 140 'icmp' 'icmp_ln80_1' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [Conv1d/conv1d.cpp:74]   --->   Operation 141 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 142 [1/2] (2.77ns)   --->   "%buff_out_0_V_load = load i16* %buff_out_0_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 142 'load' 'buff_out_0_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 143 [1/2] (2.77ns)   --->   "%buff_out_1_V_load = load i16* %buff_out_1_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 143 'load' 'buff_out_1_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 144 [1/2] (2.77ns)   --->   "%buff_out_2_V_load = load i16* %buff_out_2_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 144 'load' 'buff_out_2_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 145 [1/2] (2.77ns)   --->   "%buff_out_3_V_load = load i16* %buff_out_3_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 145 'load' 'buff_out_3_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 146 [1/2] (2.77ns)   --->   "%buff_out_4_V_load = load i16* %buff_out_4_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 146 'load' 'buff_out_4_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 147 [1/2] (2.77ns)   --->   "%buff_out_5_V_load = load i16* %buff_out_5_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 147 'load' 'buff_out_5_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 148 [1/2] (2.77ns)   --->   "%buff_out_6_V_load = load i16* %buff_out_6_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 148 'load' 'buff_out_6_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 149 [1/2] (2.77ns)   --->   "%buff_out_7_V_load = load i16* %buff_out_7_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 149 'load' 'buff_out_7_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 150 [1/2] (2.77ns)   --->   "%buff_out_8_V_load = load i16* %buff_out_8_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 150 'load' 'buff_out_8_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 151 [1/2] (2.77ns)   --->   "%buff_out_9_V_load = load i16* %buff_out_9_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 151 'load' 'buff_out_9_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 152 [1/2] (2.77ns)   --->   "%buff_out_10_V_load = load i16* %buff_out_10_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 152 'load' 'buff_out_10_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 153 [1/2] (2.77ns)   --->   "%buff_out_11_V_load = load i16* %buff_out_11_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 153 'load' 'buff_out_11_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 154 [1/2] (2.77ns)   --->   "%buff_out_12_V_load = load i16* %buff_out_12_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 154 'load' 'buff_out_12_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 155 [1/2] (2.77ns)   --->   "%buff_out_13_V_load = load i16* %buff_out_13_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 155 'load' 'buff_out_13_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 156 [1/2] (2.77ns)   --->   "%buff_out_14_V_load = load i16* %buff_out_14_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 156 'load' 'buff_out_14_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 157 [1/2] (2.77ns)   --->   "%buff_out_15_V_load = load i16* %buff_out_15_V_addr, align 2" [Conv1d/conv1d.cpp:76]   --->   Operation 157 'load' 'buff_out_15_V_load' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 158 [1/1] (1.67ns)   --->   "%tmp1_V = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %buff_out_0_V_load, i16 %buff_out_1_V_load, i16 %buff_out_2_V_load, i16 %buff_out_3_V_load, i16 %buff_out_4_V_load, i16 %buff_out_5_V_load, i16 %buff_out_6_V_load, i16 %buff_out_7_V_load, i16 %buff_out_8_V_load, i16 %buff_out_9_V_load, i16 %buff_out_10_V_load, i16 %buff_out_11_V_load, i16 %buff_out_12_V_load, i16 %buff_out_13_V_load, i16 %buff_out_14_V_load, i16 %buff_out_15_V_load, i4 %trunc_ln73)" [Conv1d/conv1d.cpp:76]   --->   Operation 158 'mux' 'tmp1_V' <Predicate = (!icmp_ln73)> <Delay = 1.67> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/2] (2.77ns)   --->   "%buff_out_0_V_load_1 = load i16* %buff_out_0_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 159 'load' 'buff_out_0_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 160 [1/2] (2.77ns)   --->   "%buff_out_1_V_load_1 = load i16* %buff_out_1_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 160 'load' 'buff_out_1_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 161 [1/2] (2.77ns)   --->   "%buff_out_2_V_load_1 = load i16* %buff_out_2_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 161 'load' 'buff_out_2_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 162 [1/2] (2.77ns)   --->   "%buff_out_3_V_load_1 = load i16* %buff_out_3_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 162 'load' 'buff_out_3_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 163 [1/2] (2.77ns)   --->   "%buff_out_4_V_load_1 = load i16* %buff_out_4_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 163 'load' 'buff_out_4_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 164 [1/2] (2.77ns)   --->   "%buff_out_5_V_load_1 = load i16* %buff_out_5_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 164 'load' 'buff_out_5_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 165 [1/2] (2.77ns)   --->   "%buff_out_6_V_load_1 = load i16* %buff_out_6_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 165 'load' 'buff_out_6_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 166 [1/2] (2.77ns)   --->   "%buff_out_7_V_load_1 = load i16* %buff_out_7_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 166 'load' 'buff_out_7_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 167 [1/2] (2.77ns)   --->   "%buff_out_8_V_load_1 = load i16* %buff_out_8_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 167 'load' 'buff_out_8_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 168 [1/2] (2.77ns)   --->   "%buff_out_9_V_load_1 = load i16* %buff_out_9_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 168 'load' 'buff_out_9_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 169 [1/2] (2.77ns)   --->   "%buff_out_10_V_load_1 = load i16* %buff_out_10_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 169 'load' 'buff_out_10_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 170 [1/2] (2.77ns)   --->   "%buff_out_11_V_load_1 = load i16* %buff_out_11_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 170 'load' 'buff_out_11_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 171 [1/2] (2.77ns)   --->   "%buff_out_12_V_load_1 = load i16* %buff_out_12_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 171 'load' 'buff_out_12_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 172 [1/2] (2.77ns)   --->   "%buff_out_13_V_load_1 = load i16* %buff_out_13_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 172 'load' 'buff_out_13_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 173 [1/2] (2.77ns)   --->   "%buff_out_14_V_load_1 = load i16* %buff_out_14_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 173 'load' 'buff_out_14_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 174 [1/2] (2.77ns)   --->   "%buff_out_15_V_load_1 = load i16* %buff_out_15_V_addr_1, align 2" [Conv1d/conv1d.cpp:77]   --->   Operation 174 'load' 'buff_out_15_V_load_1' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_3 : Operation 175 [1/1] (1.67ns)   --->   "%tmp2_V = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %buff_out_0_V_load_1, i16 %buff_out_1_V_load_1, i16 %buff_out_2_V_load_1, i16 %buff_out_3_V_load_1, i16 %buff_out_4_V_load_1, i16 %buff_out_5_V_load_1, i16 %buff_out_6_V_load_1, i16 %buff_out_7_V_load_1, i16 %buff_out_8_V_load_1, i16 %buff_out_9_V_load_1, i16 %buff_out_10_V_load_1, i16 %buff_out_11_V_load_1, i16 %buff_out_12_V_load_1, i16 %buff_out_13_V_load_1, i16 %buff_out_14_V_load_1, i16 %buff_out_15_V_load_1, i4 %trunc_ln73)" [Conv1d/conv1d.cpp:77]   --->   Operation 175 'mux' 'tmp2_V' <Predicate = (!icmp_ln73)> <Delay = 1.67> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (2.13ns)   --->   "%icmp_ln1494 = icmp sgt i16 %tmp1_V, %tmp2_V" [Conv1d/conv1d.cpp:78]   --->   Operation 176 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln73)> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.44ns)   --->   "%select_ln78 = select i1 %icmp_ln1494, i8 %shl_ln, i8 %or_ln77" [Conv1d/conv1d.cpp:78]   --->   Operation 177 'select' 'select_ln78' <Predicate = (!icmp_ln73)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)" [Conv1d/conv1d.cpp:82]   --->   Operation 178 'specregionend' 'empty_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.31ns)   --->   "%pp = add i7 %select_ln73, 1" [Conv1d/conv1d.cpp:74]   --->   Operation 179 'add' 'pp' <Predicate = (!icmp_ln73)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader" [Conv1d/conv1d.cpp:74]   --->   Operation 180 'br' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 181 [1/1] (1.89ns)   --->   "%sub_ln81 = sub i32 0, %mul_ln81" [Conv1d/conv1d.cpp:81]   --->   Operation 181 'sub' 'sub_ln81' <Predicate = (tmp_4 & !icmp_ln74)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%lshr_ln81_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln81, i32 1, i32 31)" [Conv1d/conv1d.cpp:81]   --->   Operation 182 'partselect' 'lshr_ln81_1' <Predicate = (tmp_4 & !icmp_ln74)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i31 %lshr_ln81_1 to i32" [Conv1d/conv1d.cpp:81]   --->   Operation 183 'zext' 'zext_ln81' <Predicate = (tmp_4 & !icmp_ln74)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (1.87ns)   --->   "%sub_ln81_1 = sub i32 0, %zext_ln81" [Conv1d/conv1d.cpp:81]   --->   Operation 184 'sub' 'sub_ln81_1' <Predicate = (tmp_4 & !icmp_ln74)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i31 %lshr_ln81_2 to i32" [Conv1d/conv1d.cpp:81]   --->   Operation 185 'zext' 'zext_ln81_1' <Predicate = (!tmp_4 & !icmp_ln74)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.70ns)   --->   "%select_ln81 = select i1 %tmp_4, i32 %sub_ln81_1, i32 %zext_ln81_1" [Conv1d/conv1d.cpp:81]   --->   Operation 186 'select' 'select_ln81' <Predicate = (!icmp_ln74)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.80ns)   --->   "%xor_ln80 = xor i1 %icmp_ln80, true" [Conv1d/conv1d.cpp:80]   --->   Operation 187 'xor' 'xor_ln80' <Predicate = (!icmp_ln74)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %.loopexit.loopexit, label %hls_label_4_begin" [Conv1d/conv1d.cpp:73]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (7.05ns)   --->   "%mul_ln81_1 = mul nsw i32 %size_read, %add_ln80_2" [Conv1d/conv1d.cpp:81]   --->   Operation 189 'mul' 'mul_ln81_1' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln81_1, i32 31)" [Conv1d/conv1d.cpp:81]   --->   Operation 190 'bitselect' 'tmp_5' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (1.89ns)   --->   "%sub_ln81_2 = sub i32 0, %mul_ln81_1" [Conv1d/conv1d.cpp:81]   --->   Operation 191 'sub' 'sub_ln81_2' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%lshr_ln81_1_mid1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln81_2, i32 1, i32 31)" [Conv1d/conv1d.cpp:81]   --->   Operation 192 'partselect' 'lshr_ln81_1_mid1' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i31 %lshr_ln81_1_mid1 to i32" [Conv1d/conv1d.cpp:81]   --->   Operation 193 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (1.87ns)   --->   "%sub_ln81_3 = sub i32 0, %zext_ln81_2" [Conv1d/conv1d.cpp:81]   --->   Operation 194 'sub' 'sub_ln81_3' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_1)   --->   "%lshr_ln81_2_mid1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %mul_ln81_1, i32 1, i32 31)" [Conv1d/conv1d.cpp:81]   --->   Operation 195 'partselect' 'lshr_ln81_2_mid1' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_1)   --->   "%zext_ln81_3 = zext i31 %lshr_ln81_2_mid1 to i32" [Conv1d/conv1d.cpp:81]   --->   Operation 196 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln73_1)   --->   "%select_ln81_1 = select i1 %tmp_5, i32 %sub_ln81_3, i32 %zext_ln81_3" [Conv1d/conv1d.cpp:81]   --->   Operation 197 'select' 'select_ln81_1' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln73_1 = select i1 %icmp_ln74, i32 %select_ln81_1, i32 %select_ln81" [Conv1d/conv1d.cpp:73]   --->   Operation 198 'select' 'select_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i32 %select_ln73_1 to i33" [Conv1d/conv1d.cpp:73]   --->   Operation 199 'sext' 'sext_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln80)   --->   "%xor_ln80_1 = xor i1 %icmp_ln80_1, true" [Conv1d/conv1d.cpp:80]   --->   Operation 200 'xor' 'xor_ln80_1' <Predicate = (!icmp_ln73 & icmp_ln74)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln80)   --->   "%select_ln73_3 = select i1 %icmp_ln74, i1 %xor_ln80_1, i1 %xor_ln80" [Conv1d/conv1d.cpp:73]   --->   Operation 201 'select' 'select_ln73_3' <Predicate = (!icmp_ln73)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i7 %select_ln73 to i32" [Conv1d/conv1d.cpp:74]   --->   Operation 202 'zext' 'zext_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %select_ln78 to i64" [Conv1d/conv1d.cpp:78]   --->   Operation 203 'zext' 'zext_ln78' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%buff_out_0_V_addr_2 = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 204 'getelementptr' 'buff_out_0_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 205 [2/2] (2.77ns)   --->   "%buff_out_0_V_load_2 = load i16* %buff_out_0_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 205 'load' 'buff_out_0_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%buff_out_1_V_addr_2 = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 206 'getelementptr' 'buff_out_1_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 207 [2/2] (2.77ns)   --->   "%buff_out_1_V_load_2 = load i16* %buff_out_1_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 207 'load' 'buff_out_1_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%buff_out_2_V_addr_2 = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 208 'getelementptr' 'buff_out_2_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 209 [2/2] (2.77ns)   --->   "%buff_out_2_V_load_2 = load i16* %buff_out_2_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 209 'load' 'buff_out_2_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%buff_out_3_V_addr_2 = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 210 'getelementptr' 'buff_out_3_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 211 [2/2] (2.77ns)   --->   "%buff_out_3_V_load_2 = load i16* %buff_out_3_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 211 'load' 'buff_out_3_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%buff_out_4_V_addr_2 = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 212 'getelementptr' 'buff_out_4_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 213 [2/2] (2.77ns)   --->   "%buff_out_4_V_load_2 = load i16* %buff_out_4_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 213 'load' 'buff_out_4_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%buff_out_5_V_addr_2 = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 214 'getelementptr' 'buff_out_5_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 215 [2/2] (2.77ns)   --->   "%buff_out_5_V_load_2 = load i16* %buff_out_5_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 215 'load' 'buff_out_5_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%buff_out_6_V_addr_2 = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 216 'getelementptr' 'buff_out_6_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 217 [2/2] (2.77ns)   --->   "%buff_out_6_V_load_2 = load i16* %buff_out_6_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 217 'load' 'buff_out_6_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%buff_out_7_V_addr_2 = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 218 'getelementptr' 'buff_out_7_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 219 [2/2] (2.77ns)   --->   "%buff_out_7_V_load_2 = load i16* %buff_out_7_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 219 'load' 'buff_out_7_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%buff_out_8_V_addr_2 = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 220 'getelementptr' 'buff_out_8_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 221 [2/2] (2.77ns)   --->   "%buff_out_8_V_load_2 = load i16* %buff_out_8_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 221 'load' 'buff_out_8_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%buff_out_9_V_addr_2 = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 222 'getelementptr' 'buff_out_9_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 223 [2/2] (2.77ns)   --->   "%buff_out_9_V_load_2 = load i16* %buff_out_9_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 223 'load' 'buff_out_9_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%buff_out_10_V_addr_2 = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 224 'getelementptr' 'buff_out_10_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 225 [2/2] (2.77ns)   --->   "%buff_out_10_V_load_2 = load i16* %buff_out_10_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 225 'load' 'buff_out_10_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%buff_out_11_V_addr_2 = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 226 'getelementptr' 'buff_out_11_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 227 [2/2] (2.77ns)   --->   "%buff_out_11_V_load_2 = load i16* %buff_out_11_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 227 'load' 'buff_out_11_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%buff_out_12_V_addr_2 = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 228 'getelementptr' 'buff_out_12_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 229 [2/2] (2.77ns)   --->   "%buff_out_12_V_load_2 = load i16* %buff_out_12_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 229 'load' 'buff_out_12_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%buff_out_13_V_addr_2 = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 230 'getelementptr' 'buff_out_13_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 231 [2/2] (2.77ns)   --->   "%buff_out_13_V_load_2 = load i16* %buff_out_13_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 231 'load' 'buff_out_13_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%buff_out_14_V_addr_2 = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 232 'getelementptr' 'buff_out_14_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 233 [2/2] (2.77ns)   --->   "%buff_out_14_V_load_2 = load i16* %buff_out_14_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 233 'load' 'buff_out_14_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%buff_out_15_V_addr_2 = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln78" [Conv1d/conv1d.cpp:78]   --->   Operation 234 'getelementptr' 'buff_out_15_V_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 235 [2/2] (2.77ns)   --->   "%buff_out_15_V_load_2 = load i16* %buff_out_15_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 235 'load' 'buff_out_15_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_5 : Operation 236 [1/1] (1.89ns)   --->   "%add_ln80_1 = add nsw i32 %select_ln80, %zext_ln74" [Conv1d/conv1d.cpp:80]   --->   Operation 236 'add' 'add_ln80_1' <Predicate = (!icmp_ln73)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (1.96ns)   --->   "%icmp_ln80_2 = icmp slt i32 %add_ln80_1, %select_ln80_1" [Conv1d/conv1d.cpp:80]   --->   Operation 237 'icmp' 'icmp_ln80_2' <Predicate = (!icmp_ln73)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln80)   --->   "%xor_ln80_2 = xor i1 %icmp_ln80_2, true" [Conv1d/conv1d.cpp:80]   --->   Operation 238 'xor' 'xor_ln80_2' <Predicate = (!icmp_ln73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln80 = or i1 %xor_ln80_2, %select_ln73_3" [Conv1d/conv1d.cpp:80]   --->   Operation 239 'or' 'or_ln80' <Predicate = (!icmp_ln73)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "br i1 %or_ln80, label %hls_label_4_end, label %1" [Conv1d/conv1d.cpp:80]   --->   Operation 240 'br' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i32 %add_ln80_1 to i33" [Conv1d/conv1d.cpp:81]   --->   Operation 241 'sext' 'sext_ln81' <Predicate = (!icmp_ln73 & !or_ln80)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (1.89ns)   --->   "%add_ln81 = add i33 %sext_ln73, %sext_ln81" [Conv1d/conv1d.cpp:81]   --->   Operation 242 'add' 'add_ln81' <Predicate = (!icmp_ln73 & !or_ln80)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i33 %add_ln81 to i34" [Conv1d/conv1d.cpp:81]   --->   Operation 243 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln73 & !or_ln80)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.92ns)   --->   "%add_ln203_1 = add i34 %zext_ln73_2, %sext_ln203_2" [Conv1d/conv1d.cpp:81]   --->   Operation 244 'add' 'add_ln203_1' <Predicate = (!icmp_ln73 & !or_ln80)> <Delay = 1.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln203_3 = sext i34 %add_ln203_1 to i64" [Conv1d/conv1d.cpp:81]   --->   Operation 245 'sext' 'sext_ln203_3' <Predicate = (!icmp_ln73 & !or_ln80)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%out_V_addr_1 = getelementptr i16* %out_V, i64 %sext_ln203_3" [Conv1d/conv1d.cpp:81]   --->   Operation 246 'getelementptr' 'out_V_addr_1' <Predicate = (!icmp_ln73 & !or_ln80)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 247 [1/2] (2.77ns)   --->   "%buff_out_0_V_load_2 = load i16* %buff_out_0_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 247 'load' 'buff_out_0_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 248 [1/2] (2.77ns)   --->   "%buff_out_1_V_load_2 = load i16* %buff_out_1_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 248 'load' 'buff_out_1_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 249 [1/2] (2.77ns)   --->   "%buff_out_2_V_load_2 = load i16* %buff_out_2_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 249 'load' 'buff_out_2_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 250 [1/2] (2.77ns)   --->   "%buff_out_3_V_load_2 = load i16* %buff_out_3_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 250 'load' 'buff_out_3_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 251 [1/2] (2.77ns)   --->   "%buff_out_4_V_load_2 = load i16* %buff_out_4_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 251 'load' 'buff_out_4_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 252 [1/2] (2.77ns)   --->   "%buff_out_5_V_load_2 = load i16* %buff_out_5_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 252 'load' 'buff_out_5_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 253 [1/2] (2.77ns)   --->   "%buff_out_6_V_load_2 = load i16* %buff_out_6_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 253 'load' 'buff_out_6_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 254 [1/2] (2.77ns)   --->   "%buff_out_7_V_load_2 = load i16* %buff_out_7_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 254 'load' 'buff_out_7_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 255 [1/2] (2.77ns)   --->   "%buff_out_8_V_load_2 = load i16* %buff_out_8_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 255 'load' 'buff_out_8_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 256 [1/2] (2.77ns)   --->   "%buff_out_9_V_load_2 = load i16* %buff_out_9_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 256 'load' 'buff_out_9_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 257 [1/2] (2.77ns)   --->   "%buff_out_10_V_load_2 = load i16* %buff_out_10_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 257 'load' 'buff_out_10_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 258 [1/2] (2.77ns)   --->   "%buff_out_11_V_load_2 = load i16* %buff_out_11_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 258 'load' 'buff_out_11_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 259 [1/2] (2.77ns)   --->   "%buff_out_12_V_load_2 = load i16* %buff_out_12_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 259 'load' 'buff_out_12_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 260 [1/2] (2.77ns)   --->   "%buff_out_13_V_load_2 = load i16* %buff_out_13_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 260 'load' 'buff_out_13_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 261 [1/2] (2.77ns)   --->   "%buff_out_14_V_load_2 = load i16* %buff_out_14_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 261 'load' 'buff_out_14_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 262 [1/2] (2.77ns)   --->   "%buff_out_15_V_load_2 = load i16* %buff_out_15_V_addr_2, align 2" [Conv1d/conv1d.cpp:78]   --->   Operation 262 'load' 'buff_out_15_V_load_2' <Predicate = (!icmp_ln73)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_6 : Operation 263 [1/1] (1.67ns)   --->   "%max_val2_V_2 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %buff_out_0_V_load_2, i16 %buff_out_1_V_load_2, i16 %buff_out_2_V_load_2, i16 %buff_out_3_V_load_2, i16 %buff_out_4_V_load_2, i16 %buff_out_5_V_load_2, i16 %buff_out_6_V_load_2, i16 %buff_out_7_V_load_2, i16 %buff_out_8_V_load_2, i16 %buff_out_9_V_load_2, i16 %buff_out_10_V_load_2, i16 %buff_out_11_V_load_2, i16 %buff_out_12_V_load_2, i16 %buff_out_13_V_load_2, i16 %buff_out_14_V_load_2, i16 %buff_out_15_V_load_2, i4 %trunc_ln73)" [Conv1d/conv1d.cpp:78]   --->   Operation 263 'mux' 'max_val2_V_2' <Predicate = (!icmp_ln73)> <Delay = 1.67> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i16 %max_val2_V_2 to i15" [Conv1d/conv1d.cpp:79]   --->   Operation 264 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (2.13ns)   --->   "%icmp_ln1494_1 = icmp sgt i16 %max_val2_V_2, 0" [Conv1d/conv1d.cpp:79]   --->   Operation 265 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln73)> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.60ns)   --->   "%max_val2_V = select i1 %icmp_ln1494_1, i15 %trunc_ln79, i15 0" [Conv1d/conv1d.cpp:79]   --->   Operation 266 'select' 'max_val2_V' <Predicate = (!icmp_ln73)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (8.75ns)   --->   "%out_V_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %out_V_addr_1, i32 1)" [Conv1d/conv1d.cpp:81]   --->   Operation 267 'writereq' 'out_V_addr_1_req' <Predicate = (!or_ln80)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1200, i64 1200, i64 1200)"   --->   Operation 268 'speclooptripcount' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:75]   --->   Operation 269 'specpipeline' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i15 %max_val2_V to i16" [Conv1d/conv1d.cpp:79]   --->   Operation 270 'zext' 'zext_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %out_V_addr_1, i16 %zext_ln79, i2 -1)" [Conv1d/conv1d.cpp:81]   --->   Operation 271 'write' <Predicate = (!or_ln80)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 272 [5/5] (8.75ns)   --->   "%out_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr_1)" [Conv1d/conv1d.cpp:81]   --->   Operation 272 'writeresp' 'out_V_addr_1_resp' <Predicate = (!or_ln80)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 273 [4/5] (8.75ns)   --->   "%out_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr_1)" [Conv1d/conv1d.cpp:81]   --->   Operation 273 'writeresp' 'out_V_addr_1_resp' <Predicate = (!or_ln80)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 274 [3/5] (8.75ns)   --->   "%out_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr_1)" [Conv1d/conv1d.cpp:81]   --->   Operation 274 'writeresp' 'out_V_addr_1_resp' <Predicate = (!or_ln80)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 275 [2/5] (8.75ns)   --->   "%out_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr_1)" [Conv1d/conv1d.cpp:81]   --->   Operation 275 'writeresp' 'out_V_addr_1_resp' <Predicate = (!or_ln80)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 276 [1/5] (8.75ns)   --->   "%out_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr_1)" [Conv1d/conv1d.cpp:81]   --->   Operation 276 'writeresp' 'out_V_addr_1_resp' <Predicate = (!or_ln80)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [Conv1d/conv1d.cpp:81]   --->   Operation 277 'br' <Predicate = (!or_ln80)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 278 'br' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "ret void" [Conv1d/conv1d.cpp:84]   --->   Operation 279 'ret' <Predicate = true> <Delay = 0.00>

State 14 <SV = 1> <Delay = 4.88>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ %add_ln62, %hls_label_3_end ], [ 0, %.preheader535.preheader ]" [Conv1d/conv1d.cpp:62]   --->   Operation 280 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%mm_0 = phi i5 [ %select_ln62_3, %hls_label_3_end ], [ 0, %.preheader535.preheader ]" [Conv1d/conv1d.cpp:62]   --->   Operation 281 'phi' 'mm_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%pp_0 = phi i8 [ %pp_1, %hls_label_3_end ], [ 0, %.preheader535.preheader ]"   --->   Operation 282 'phi' 'pp_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %mm_0 to i32" [Conv1d/conv1d.cpp:62]   --->   Operation 283 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (1.89ns)   --->   "%add_ln66 = add nsw i32 %zext_ln62, %m_read" [Conv1d/conv1d.cpp:66]   --->   Operation 284 'add' 'add_ln66' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (1.96ns)   --->   "%icmp_ln66 = icmp slt i32 %add_ln66, %ch_out_read" [Conv1d/conv1d.cpp:66]   --->   Operation 285 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (0.80ns)   --->   "%xor_ln66 = xor i1 %icmp_ln66, true" [Conv1d/conv1d.cpp:66]   --->   Operation 286 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [1/1] (1.82ns)   --->   "%icmp_ln62 = icmp eq i12 %indvar_flatten, -1696" [Conv1d/conv1d.cpp:62]   --->   Operation 287 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [1/1] (1.54ns)   --->   "%add_ln62 = add i12 %indvar_flatten, 1" [Conv1d/conv1d.cpp:62]   --->   Operation 288 'add' 'add_ln62' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.loopexit.loopexit18, label %hls_label_3_begin" [Conv1d/conv1d.cpp:62]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (1.31ns)   --->   "%icmp_ln63 = icmp eq i8 %pp_0, -106" [Conv1d/conv1d.cpp:63]   --->   Operation 290 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (0.44ns)   --->   "%select_ln62 = select i1 %icmp_ln63, i8 0, i8 %pp_0" [Conv1d/conv1d.cpp:62]   --->   Operation 291 'select' 'select_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 292 [1/1] (1.02ns)   --->   "%add_ln62_1 = add i5 1, %mm_0" [Conv1d/conv1d.cpp:62]   --->   Operation 292 'add' 'add_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %add_ln62_1 to i32" [Conv1d/conv1d.cpp:62]   --->   Operation 293 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (1.89ns)   --->   "%add_ln66_2 = add nsw i32 %m_read, %zext_ln62_1" [Conv1d/conv1d.cpp:66]   --->   Operation 294 'add' 'add_ln66_2' <Predicate = (!icmp_ln62)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [1/1] (0.70ns)   --->   "%select_ln62_1 = select i1 %icmp_ln63, i32 %add_ln66_2, i32 %add_ln66" [Conv1d/conv1d.cpp:62]   --->   Operation 295 'select' 'select_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (1.96ns)   --->   "%icmp_ln66_1 = icmp slt i32 %add_ln66_2, %ch_out_read" [Conv1d/conv1d.cpp:66]   --->   Operation 296 'icmp' 'icmp_ln66_1' <Predicate = (!icmp_ln62)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [1/1] (0.97ns)   --->   "%select_ln62_3 = select i1 %icmp_ln63, i5 %add_ln62_1, i5 %mm_0" [Conv1d/conv1d.cpp:62]   --->   Operation 297 'select' 'select_ln62_3' <Predicate = (!icmp_ln62)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i5 %select_ln62_3 to i4" [Conv1d/conv1d.cpp:62]   --->   Operation 298 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [Conv1d/conv1d.cpp:63]   --->   Operation 299 'specregionbegin' 'tmp' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [Conv1d/conv1d.cpp:70]   --->   Operation 300 'specregionend' 'empty' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (1.30ns)   --->   "%pp_1 = add i8 %select_ln62, 1" [Conv1d/conv1d.cpp:63]   --->   Operation 301 'add' 'pp_1' <Predicate = (!icmp_ln62)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "br label %.preheader535" [Conv1d/conv1d.cpp:63]   --->   Operation 302 'br' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 15 <SV = 2> <Delay = 7.05>
ST_15 : Operation 303 [1/1] (7.05ns)   --->   "%mul_ln62 = mul i32 %size_read, %select_ln62_1" [Conv1d/conv1d.cpp:62]   --->   Operation 303 'mul' 'mul_ln62' <Predicate = (!icmp_ln62)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 3> <Delay = 5.71>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2400, i64 2400, i64 2400)"   --->   Operation 304 'speclooptripcount' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i32 %mul_ln62 to i33" [Conv1d/conv1d.cpp:62]   --->   Operation 305 'sext' 'sext_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_16 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln66_1 = xor i1 %icmp_ln66_1, true" [Conv1d/conv1d.cpp:66]   --->   Operation 306 'xor' 'xor_ln66_1' <Predicate = (!icmp_ln62 & icmp_ln63)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%select_ln62_2 = select i1 %icmp_ln63, i1 %xor_ln66_1, i1 %xor_ln66" [Conv1d/conv1d.cpp:62]   --->   Operation 307 'select' 'select_ln62_2' <Predicate = (!icmp_ln62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i8 %select_ln62 to i32" [Conv1d/conv1d.cpp:63]   --->   Operation 308 'zext' 'zext_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:64]   --->   Operation 309 'specpipeline' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (1.89ns)   --->   "%add_ln66_1 = add nsw i32 %p_read, %zext_ln63" [Conv1d/conv1d.cpp:66]   --->   Operation 310 'add' 'add_ln66_1' <Predicate = (!icmp_ln62)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [1/1] (1.96ns)   --->   "%icmp_ln66_2 = icmp slt i32 %add_ln66_1, %size_read" [Conv1d/conv1d.cpp:66]   --->   Operation 311 'icmp' 'icmp_ln66_2' <Predicate = (!icmp_ln62)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln66_2 = xor i1 %icmp_ln66_2, true" [Conv1d/conv1d.cpp:66]   --->   Operation 312 'xor' 'xor_ln66_2' <Predicate = (!icmp_ln62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 313 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln66 = or i1 %xor_ln66_2, %select_ln62_2" [Conv1d/conv1d.cpp:66]   --->   Operation 313 'or' 'or_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "br i1 %or_ln66, label %hls_label_3_end, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i" [Conv1d/conv1d.cpp:66]   --->   Operation 314 'br' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i8 %select_ln62 to i64" [Conv1d/conv1d.cpp:67]   --->   Operation 315 'zext' 'zext_ln67' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%buff_out_0_V_addr_3 = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 316 'getelementptr' 'buff_out_0_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 317 [2/2] (2.77ns)   --->   "%buff_out_0_V_load_3 = load i16* %buff_out_0_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 317 'load' 'buff_out_0_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%buff_out_1_V_addr_3 = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 318 'getelementptr' 'buff_out_1_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 319 [2/2] (2.77ns)   --->   "%buff_out_1_V_load_3 = load i16* %buff_out_1_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 319 'load' 'buff_out_1_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%buff_out_2_V_addr_3 = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 320 'getelementptr' 'buff_out_2_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 321 [2/2] (2.77ns)   --->   "%buff_out_2_V_load_3 = load i16* %buff_out_2_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 321 'load' 'buff_out_2_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%buff_out_3_V_addr_3 = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 322 'getelementptr' 'buff_out_3_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 323 [2/2] (2.77ns)   --->   "%buff_out_3_V_load_3 = load i16* %buff_out_3_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 323 'load' 'buff_out_3_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%buff_out_4_V_addr_3 = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 324 'getelementptr' 'buff_out_4_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 325 [2/2] (2.77ns)   --->   "%buff_out_4_V_load_3 = load i16* %buff_out_4_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 325 'load' 'buff_out_4_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%buff_out_5_V_addr_3 = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 326 'getelementptr' 'buff_out_5_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 327 [2/2] (2.77ns)   --->   "%buff_out_5_V_load_3 = load i16* %buff_out_5_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 327 'load' 'buff_out_5_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%buff_out_6_V_addr_3 = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 328 'getelementptr' 'buff_out_6_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 329 [2/2] (2.77ns)   --->   "%buff_out_6_V_load_3 = load i16* %buff_out_6_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 329 'load' 'buff_out_6_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%buff_out_7_V_addr_3 = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 330 'getelementptr' 'buff_out_7_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 331 [2/2] (2.77ns)   --->   "%buff_out_7_V_load_3 = load i16* %buff_out_7_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 331 'load' 'buff_out_7_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%buff_out_8_V_addr_3 = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 332 'getelementptr' 'buff_out_8_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 333 [2/2] (2.77ns)   --->   "%buff_out_8_V_load_3 = load i16* %buff_out_8_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 333 'load' 'buff_out_8_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%buff_out_9_V_addr_3 = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 334 'getelementptr' 'buff_out_9_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 335 [2/2] (2.77ns)   --->   "%buff_out_9_V_load_3 = load i16* %buff_out_9_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 335 'load' 'buff_out_9_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%buff_out_10_V_addr_3 = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 336 'getelementptr' 'buff_out_10_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 337 [2/2] (2.77ns)   --->   "%buff_out_10_V_load_3 = load i16* %buff_out_10_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 337 'load' 'buff_out_10_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 338 [1/1] (0.00ns)   --->   "%buff_out_11_V_addr_3 = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 338 'getelementptr' 'buff_out_11_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 339 [2/2] (2.77ns)   --->   "%buff_out_11_V_load_3 = load i16* %buff_out_11_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 339 'load' 'buff_out_11_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "%buff_out_12_V_addr_3 = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 340 'getelementptr' 'buff_out_12_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 341 [2/2] (2.77ns)   --->   "%buff_out_12_V_load_3 = load i16* %buff_out_12_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 341 'load' 'buff_out_12_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 342 [1/1] (0.00ns)   --->   "%buff_out_13_V_addr_3 = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 342 'getelementptr' 'buff_out_13_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 343 [2/2] (2.77ns)   --->   "%buff_out_13_V_load_3 = load i16* %buff_out_13_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 343 'load' 'buff_out_13_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%buff_out_14_V_addr_3 = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 344 'getelementptr' 'buff_out_14_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 345 [2/2] (2.77ns)   --->   "%buff_out_14_V_load_3 = load i16* %buff_out_14_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 345 'load' 'buff_out_14_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%buff_out_15_V_addr_3 = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln67" [Conv1d/conv1d.cpp:67]   --->   Operation 346 'getelementptr' 'buff_out_15_V_addr_3' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 347 [2/2] (2.77ns)   --->   "%buff_out_15_V_load_3 = load i16* %buff_out_15_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 347 'load' 'buff_out_15_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_16 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i32 %add_ln66_1 to i33" [Conv1d/conv1d.cpp:68]   --->   Operation 348 'sext' 'sext_ln68' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 349 [1/1] (1.89ns)   --->   "%add_ln68 = add i33 %sext_ln62, %sext_ln68" [Conv1d/conv1d.cpp:68]   --->   Operation 349 'add' 'add_ln68' <Predicate = (!or_ln66)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i33 %add_ln68 to i34" [Conv1d/conv1d.cpp:68]   --->   Operation 350 'sext' 'sext_ln203' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 351 [1/1] (1.92ns)   --->   "%add_ln203 = add i34 %zext_ln62_2, %sext_ln203" [Conv1d/conv1d.cpp:68]   --->   Operation 351 'add' 'add_ln203' <Predicate = (!or_ln66)> <Delay = 1.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i34 %add_ln203 to i64" [Conv1d/conv1d.cpp:68]   --->   Operation 352 'sext' 'sext_ln203_1' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr i16* %out_V, i64 %sext_ln203_1" [Conv1d/conv1d.cpp:68]   --->   Operation 353 'getelementptr' 'out_V_addr' <Predicate = (!or_ln66)> <Delay = 0.00>

State 17 <SV = 4> <Delay = 8.75>
ST_17 : Operation 354 [1/2] (2.77ns)   --->   "%buff_out_0_V_load_3 = load i16* %buff_out_0_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 354 'load' 'buff_out_0_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 355 [1/2] (2.77ns)   --->   "%buff_out_1_V_load_3 = load i16* %buff_out_1_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 355 'load' 'buff_out_1_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 356 [1/2] (2.77ns)   --->   "%buff_out_2_V_load_3 = load i16* %buff_out_2_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 356 'load' 'buff_out_2_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 357 [1/2] (2.77ns)   --->   "%buff_out_3_V_load_3 = load i16* %buff_out_3_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 357 'load' 'buff_out_3_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 358 [1/2] (2.77ns)   --->   "%buff_out_4_V_load_3 = load i16* %buff_out_4_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 358 'load' 'buff_out_4_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 359 [1/2] (2.77ns)   --->   "%buff_out_5_V_load_3 = load i16* %buff_out_5_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 359 'load' 'buff_out_5_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 360 [1/2] (2.77ns)   --->   "%buff_out_6_V_load_3 = load i16* %buff_out_6_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 360 'load' 'buff_out_6_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 361 [1/2] (2.77ns)   --->   "%buff_out_7_V_load_3 = load i16* %buff_out_7_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 361 'load' 'buff_out_7_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 362 [1/2] (2.77ns)   --->   "%buff_out_8_V_load_3 = load i16* %buff_out_8_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 362 'load' 'buff_out_8_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 363 [1/2] (2.77ns)   --->   "%buff_out_9_V_load_3 = load i16* %buff_out_9_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 363 'load' 'buff_out_9_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 364 [1/2] (2.77ns)   --->   "%buff_out_10_V_load_3 = load i16* %buff_out_10_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 364 'load' 'buff_out_10_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 365 [1/2] (2.77ns)   --->   "%buff_out_11_V_load_3 = load i16* %buff_out_11_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 365 'load' 'buff_out_11_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 366 [1/2] (2.77ns)   --->   "%buff_out_12_V_load_3 = load i16* %buff_out_12_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 366 'load' 'buff_out_12_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 367 [1/2] (2.77ns)   --->   "%buff_out_13_V_load_3 = load i16* %buff_out_13_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 367 'load' 'buff_out_13_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 368 [1/2] (2.77ns)   --->   "%buff_out_14_V_load_3 = load i16* %buff_out_14_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 368 'load' 'buff_out_14_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 369 [1/2] (2.77ns)   --->   "%buff_out_15_V_load_3 = load i16* %buff_out_15_V_addr_3, align 2" [Conv1d/conv1d.cpp:67]   --->   Operation 369 'load' 'buff_out_15_V_load_3' <Predicate = (!or_ln66)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 150> <RAM>
ST_17 : Operation 370 [1/1] (1.67ns)   --->   "%tmp_V = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %buff_out_0_V_load_3, i16 %buff_out_1_V_load_3, i16 %buff_out_2_V_load_3, i16 %buff_out_3_V_load_3, i16 %buff_out_4_V_load_3, i16 %buff_out_5_V_load_3, i16 %buff_out_6_V_load_3, i16 %buff_out_7_V_load_3, i16 %buff_out_8_V_load_3, i16 %buff_out_9_V_load_3, i16 %buff_out_10_V_load_3, i16 %buff_out_11_V_load_3, i16 %buff_out_12_V_load_3, i16 %buff_out_13_V_load_3, i16 %buff_out_14_V_load_3, i16 %buff_out_15_V_load_3, i4 %trunc_ln62)" [Conv1d/conv1d.cpp:67]   --->   Operation 370 'mux' 'tmp_V' <Predicate = (!or_ln66)> <Delay = 1.67> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i16 %tmp_V to i15" [Conv1d/conv1d.cpp:67]   --->   Operation 371 'trunc' 'trunc_ln67' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_17 : Operation 372 [1/1] (2.13ns)   --->   "%icmp_ln1494_2 = icmp sgt i16 %tmp_V, 0" [Conv1d/conv1d.cpp:67]   --->   Operation 372 'icmp' 'icmp_ln1494_2' <Predicate = (!or_ln66)> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 373 [1/1] (0.60ns)   --->   "%select_ln67 = select i1 %icmp_ln1494_2, i15 %trunc_ln67, i15 0" [Conv1d/conv1d.cpp:67]   --->   Operation 373 'select' 'select_ln67' <Predicate = (!or_ln66)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 374 [1/1] (8.75ns)   --->   "%out_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %out_V_addr, i32 1)" [Conv1d/conv1d.cpp:68]   --->   Operation 374 'writereq' 'out_V_addr_req' <Predicate = (!or_ln66)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 5> <Delay = 8.75>
ST_18 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i15 %select_ln67 to i16" [Conv1d/conv1d.cpp:67]   --->   Operation 375 'zext' 'zext_ln67_1' <Predicate = (!or_ln66)> <Delay = 0.00>
ST_18 : Operation 376 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %out_V_addr, i16 %zext_ln67_1, i2 -1)" [Conv1d/conv1d.cpp:68]   --->   Operation 376 'write' <Predicate = (!or_ln66)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 6> <Delay = 8.75>
ST_19 : Operation 377 [5/5] (8.75ns)   --->   "%out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)" [Conv1d/conv1d.cpp:68]   --->   Operation 377 'writeresp' 'out_V_addr_resp' <Predicate = (!or_ln66)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 7> <Delay = 8.75>
ST_20 : Operation 378 [4/5] (8.75ns)   --->   "%out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)" [Conv1d/conv1d.cpp:68]   --->   Operation 378 'writeresp' 'out_V_addr_resp' <Predicate = (!or_ln66)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 8> <Delay = 8.75>
ST_21 : Operation 379 [3/5] (8.75ns)   --->   "%out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)" [Conv1d/conv1d.cpp:68]   --->   Operation 379 'writeresp' 'out_V_addr_resp' <Predicate = (!or_ln66)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 9> <Delay = 8.75>
ST_22 : Operation 380 [2/5] (8.75ns)   --->   "%out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)" [Conv1d/conv1d.cpp:68]   --->   Operation 380 'writeresp' 'out_V_addr_resp' <Predicate = (!or_ln66)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 10> <Delay = 8.75>
ST_23 : Operation 381 [1/5] (8.75ns)   --->   "%out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)" [Conv1d/conv1d.cpp:68]   --->   Operation 381 'writeresp' 'out_V_addr_resp' <Predicate = (!or_ln66)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 382 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [Conv1d/conv1d.cpp:69]   --->   Operation 382 'br' <Predicate = (!or_ln66)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.00>
ST_24 : Operation 383 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 383 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.47ns
The critical path consists of the following:
	wire read on port 'size' [26]  (0 ns)
	'sub' operation ('sub_ln80_2', Conv1d/conv1d.cpp:80) [43]  (1.9 ns)
	'sub' operation ('sub_ln80_3', Conv1d/conv1d.cpp:80) [46]  (1.87 ns)
	'select' operation ('select_ln80_1', Conv1d/conv1d.cpp:80) [49]  (0.705 ns)

 <State 2>: 4.64ns
The critical path consists of the following:
	'phi' operation ('pp') with incoming values : ('pp', Conv1d/conv1d.cpp:74) [55]  (0 ns)
	'icmp' operation ('icmp_ln74', Conv1d/conv1d.cpp:74) [74]  (1.06 ns)
	'select' operation ('select_ln73', Conv1d/conv1d.cpp:73) [75]  (0.808 ns)
	'getelementptr' operation ('buff_out_0_V_addr', Conv1d/conv1d.cpp:76) [100]  (0 ns)
	'load' operation ('buff_out_0_V_load', Conv1d/conv1d.cpp:76) on array 'buff_out_0_V' [101]  (2.77 ns)

 <State 3>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln81', Conv1d/conv1d.cpp:81) [58]  (7.05 ns)

 <State 4>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln81_1', Conv1d/conv1d.cpp:81) [79]  (7.05 ns)

 <State 5>: 8.29ns
The critical path consists of the following:
	'sub' operation ('sub_ln81_2', Conv1d/conv1d.cpp:81) [81]  (1.9 ns)
	'sub' operation ('sub_ln81_3', Conv1d/conv1d.cpp:81) [84]  (1.87 ns)
	'select' operation ('select_ln81_1', Conv1d/conv1d.cpp:81) [87]  (0 ns)
	'select' operation ('select_ln73_1', Conv1d/conv1d.cpp:73) [88]  (0.705 ns)
	'add' operation ('add_ln81', Conv1d/conv1d.cpp:81) [215]  (1.9 ns)
	'add' operation ('add_ln203_1', Conv1d/conv1d.cpp:81) [217]  (1.92 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_V' (Conv1d/conv1d.cpp:81) [220]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_V' (Conv1d/conv1d.cpp:81) [221]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (Conv1d/conv1d.cpp:81) [222]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (Conv1d/conv1d.cpp:81) [222]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (Conv1d/conv1d.cpp:81) [222]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (Conv1d/conv1d.cpp:81) [222]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (Conv1d/conv1d.cpp:81) [222]  (8.75 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 4.88ns
The critical path consists of the following:
	'phi' operation ('mm_0', Conv1d/conv1d.cpp:62) with incoming values : ('select_ln62_3', Conv1d/conv1d.cpp:62) [235]  (0 ns)
	'add' operation ('add_ln62_1', Conv1d/conv1d.cpp:62) [248]  (1.02 ns)
	'add' operation ('add_ln66_2', Conv1d/conv1d.cpp:66) [250]  (1.9 ns)
	'icmp' operation ('icmp_ln66_1', Conv1d/conv1d.cpp:66) [254]  (1.97 ns)

 <State 15>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln62', Conv1d/conv1d.cpp:62) [252]  (7.05 ns)

 <State 16>: 5.71ns
The critical path consists of the following:
	'add' operation ('add_ln66_1', Conv1d/conv1d.cpp:66) [262]  (1.9 ns)
	'add' operation ('add_ln68', Conv1d/conv1d.cpp:68) [307]  (1.9 ns)
	'add' operation ('add_ln203', Conv1d/conv1d.cpp:68) [309]  (1.92 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'out_V' (Conv1d/conv1d.cpp:68) [312]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'out_V' (Conv1d/conv1d.cpp:68) [313]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (Conv1d/conv1d.cpp:68) [314]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (Conv1d/conv1d.cpp:68) [314]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (Conv1d/conv1d.cpp:68) [314]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (Conv1d/conv1d.cpp:68) [314]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'out_V' (Conv1d/conv1d.cpp:68) [314]  (8.75 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
