module RAM64to8 (din ,dout, rw,  clk, addr, CS );


input CS,rw, clk;
input [7:0] din;
input [5:0] addr;



reg[7:0] mout;
reg[7:0] m[0:5]; 
 
output [7:0] dout;




always@( rw == 1 && CS == 1) begin
		m[addr] = din;
	end
	

always@(R_W == 0)begin
	mout = m[addr];
end

assign dout = CS? mout:8'b0;



endmodule
